|dxp_sNN_vhdl
Reset => dxp_sNN_DP_vhdl:data_path.Reset
Reset => dxp_sNN_CU_vhdl:control_unit.Reset
Fast_Clock => slow_clock_generator:slow_clk.Fast_Clock
Fast_Clock => dxp_sNN_DP_vhdl:data_path.Fast_Clock
signis[0] <= dxp_sNN_DP_vhdl:data_path.signis[0]
signis[1] <= dxp_sNN_DP_vhdl:data_path.signis[1]
signis[2] <= dxp_sNN_DP_vhdl:data_path.signis[2]
signis[3] <= dxp_sNN_DP_vhdl:data_path.signis[3]
signis[4] <= dxp_sNN_DP_vhdl:data_path.signis[4]
signis[5] <= dxp_sNN_DP_vhdl:data_path.signis[5]
signis[6] <= dxp_sNN_DP_vhdl:data_path.signis[6]
signis[7] <= dxp_sNN_DP_vhdl:data_path.signis[7]


|dxp_sNN_vhdl|slow_clock_generator:slow_clk
Reset => cnt.OUTPUTSELECT
Reset => cnt.OUTPUTSELECT
Reset => cnt.OUTPUTSELECT
Reset => clk_out.OUTPUTSELECT
Reset => Slow_Clock~reg0.ENA
Fast_Clock => Slow_Clock~reg0.CLK
Fast_Clock => clk_out.CLK
Fast_Clock => cnt[0].CLK
Fast_Clock => cnt[1].CLK
Fast_Clock => cnt[2].CLK
Slow_Clock <= Slow_Clock~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path
Reset => dxp_signis_vhdl:recognize.Reset
Clock => hlAddrsCnt_vhdl:hlAddrsCnt.clock
Clock => pixData_rom_vhdl:testimages.clock
Clock => hlw_rom_vhdl:hlg1:1:hlwrom.clock
Clock => dxp_simpleneuron_vhdl:hlg1:1:hln.Clock
Clock => hlw_rom_vhdl:hlg1:2:hlwrom.clock
Clock => dxp_simpleneuron_vhdl:hlg1:2:hln.Clock
Clock => hlw_rom_vhdl:hlg1:3:hlwrom.clock
Clock => dxp_simpleneuron_vhdl:hlg1:3:hln.Clock
Clock => hlw_rom_vhdl:hlg1:4:hlwrom.clock
Clock => dxp_simpleneuron_vhdl:hlg1:4:hln.Clock
Clock => olAddrsCnt_vhdl:olAddrsCnt.clock
Clock => oldatain_ram_vhdl:oldatain.clock
Clock => olw_rom_vhdl:olg1:1:olwrom.clock
Clock => dxp_simpleneuron_vhdl:olg1:1:oln.Clock
Clock => olw_rom_vhdl:olg1:2:olwrom.clock
Clock => dxp_simpleneuron_vhdl:olg1:2:oln.Clock
Clock => olw_rom_vhdl:olg1:3:olwrom.clock
Clock => dxp_simpleneuron_vhdl:olg1:3:oln.Clock
Clock => olw_rom_vhdl:olg1:4:olwrom.clock
Clock => dxp_simpleneuron_vhdl:olg1:4:oln.Clock
Clock => dxp_signis_vhdl:recognize.Clock
Fast_Clock => dxp_simpleneuron_vhdl:hlg1:1:hln.Fast_Clock
Fast_Clock => dxp_simpleneuron_vhdl:hlg1:2:hln.Fast_Clock
Fast_Clock => dxp_simpleneuron_vhdl:hlg1:3:hln.Fast_Clock
Fast_Clock => dxp_simpleneuron_vhdl:hlg1:4:hln.Fast_Clock
Fast_Clock => dxp_simpleneuron_vhdl:olg1:1:oln.Fast_Clock
Fast_Clock => dxp_simpleneuron_vhdl:olg1:2:oln.Fast_Clock
Fast_Clock => dxp_simpleneuron_vhdl:olg1:3:oln.Fast_Clock
Fast_Clock => dxp_simpleneuron_vhdl:olg1:4:oln.Fast_Clock
mstate[0] => dxp_signis_vhdl:recognize.mstate[0]
mstate[1] => dxp_signis_vhdl:recognize.mstate[1]
mstate[2] => dxp_signis_vhdl:recognize.mstate[2]
mstate[3] => dxp_signis_vhdl:recognize.mstate[3]
hlac_clk_en => hlAddrsCnt_vhdl:hlAddrsCnt.clk_en
hlsclr => hlAddrsCnt_vhdl:hlAddrsCnt.sclr
hlReset => dxp_simpleneuron_vhdl:hlg1:1:hln.Reset
hlReset => dxp_simpleneuron_vhdl:hlg1:2:hln.Reset
hlReset => dxp_simpleneuron_vhdl:hlg1:3:hln.Reset
hlReset => dxp_simpleneuron_vhdl:hlg1:4:hln.Reset
hlLDmulin => dxp_simpleneuron_vhdl:hlg1:1:hln.LDmulin
hlLDmulin => dxp_simpleneuron_vhdl:hlg1:2:hln.LDmulin
hlLDmulin => dxp_simpleneuron_vhdl:hlg1:3:hln.LDmulin
hlLDmulin => dxp_simpleneuron_vhdl:hlg1:4:hln.LDmulin
hlLDmacin => dxp_simpleneuron_vhdl:hlg1:1:hln.LDmacin
hlLDmacin => dxp_simpleneuron_vhdl:hlg1:2:hln.LDmacin
hlLDmacin => dxp_simpleneuron_vhdl:hlg1:3:hln.LDmacin
hlLDmacin => dxp_simpleneuron_vhdl:hlg1:4:hln.LDmacin
hlLDz => dxp_simpleneuron_vhdl:hlg1:1:hln.LDz
hlLDz => dxp_simpleneuron_vhdl:hlg1:2:hln.LDz
hlLDz => dxp_simpleneuron_vhdl:hlg1:3:hln.LDz
hlLDz => dxp_simpleneuron_vhdl:hlg1:4:hln.LDz
oldwren => oldatain_ram_vhdl:oldatain.wren
olac_clk_en => olAddrsCnt_vhdl:olAddrsCnt.clk_en
olsclr => olAddrsCnt_vhdl:olAddrsCnt.sclr
olReset => dxp_simpleneuron_vhdl:olg1:1:oln.Reset
olReset => dxp_simpleneuron_vhdl:olg1:2:oln.Reset
olReset => dxp_simpleneuron_vhdl:olg1:3:oln.Reset
olReset => dxp_simpleneuron_vhdl:olg1:4:oln.Reset
olLDmulin => dxp_simpleneuron_vhdl:olg1:1:oln.LDmulin
olLDmulin => dxp_simpleneuron_vhdl:olg1:2:oln.LDmulin
olLDmulin => dxp_simpleneuron_vhdl:olg1:3:oln.LDmulin
olLDmulin => dxp_simpleneuron_vhdl:olg1:4:oln.LDmulin
olLDmacin => dxp_simpleneuron_vhdl:olg1:1:oln.LDmacin
olLDmacin => dxp_simpleneuron_vhdl:olg1:2:oln.LDmacin
olLDmacin => dxp_simpleneuron_vhdl:olg1:3:oln.LDmacin
olLDmacin => dxp_simpleneuron_vhdl:olg1:4:oln.LDmacin
olLDz => dxp_simpleneuron_vhdl:olg1:1:oln.LDz
olLDz => dxp_simpleneuron_vhdl:olg1:2:oln.LDz
olLDz => dxp_simpleneuron_vhdl:olg1:3:oln.LDz
olLDz => dxp_simpleneuron_vhdl:olg1:4:oln.LDz
mul_start => dxp_simpleneuron_vhdl:hlg1:1:hln.mul_start
mul_start => dxp_simpleneuron_vhdl:hlg1:2:hln.mul_start
mul_start => dxp_simpleneuron_vhdl:hlg1:3:hln.mul_start
mul_start => dxp_simpleneuron_vhdl:hlg1:4:hln.mul_start
mul_start => dxp_simpleneuron_vhdl:olg1:1:oln.mul_start
mul_start => dxp_simpleneuron_vhdl:olg1:2:oln.mul_start
mul_start => dxp_simpleneuron_vhdl:olg1:3:oln.mul_start
mul_start => dxp_simpleneuron_vhdl:olg1:4:oln.mul_start
hlAddrs[0] <= hlAddrsCnt_vhdl:hlAddrsCnt.q[0]
hlAddrs[1] <= hlAddrsCnt_vhdl:hlAddrsCnt.q[1]
hlAddrs[2] <= hlAddrsCnt_vhdl:hlAddrsCnt.q[2]
hlAddrs[3] <= hlAddrsCnt_vhdl:hlAddrsCnt.q[3]
hlAddrs[4] <= hlAddrsCnt_vhdl:hlAddrsCnt.q[4]
hlAddrs[5] <= hlAddrsCnt_vhdl:hlAddrsCnt.q[5]
hlAddrs[6] <= hlAddrsCnt_vhdl:hlAddrsCnt.q[6]
hlAddrs[7] <= hlAddrsCnt_vhdl:hlAddrsCnt.q[7]
olAddrs[0] <= olAddrsCnt_vhdl:olAddrsCnt.q[0]
olAddrs[1] <= olAddrsCnt_vhdl:olAddrsCnt.q[1]
olAddrs[2] <= olAddrsCnt_vhdl:olAddrsCnt.q[2]
olAddrs[3] <= olAddrsCnt_vhdl:olAddrsCnt.q[3]
signis[0] <= dxp_signis_vhdl:recognize.signis[0]
signis[1] <= dxp_signis_vhdl:recognize.signis[1]
signis[2] <= dxp_signis_vhdl:recognize.signis[2]
signis[3] <= dxp_signis_vhdl:recognize.signis[3]
signis[4] <= dxp_signis_vhdl:recognize.signis[4]
signis[5] <= dxp_signis_vhdl:recognize.signis[5]
signis[6] <= dxp_signis_vhdl:recognize.signis[6]
signis[7] <= dxp_signis_vhdl:recognize.signis[7]
mul_done <= comb.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|hlAddrsCnt_vhdl:hlAddrsCnt
clk_en => lpm_counter:LPM_COUNTER_component.clk_en
clock => lpm_counter:LPM_COUNTER_component.clock
sclr => lpm_counter:LPM_COUNTER_component.sclr
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|hlAddrsCnt_vhdl:hlAddrsCnt|lpm_counter:LPM_COUNTER_component
clock => cntr_esi:auto_generated.clock
clk_en => cntr_esi:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_esi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_esi:auto_generated.q[0]
q[1] <= cntr_esi:auto_generated.q[1]
q[2] <= cntr_esi:auto_generated.q[2]
q[3] <= cntr_esi:auto_generated.q[3]
q[4] <= cntr_esi:auto_generated.q[4]
q[5] <= cntr_esi:auto_generated.q[5]
q[6] <= cntr_esi:auto_generated.q[6]
q[7] <= cntr_esi:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|hlAddrsCnt_vhdl:hlAddrsCnt|lpm_counter:LPM_COUNTER_component|cntr_esi:auto_generated
clk_en => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_n5t3:auto_generated.address_a[0]
address_a[1] => altsyncram_n5t3:auto_generated.address_a[1]
address_a[2] => altsyncram_n5t3:auto_generated.address_a[2]
address_a[3] => altsyncram_n5t3:auto_generated.address_a[3]
address_a[4] => altsyncram_n5t3:auto_generated.address_a[4]
address_a[5] => altsyncram_n5t3:auto_generated.address_a[5]
address_a[6] => altsyncram_n5t3:auto_generated.address_a[6]
address_a[7] => altsyncram_n5t3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n5t3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n5t3:auto_generated.q_a[0]
q_a[1] <= altsyncram_n5t3:auto_generated.q_a[1]
q_a[2] <= altsyncram_n5t3:auto_generated.q_a[2]
q_a[3] <= altsyncram_n5t3:auto_generated.q_a[3]
q_a[4] <= altsyncram_n5t3:auto_generated.q_a[4]
q_a[5] <= altsyncram_n5t3:auto_generated.q_a[5]
q_a[6] <= altsyncram_n5t3:auto_generated.q_a[6]
q_a[7] <= altsyncram_n5t3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component|altsyncram_n5t3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bkr3:auto_generated.address_a[0]
address_a[1] => altsyncram_bkr3:auto_generated.address_a[1]
address_a[2] => altsyncram_bkr3:auto_generated.address_a[2]
address_a[3] => altsyncram_bkr3:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bkr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bkr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_bkr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_bkr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_bkr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_bkr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_bkr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_bkr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_bkr3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component|altsyncram_bkr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:1:hln
Reset => dxp_nbit_reg_vhdl:mulinA.Reset
Reset => dxp_nbit_reg_vhdl:mulinB.Reset
Reset => dxp_nbit_reg_vhdl:macinA.Reset
Reset => dxp_nbit_reg_vhdl:macinB.Reset
Reset => dxp_nbit_reg_vhdl:macinC.Reset
Reset => dxp_nbit_reg_vhdl:zreg.Reset
Clock => dxp_nbit_reg_vhdl:mulinA.Clock
Clock => dxp_nbit_reg_vhdl:mulinB.Clock
Clock => dxp_nbit_reg_vhdl:macinA.Clock
Clock => dxp_nbit_reg_vhdl:macinB.Clock
Clock => dxp_nbit_reg_vhdl:macinC.Clock
Clock => dxp_nbit_reg_vhdl:zreg.Clock
Fast_Clock => ~NO_FANOUT~
LDmulin => dxp_nbit_reg_vhdl:mulinA.LD_EN
LDmulin => dxp_nbit_reg_vhdl:mulinB.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinA.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinB.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinC.LD_EN
LDz => dxp_nbit_reg_vhdl:zreg.LD_EN
mul_start => ~NO_FANOUT~
DinA[0] => dxp_nbit_reg_vhdl:mulinA.D[0]
DinA[1] => dxp_nbit_reg_vhdl:mulinA.D[1]
DinA[2] => dxp_nbit_reg_vhdl:mulinA.D[2]
DinA[3] => dxp_nbit_reg_vhdl:mulinA.D[3]
DinA[4] => dxp_nbit_reg_vhdl:mulinA.D[4]
DinA[5] => dxp_nbit_reg_vhdl:mulinA.D[5]
DinA[6] => dxp_nbit_reg_vhdl:mulinA.D[6]
DinA[7] => dxp_nbit_reg_vhdl:mulinA.D[7]
DinB[0] => dxp_nbit_reg_vhdl:mulinB.D[0]
DinB[1] => dxp_nbit_reg_vhdl:mulinB.D[1]
DinB[2] => dxp_nbit_reg_vhdl:mulinB.D[2]
DinB[3] => dxp_nbit_reg_vhdl:mulinB.D[3]
DinB[4] => dxp_nbit_reg_vhdl:mulinB.D[4]
DinB[5] => dxp_nbit_reg_vhdl:mulinB.D[5]
DinB[6] => dxp_nbit_reg_vhdl:mulinB.D[6]
DinB[7] => dxp_nbit_reg_vhdl:mulinB.D[7]
biasin[0] => ~NO_FANOUT~
biasin[1] => ~NO_FANOUT~
biasin[2] => ~NO_FANOUT~
biasin[3] => ~NO_FANOUT~
biasin[4] => ~NO_FANOUT~
biasin[5] => ~NO_FANOUT~
biasin[6] => ~NO_FANOUT~
biasin[7] => ~NO_FANOUT~
neuronout[0] <= dxp_nbit_reg_vhdl:zreg.Q[0]
neuronout[1] <= dxp_nbit_reg_vhdl:zreg.Q[1]
neuronout[2] <= dxp_nbit_reg_vhdl:zreg.Q[2]
neuronout[3] <= dxp_nbit_reg_vhdl:zreg.Q[3]
neuronout[4] <= dxp_nbit_reg_vhdl:zreg.Q[4]
neuronout[5] <= dxp_nbit_reg_vhdl:zreg.Q[5]
neuronout[6] <= dxp_nbit_reg_vhdl:zreg.Q[6]
neuronout[7] <= dxp_nbit_reg_vhdl:zreg.Q[7]
mul_done <= comb.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:1:hln|dxp_nbit_reg_vhdl:mulinA
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:1:hln|dxp_nbit_reg_vhdl:mulinB
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:1:hln|dxp_16bit_signed_mult_vhdl:mul
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:1:hln|dxp_16bit_signed_mult_vhdl:mul|lpm_mult:lpm_mult_component
dataa[0] => mult_p5n:auto_generated.dataa[0]
dataa[1] => mult_p5n:auto_generated.dataa[1]
dataa[2] => mult_p5n:auto_generated.dataa[2]
dataa[3] => mult_p5n:auto_generated.dataa[3]
dataa[4] => mult_p5n:auto_generated.dataa[4]
dataa[5] => mult_p5n:auto_generated.dataa[5]
dataa[6] => mult_p5n:auto_generated.dataa[6]
dataa[7] => mult_p5n:auto_generated.dataa[7]
datab[0] => mult_p5n:auto_generated.datab[0]
datab[1] => mult_p5n:auto_generated.datab[1]
datab[2] => mult_p5n:auto_generated.datab[2]
datab[3] => mult_p5n:auto_generated.datab[3]
datab[4] => mult_p5n:auto_generated.datab[4]
datab[5] => mult_p5n:auto_generated.datab[5]
datab[6] => mult_p5n:auto_generated.datab[6]
datab[7] => mult_p5n:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_p5n:auto_generated.result[0]
result[1] <= mult_p5n:auto_generated.result[1]
result[2] <= mult_p5n:auto_generated.result[2]
result[3] <= mult_p5n:auto_generated.result[3]
result[4] <= mult_p5n:auto_generated.result[4]
result[5] <= mult_p5n:auto_generated.result[5]
result[6] <= mult_p5n:auto_generated.result[6]
result[7] <= mult_p5n:auto_generated.result[7]
result[8] <= mult_p5n:auto_generated.result[8]
result[9] <= mult_p5n:auto_generated.result[9]
result[10] <= mult_p5n:auto_generated.result[10]
result[11] <= mult_p5n:auto_generated.result[11]
result[12] <= mult_p5n:auto_generated.result[12]
result[13] <= mult_p5n:auto_generated.result[13]
result[14] <= mult_p5n:auto_generated.result[14]
result[15] <= mult_p5n:auto_generated.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:1:hln|dxp_16bit_signed_mult_vhdl:mul|lpm_mult:lpm_mult_component|mult_p5n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:1:hln|dxp_nbit_reg_vhdl:macinA
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:1:hln|dxp_nbit_reg_vhdl:macinB
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:1:hln|dxp_16bit_signed_add_vhdl:add1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:1:hln|dxp_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pui:auto_generated.dataa[0]
dataa[1] => add_sub_pui:auto_generated.dataa[1]
dataa[2] => add_sub_pui:auto_generated.dataa[2]
dataa[3] => add_sub_pui:auto_generated.dataa[3]
dataa[4] => add_sub_pui:auto_generated.dataa[4]
dataa[5] => add_sub_pui:auto_generated.dataa[5]
dataa[6] => add_sub_pui:auto_generated.dataa[6]
dataa[7] => add_sub_pui:auto_generated.dataa[7]
dataa[8] => add_sub_pui:auto_generated.dataa[8]
dataa[9] => add_sub_pui:auto_generated.dataa[9]
dataa[10] => add_sub_pui:auto_generated.dataa[10]
dataa[11] => add_sub_pui:auto_generated.dataa[11]
dataa[12] => add_sub_pui:auto_generated.dataa[12]
dataa[13] => add_sub_pui:auto_generated.dataa[13]
dataa[14] => add_sub_pui:auto_generated.dataa[14]
dataa[15] => add_sub_pui:auto_generated.dataa[15]
datab[0] => add_sub_pui:auto_generated.datab[0]
datab[1] => add_sub_pui:auto_generated.datab[1]
datab[2] => add_sub_pui:auto_generated.datab[2]
datab[3] => add_sub_pui:auto_generated.datab[3]
datab[4] => add_sub_pui:auto_generated.datab[4]
datab[5] => add_sub_pui:auto_generated.datab[5]
datab[6] => add_sub_pui:auto_generated.datab[6]
datab[7] => add_sub_pui:auto_generated.datab[7]
datab[8] => add_sub_pui:auto_generated.datab[8]
datab[9] => add_sub_pui:auto_generated.datab[9]
datab[10] => add_sub_pui:auto_generated.datab[10]
datab[11] => add_sub_pui:auto_generated.datab[11]
datab[12] => add_sub_pui:auto_generated.datab[12]
datab[13] => add_sub_pui:auto_generated.datab[13]
datab[14] => add_sub_pui:auto_generated.datab[14]
datab[15] => add_sub_pui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pui:auto_generated.result[0]
result[1] <= add_sub_pui:auto_generated.result[1]
result[2] <= add_sub_pui:auto_generated.result[2]
result[3] <= add_sub_pui:auto_generated.result[3]
result[4] <= add_sub_pui:auto_generated.result[4]
result[5] <= add_sub_pui:auto_generated.result[5]
result[6] <= add_sub_pui:auto_generated.result[6]
result[7] <= add_sub_pui:auto_generated.result[7]
result[8] <= add_sub_pui:auto_generated.result[8]
result[9] <= add_sub_pui:auto_generated.result[9]
result[10] <= add_sub_pui:auto_generated.result[10]
result[11] <= add_sub_pui:auto_generated.result[11]
result[12] <= add_sub_pui:auto_generated.result[12]
result[13] <= add_sub_pui:auto_generated.result[13]
result[14] <= add_sub_pui:auto_generated.result[14]
result[15] <= add_sub_pui:auto_generated.result[15]
cout <= add_sub_pui:auto_generated.cout
overflow <= add_sub_pui:auto_generated.overflow


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:1:hln|dxp_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pui:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[15] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:1:hln|dxp_nbit_reg_vhdl:macinC
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:1:hln|dxp_16bit_signed_add_vhdl:add2
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:1:hln|dxp_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pui:auto_generated.dataa[0]
dataa[1] => add_sub_pui:auto_generated.dataa[1]
dataa[2] => add_sub_pui:auto_generated.dataa[2]
dataa[3] => add_sub_pui:auto_generated.dataa[3]
dataa[4] => add_sub_pui:auto_generated.dataa[4]
dataa[5] => add_sub_pui:auto_generated.dataa[5]
dataa[6] => add_sub_pui:auto_generated.dataa[6]
dataa[7] => add_sub_pui:auto_generated.dataa[7]
dataa[8] => add_sub_pui:auto_generated.dataa[8]
dataa[9] => add_sub_pui:auto_generated.dataa[9]
dataa[10] => add_sub_pui:auto_generated.dataa[10]
dataa[11] => add_sub_pui:auto_generated.dataa[11]
dataa[12] => add_sub_pui:auto_generated.dataa[12]
dataa[13] => add_sub_pui:auto_generated.dataa[13]
dataa[14] => add_sub_pui:auto_generated.dataa[14]
dataa[15] => add_sub_pui:auto_generated.dataa[15]
datab[0] => add_sub_pui:auto_generated.datab[0]
datab[1] => add_sub_pui:auto_generated.datab[1]
datab[2] => add_sub_pui:auto_generated.datab[2]
datab[3] => add_sub_pui:auto_generated.datab[3]
datab[4] => add_sub_pui:auto_generated.datab[4]
datab[5] => add_sub_pui:auto_generated.datab[5]
datab[6] => add_sub_pui:auto_generated.datab[6]
datab[7] => add_sub_pui:auto_generated.datab[7]
datab[8] => add_sub_pui:auto_generated.datab[8]
datab[9] => add_sub_pui:auto_generated.datab[9]
datab[10] => add_sub_pui:auto_generated.datab[10]
datab[11] => add_sub_pui:auto_generated.datab[11]
datab[12] => add_sub_pui:auto_generated.datab[12]
datab[13] => add_sub_pui:auto_generated.datab[13]
datab[14] => add_sub_pui:auto_generated.datab[14]
datab[15] => add_sub_pui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pui:auto_generated.result[0]
result[1] <= add_sub_pui:auto_generated.result[1]
result[2] <= add_sub_pui:auto_generated.result[2]
result[3] <= add_sub_pui:auto_generated.result[3]
result[4] <= add_sub_pui:auto_generated.result[4]
result[5] <= add_sub_pui:auto_generated.result[5]
result[6] <= add_sub_pui:auto_generated.result[6]
result[7] <= add_sub_pui:auto_generated.result[7]
result[8] <= add_sub_pui:auto_generated.result[8]
result[9] <= add_sub_pui:auto_generated.result[9]
result[10] <= add_sub_pui:auto_generated.result[10]
result[11] <= add_sub_pui:auto_generated.result[11]
result[12] <= add_sub_pui:auto_generated.result[12]
result[13] <= add_sub_pui:auto_generated.result[13]
result[14] <= add_sub_pui:auto_generated.result[14]
result[15] <= add_sub_pui:auto_generated.result[15]
cout <= add_sub_pui:auto_generated.cout
overflow <= add_sub_pui:auto_generated.overflow


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:1:hln|dxp_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pui:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[15] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:1:hln|dxp_nbit_reg_vhdl:zreg
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ckr3:auto_generated.address_a[0]
address_a[1] => altsyncram_ckr3:auto_generated.address_a[1]
address_a[2] => altsyncram_ckr3:auto_generated.address_a[2]
address_a[3] => altsyncram_ckr3:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ckr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ckr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ckr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ckr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ckr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ckr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ckr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ckr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ckr3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component|altsyncram_ckr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:2:hln
Reset => dxp_nbit_reg_vhdl:mulinA.Reset
Reset => dxp_nbit_reg_vhdl:mulinB.Reset
Reset => dxp_nbit_reg_vhdl:macinA.Reset
Reset => dxp_nbit_reg_vhdl:macinB.Reset
Reset => dxp_nbit_reg_vhdl:macinC.Reset
Reset => dxp_nbit_reg_vhdl:zreg.Reset
Clock => dxp_nbit_reg_vhdl:mulinA.Clock
Clock => dxp_nbit_reg_vhdl:mulinB.Clock
Clock => dxp_nbit_reg_vhdl:macinA.Clock
Clock => dxp_nbit_reg_vhdl:macinB.Clock
Clock => dxp_nbit_reg_vhdl:macinC.Clock
Clock => dxp_nbit_reg_vhdl:zreg.Clock
Fast_Clock => ~NO_FANOUT~
LDmulin => dxp_nbit_reg_vhdl:mulinA.LD_EN
LDmulin => dxp_nbit_reg_vhdl:mulinB.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinA.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinB.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinC.LD_EN
LDz => dxp_nbit_reg_vhdl:zreg.LD_EN
mul_start => ~NO_FANOUT~
DinA[0] => dxp_nbit_reg_vhdl:mulinA.D[0]
DinA[1] => dxp_nbit_reg_vhdl:mulinA.D[1]
DinA[2] => dxp_nbit_reg_vhdl:mulinA.D[2]
DinA[3] => dxp_nbit_reg_vhdl:mulinA.D[3]
DinA[4] => dxp_nbit_reg_vhdl:mulinA.D[4]
DinA[5] => dxp_nbit_reg_vhdl:mulinA.D[5]
DinA[6] => dxp_nbit_reg_vhdl:mulinA.D[6]
DinA[7] => dxp_nbit_reg_vhdl:mulinA.D[7]
DinB[0] => dxp_nbit_reg_vhdl:mulinB.D[0]
DinB[1] => dxp_nbit_reg_vhdl:mulinB.D[1]
DinB[2] => dxp_nbit_reg_vhdl:mulinB.D[2]
DinB[3] => dxp_nbit_reg_vhdl:mulinB.D[3]
DinB[4] => dxp_nbit_reg_vhdl:mulinB.D[4]
DinB[5] => dxp_nbit_reg_vhdl:mulinB.D[5]
DinB[6] => dxp_nbit_reg_vhdl:mulinB.D[6]
DinB[7] => dxp_nbit_reg_vhdl:mulinB.D[7]
biasin[0] => ~NO_FANOUT~
biasin[1] => ~NO_FANOUT~
biasin[2] => ~NO_FANOUT~
biasin[3] => ~NO_FANOUT~
biasin[4] => ~NO_FANOUT~
biasin[5] => ~NO_FANOUT~
biasin[6] => ~NO_FANOUT~
biasin[7] => ~NO_FANOUT~
neuronout[0] <= dxp_nbit_reg_vhdl:zreg.Q[0]
neuronout[1] <= dxp_nbit_reg_vhdl:zreg.Q[1]
neuronout[2] <= dxp_nbit_reg_vhdl:zreg.Q[2]
neuronout[3] <= dxp_nbit_reg_vhdl:zreg.Q[3]
neuronout[4] <= dxp_nbit_reg_vhdl:zreg.Q[4]
neuronout[5] <= dxp_nbit_reg_vhdl:zreg.Q[5]
neuronout[6] <= dxp_nbit_reg_vhdl:zreg.Q[6]
neuronout[7] <= dxp_nbit_reg_vhdl:zreg.Q[7]
mul_done <= comb.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:2:hln|dxp_nbit_reg_vhdl:mulinA
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:2:hln|dxp_nbit_reg_vhdl:mulinB
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:2:hln|dxp_16bit_signed_mult_vhdl:mul
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:2:hln|dxp_16bit_signed_mult_vhdl:mul|lpm_mult:lpm_mult_component
dataa[0] => mult_p5n:auto_generated.dataa[0]
dataa[1] => mult_p5n:auto_generated.dataa[1]
dataa[2] => mult_p5n:auto_generated.dataa[2]
dataa[3] => mult_p5n:auto_generated.dataa[3]
dataa[4] => mult_p5n:auto_generated.dataa[4]
dataa[5] => mult_p5n:auto_generated.dataa[5]
dataa[6] => mult_p5n:auto_generated.dataa[6]
dataa[7] => mult_p5n:auto_generated.dataa[7]
datab[0] => mult_p5n:auto_generated.datab[0]
datab[1] => mult_p5n:auto_generated.datab[1]
datab[2] => mult_p5n:auto_generated.datab[2]
datab[3] => mult_p5n:auto_generated.datab[3]
datab[4] => mult_p5n:auto_generated.datab[4]
datab[5] => mult_p5n:auto_generated.datab[5]
datab[6] => mult_p5n:auto_generated.datab[6]
datab[7] => mult_p5n:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_p5n:auto_generated.result[0]
result[1] <= mult_p5n:auto_generated.result[1]
result[2] <= mult_p5n:auto_generated.result[2]
result[3] <= mult_p5n:auto_generated.result[3]
result[4] <= mult_p5n:auto_generated.result[4]
result[5] <= mult_p5n:auto_generated.result[5]
result[6] <= mult_p5n:auto_generated.result[6]
result[7] <= mult_p5n:auto_generated.result[7]
result[8] <= mult_p5n:auto_generated.result[8]
result[9] <= mult_p5n:auto_generated.result[9]
result[10] <= mult_p5n:auto_generated.result[10]
result[11] <= mult_p5n:auto_generated.result[11]
result[12] <= mult_p5n:auto_generated.result[12]
result[13] <= mult_p5n:auto_generated.result[13]
result[14] <= mult_p5n:auto_generated.result[14]
result[15] <= mult_p5n:auto_generated.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:2:hln|dxp_16bit_signed_mult_vhdl:mul|lpm_mult:lpm_mult_component|mult_p5n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:2:hln|dxp_nbit_reg_vhdl:macinA
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:2:hln|dxp_nbit_reg_vhdl:macinB
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:2:hln|dxp_16bit_signed_add_vhdl:add1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:2:hln|dxp_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pui:auto_generated.dataa[0]
dataa[1] => add_sub_pui:auto_generated.dataa[1]
dataa[2] => add_sub_pui:auto_generated.dataa[2]
dataa[3] => add_sub_pui:auto_generated.dataa[3]
dataa[4] => add_sub_pui:auto_generated.dataa[4]
dataa[5] => add_sub_pui:auto_generated.dataa[5]
dataa[6] => add_sub_pui:auto_generated.dataa[6]
dataa[7] => add_sub_pui:auto_generated.dataa[7]
dataa[8] => add_sub_pui:auto_generated.dataa[8]
dataa[9] => add_sub_pui:auto_generated.dataa[9]
dataa[10] => add_sub_pui:auto_generated.dataa[10]
dataa[11] => add_sub_pui:auto_generated.dataa[11]
dataa[12] => add_sub_pui:auto_generated.dataa[12]
dataa[13] => add_sub_pui:auto_generated.dataa[13]
dataa[14] => add_sub_pui:auto_generated.dataa[14]
dataa[15] => add_sub_pui:auto_generated.dataa[15]
datab[0] => add_sub_pui:auto_generated.datab[0]
datab[1] => add_sub_pui:auto_generated.datab[1]
datab[2] => add_sub_pui:auto_generated.datab[2]
datab[3] => add_sub_pui:auto_generated.datab[3]
datab[4] => add_sub_pui:auto_generated.datab[4]
datab[5] => add_sub_pui:auto_generated.datab[5]
datab[6] => add_sub_pui:auto_generated.datab[6]
datab[7] => add_sub_pui:auto_generated.datab[7]
datab[8] => add_sub_pui:auto_generated.datab[8]
datab[9] => add_sub_pui:auto_generated.datab[9]
datab[10] => add_sub_pui:auto_generated.datab[10]
datab[11] => add_sub_pui:auto_generated.datab[11]
datab[12] => add_sub_pui:auto_generated.datab[12]
datab[13] => add_sub_pui:auto_generated.datab[13]
datab[14] => add_sub_pui:auto_generated.datab[14]
datab[15] => add_sub_pui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pui:auto_generated.result[0]
result[1] <= add_sub_pui:auto_generated.result[1]
result[2] <= add_sub_pui:auto_generated.result[2]
result[3] <= add_sub_pui:auto_generated.result[3]
result[4] <= add_sub_pui:auto_generated.result[4]
result[5] <= add_sub_pui:auto_generated.result[5]
result[6] <= add_sub_pui:auto_generated.result[6]
result[7] <= add_sub_pui:auto_generated.result[7]
result[8] <= add_sub_pui:auto_generated.result[8]
result[9] <= add_sub_pui:auto_generated.result[9]
result[10] <= add_sub_pui:auto_generated.result[10]
result[11] <= add_sub_pui:auto_generated.result[11]
result[12] <= add_sub_pui:auto_generated.result[12]
result[13] <= add_sub_pui:auto_generated.result[13]
result[14] <= add_sub_pui:auto_generated.result[14]
result[15] <= add_sub_pui:auto_generated.result[15]
cout <= add_sub_pui:auto_generated.cout
overflow <= add_sub_pui:auto_generated.overflow


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:2:hln|dxp_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pui:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[15] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:2:hln|dxp_nbit_reg_vhdl:macinC
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:2:hln|dxp_16bit_signed_add_vhdl:add2
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:2:hln|dxp_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pui:auto_generated.dataa[0]
dataa[1] => add_sub_pui:auto_generated.dataa[1]
dataa[2] => add_sub_pui:auto_generated.dataa[2]
dataa[3] => add_sub_pui:auto_generated.dataa[3]
dataa[4] => add_sub_pui:auto_generated.dataa[4]
dataa[5] => add_sub_pui:auto_generated.dataa[5]
dataa[6] => add_sub_pui:auto_generated.dataa[6]
dataa[7] => add_sub_pui:auto_generated.dataa[7]
dataa[8] => add_sub_pui:auto_generated.dataa[8]
dataa[9] => add_sub_pui:auto_generated.dataa[9]
dataa[10] => add_sub_pui:auto_generated.dataa[10]
dataa[11] => add_sub_pui:auto_generated.dataa[11]
dataa[12] => add_sub_pui:auto_generated.dataa[12]
dataa[13] => add_sub_pui:auto_generated.dataa[13]
dataa[14] => add_sub_pui:auto_generated.dataa[14]
dataa[15] => add_sub_pui:auto_generated.dataa[15]
datab[0] => add_sub_pui:auto_generated.datab[0]
datab[1] => add_sub_pui:auto_generated.datab[1]
datab[2] => add_sub_pui:auto_generated.datab[2]
datab[3] => add_sub_pui:auto_generated.datab[3]
datab[4] => add_sub_pui:auto_generated.datab[4]
datab[5] => add_sub_pui:auto_generated.datab[5]
datab[6] => add_sub_pui:auto_generated.datab[6]
datab[7] => add_sub_pui:auto_generated.datab[7]
datab[8] => add_sub_pui:auto_generated.datab[8]
datab[9] => add_sub_pui:auto_generated.datab[9]
datab[10] => add_sub_pui:auto_generated.datab[10]
datab[11] => add_sub_pui:auto_generated.datab[11]
datab[12] => add_sub_pui:auto_generated.datab[12]
datab[13] => add_sub_pui:auto_generated.datab[13]
datab[14] => add_sub_pui:auto_generated.datab[14]
datab[15] => add_sub_pui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pui:auto_generated.result[0]
result[1] <= add_sub_pui:auto_generated.result[1]
result[2] <= add_sub_pui:auto_generated.result[2]
result[3] <= add_sub_pui:auto_generated.result[3]
result[4] <= add_sub_pui:auto_generated.result[4]
result[5] <= add_sub_pui:auto_generated.result[5]
result[6] <= add_sub_pui:auto_generated.result[6]
result[7] <= add_sub_pui:auto_generated.result[7]
result[8] <= add_sub_pui:auto_generated.result[8]
result[9] <= add_sub_pui:auto_generated.result[9]
result[10] <= add_sub_pui:auto_generated.result[10]
result[11] <= add_sub_pui:auto_generated.result[11]
result[12] <= add_sub_pui:auto_generated.result[12]
result[13] <= add_sub_pui:auto_generated.result[13]
result[14] <= add_sub_pui:auto_generated.result[14]
result[15] <= add_sub_pui:auto_generated.result[15]
cout <= add_sub_pui:auto_generated.cout
overflow <= add_sub_pui:auto_generated.overflow


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:2:hln|dxp_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pui:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[15] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:2:hln|dxp_nbit_reg_vhdl:zreg
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dkr3:auto_generated.address_a[0]
address_a[1] => altsyncram_dkr3:auto_generated.address_a[1]
address_a[2] => altsyncram_dkr3:auto_generated.address_a[2]
address_a[3] => altsyncram_dkr3:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dkr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dkr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_dkr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_dkr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_dkr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_dkr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_dkr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_dkr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_dkr3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component|altsyncram_dkr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:3:hln
Reset => dxp_nbit_reg_vhdl:mulinA.Reset
Reset => dxp_nbit_reg_vhdl:mulinB.Reset
Reset => dxp_nbit_reg_vhdl:macinA.Reset
Reset => dxp_nbit_reg_vhdl:macinB.Reset
Reset => dxp_nbit_reg_vhdl:macinC.Reset
Reset => dxp_nbit_reg_vhdl:zreg.Reset
Clock => dxp_nbit_reg_vhdl:mulinA.Clock
Clock => dxp_nbit_reg_vhdl:mulinB.Clock
Clock => dxp_nbit_reg_vhdl:macinA.Clock
Clock => dxp_nbit_reg_vhdl:macinB.Clock
Clock => dxp_nbit_reg_vhdl:macinC.Clock
Clock => dxp_nbit_reg_vhdl:zreg.Clock
Fast_Clock => ~NO_FANOUT~
LDmulin => dxp_nbit_reg_vhdl:mulinA.LD_EN
LDmulin => dxp_nbit_reg_vhdl:mulinB.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinA.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinB.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinC.LD_EN
LDz => dxp_nbit_reg_vhdl:zreg.LD_EN
mul_start => ~NO_FANOUT~
DinA[0] => dxp_nbit_reg_vhdl:mulinA.D[0]
DinA[1] => dxp_nbit_reg_vhdl:mulinA.D[1]
DinA[2] => dxp_nbit_reg_vhdl:mulinA.D[2]
DinA[3] => dxp_nbit_reg_vhdl:mulinA.D[3]
DinA[4] => dxp_nbit_reg_vhdl:mulinA.D[4]
DinA[5] => dxp_nbit_reg_vhdl:mulinA.D[5]
DinA[6] => dxp_nbit_reg_vhdl:mulinA.D[6]
DinA[7] => dxp_nbit_reg_vhdl:mulinA.D[7]
DinB[0] => dxp_nbit_reg_vhdl:mulinB.D[0]
DinB[1] => dxp_nbit_reg_vhdl:mulinB.D[1]
DinB[2] => dxp_nbit_reg_vhdl:mulinB.D[2]
DinB[3] => dxp_nbit_reg_vhdl:mulinB.D[3]
DinB[4] => dxp_nbit_reg_vhdl:mulinB.D[4]
DinB[5] => dxp_nbit_reg_vhdl:mulinB.D[5]
DinB[6] => dxp_nbit_reg_vhdl:mulinB.D[6]
DinB[7] => dxp_nbit_reg_vhdl:mulinB.D[7]
biasin[0] => ~NO_FANOUT~
biasin[1] => ~NO_FANOUT~
biasin[2] => ~NO_FANOUT~
biasin[3] => ~NO_FANOUT~
biasin[4] => ~NO_FANOUT~
biasin[5] => ~NO_FANOUT~
biasin[6] => ~NO_FANOUT~
biasin[7] => ~NO_FANOUT~
neuronout[0] <= dxp_nbit_reg_vhdl:zreg.Q[0]
neuronout[1] <= dxp_nbit_reg_vhdl:zreg.Q[1]
neuronout[2] <= dxp_nbit_reg_vhdl:zreg.Q[2]
neuronout[3] <= dxp_nbit_reg_vhdl:zreg.Q[3]
neuronout[4] <= dxp_nbit_reg_vhdl:zreg.Q[4]
neuronout[5] <= dxp_nbit_reg_vhdl:zreg.Q[5]
neuronout[6] <= dxp_nbit_reg_vhdl:zreg.Q[6]
neuronout[7] <= dxp_nbit_reg_vhdl:zreg.Q[7]
mul_done <= comb.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:3:hln|dxp_nbit_reg_vhdl:mulinA
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:3:hln|dxp_nbit_reg_vhdl:mulinB
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:3:hln|dxp_16bit_signed_mult_vhdl:mul
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:3:hln|dxp_16bit_signed_mult_vhdl:mul|lpm_mult:lpm_mult_component
dataa[0] => mult_p5n:auto_generated.dataa[0]
dataa[1] => mult_p5n:auto_generated.dataa[1]
dataa[2] => mult_p5n:auto_generated.dataa[2]
dataa[3] => mult_p5n:auto_generated.dataa[3]
dataa[4] => mult_p5n:auto_generated.dataa[4]
dataa[5] => mult_p5n:auto_generated.dataa[5]
dataa[6] => mult_p5n:auto_generated.dataa[6]
dataa[7] => mult_p5n:auto_generated.dataa[7]
datab[0] => mult_p5n:auto_generated.datab[0]
datab[1] => mult_p5n:auto_generated.datab[1]
datab[2] => mult_p5n:auto_generated.datab[2]
datab[3] => mult_p5n:auto_generated.datab[3]
datab[4] => mult_p5n:auto_generated.datab[4]
datab[5] => mult_p5n:auto_generated.datab[5]
datab[6] => mult_p5n:auto_generated.datab[6]
datab[7] => mult_p5n:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_p5n:auto_generated.result[0]
result[1] <= mult_p5n:auto_generated.result[1]
result[2] <= mult_p5n:auto_generated.result[2]
result[3] <= mult_p5n:auto_generated.result[3]
result[4] <= mult_p5n:auto_generated.result[4]
result[5] <= mult_p5n:auto_generated.result[5]
result[6] <= mult_p5n:auto_generated.result[6]
result[7] <= mult_p5n:auto_generated.result[7]
result[8] <= mult_p5n:auto_generated.result[8]
result[9] <= mult_p5n:auto_generated.result[9]
result[10] <= mult_p5n:auto_generated.result[10]
result[11] <= mult_p5n:auto_generated.result[11]
result[12] <= mult_p5n:auto_generated.result[12]
result[13] <= mult_p5n:auto_generated.result[13]
result[14] <= mult_p5n:auto_generated.result[14]
result[15] <= mult_p5n:auto_generated.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:3:hln|dxp_16bit_signed_mult_vhdl:mul|lpm_mult:lpm_mult_component|mult_p5n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:3:hln|dxp_nbit_reg_vhdl:macinA
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:3:hln|dxp_nbit_reg_vhdl:macinB
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:3:hln|dxp_16bit_signed_add_vhdl:add1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:3:hln|dxp_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pui:auto_generated.dataa[0]
dataa[1] => add_sub_pui:auto_generated.dataa[1]
dataa[2] => add_sub_pui:auto_generated.dataa[2]
dataa[3] => add_sub_pui:auto_generated.dataa[3]
dataa[4] => add_sub_pui:auto_generated.dataa[4]
dataa[5] => add_sub_pui:auto_generated.dataa[5]
dataa[6] => add_sub_pui:auto_generated.dataa[6]
dataa[7] => add_sub_pui:auto_generated.dataa[7]
dataa[8] => add_sub_pui:auto_generated.dataa[8]
dataa[9] => add_sub_pui:auto_generated.dataa[9]
dataa[10] => add_sub_pui:auto_generated.dataa[10]
dataa[11] => add_sub_pui:auto_generated.dataa[11]
dataa[12] => add_sub_pui:auto_generated.dataa[12]
dataa[13] => add_sub_pui:auto_generated.dataa[13]
dataa[14] => add_sub_pui:auto_generated.dataa[14]
dataa[15] => add_sub_pui:auto_generated.dataa[15]
datab[0] => add_sub_pui:auto_generated.datab[0]
datab[1] => add_sub_pui:auto_generated.datab[1]
datab[2] => add_sub_pui:auto_generated.datab[2]
datab[3] => add_sub_pui:auto_generated.datab[3]
datab[4] => add_sub_pui:auto_generated.datab[4]
datab[5] => add_sub_pui:auto_generated.datab[5]
datab[6] => add_sub_pui:auto_generated.datab[6]
datab[7] => add_sub_pui:auto_generated.datab[7]
datab[8] => add_sub_pui:auto_generated.datab[8]
datab[9] => add_sub_pui:auto_generated.datab[9]
datab[10] => add_sub_pui:auto_generated.datab[10]
datab[11] => add_sub_pui:auto_generated.datab[11]
datab[12] => add_sub_pui:auto_generated.datab[12]
datab[13] => add_sub_pui:auto_generated.datab[13]
datab[14] => add_sub_pui:auto_generated.datab[14]
datab[15] => add_sub_pui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pui:auto_generated.result[0]
result[1] <= add_sub_pui:auto_generated.result[1]
result[2] <= add_sub_pui:auto_generated.result[2]
result[3] <= add_sub_pui:auto_generated.result[3]
result[4] <= add_sub_pui:auto_generated.result[4]
result[5] <= add_sub_pui:auto_generated.result[5]
result[6] <= add_sub_pui:auto_generated.result[6]
result[7] <= add_sub_pui:auto_generated.result[7]
result[8] <= add_sub_pui:auto_generated.result[8]
result[9] <= add_sub_pui:auto_generated.result[9]
result[10] <= add_sub_pui:auto_generated.result[10]
result[11] <= add_sub_pui:auto_generated.result[11]
result[12] <= add_sub_pui:auto_generated.result[12]
result[13] <= add_sub_pui:auto_generated.result[13]
result[14] <= add_sub_pui:auto_generated.result[14]
result[15] <= add_sub_pui:auto_generated.result[15]
cout <= add_sub_pui:auto_generated.cout
overflow <= add_sub_pui:auto_generated.overflow


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:3:hln|dxp_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pui:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[15] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:3:hln|dxp_nbit_reg_vhdl:macinC
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:3:hln|dxp_16bit_signed_add_vhdl:add2
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:3:hln|dxp_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pui:auto_generated.dataa[0]
dataa[1] => add_sub_pui:auto_generated.dataa[1]
dataa[2] => add_sub_pui:auto_generated.dataa[2]
dataa[3] => add_sub_pui:auto_generated.dataa[3]
dataa[4] => add_sub_pui:auto_generated.dataa[4]
dataa[5] => add_sub_pui:auto_generated.dataa[5]
dataa[6] => add_sub_pui:auto_generated.dataa[6]
dataa[7] => add_sub_pui:auto_generated.dataa[7]
dataa[8] => add_sub_pui:auto_generated.dataa[8]
dataa[9] => add_sub_pui:auto_generated.dataa[9]
dataa[10] => add_sub_pui:auto_generated.dataa[10]
dataa[11] => add_sub_pui:auto_generated.dataa[11]
dataa[12] => add_sub_pui:auto_generated.dataa[12]
dataa[13] => add_sub_pui:auto_generated.dataa[13]
dataa[14] => add_sub_pui:auto_generated.dataa[14]
dataa[15] => add_sub_pui:auto_generated.dataa[15]
datab[0] => add_sub_pui:auto_generated.datab[0]
datab[1] => add_sub_pui:auto_generated.datab[1]
datab[2] => add_sub_pui:auto_generated.datab[2]
datab[3] => add_sub_pui:auto_generated.datab[3]
datab[4] => add_sub_pui:auto_generated.datab[4]
datab[5] => add_sub_pui:auto_generated.datab[5]
datab[6] => add_sub_pui:auto_generated.datab[6]
datab[7] => add_sub_pui:auto_generated.datab[7]
datab[8] => add_sub_pui:auto_generated.datab[8]
datab[9] => add_sub_pui:auto_generated.datab[9]
datab[10] => add_sub_pui:auto_generated.datab[10]
datab[11] => add_sub_pui:auto_generated.datab[11]
datab[12] => add_sub_pui:auto_generated.datab[12]
datab[13] => add_sub_pui:auto_generated.datab[13]
datab[14] => add_sub_pui:auto_generated.datab[14]
datab[15] => add_sub_pui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pui:auto_generated.result[0]
result[1] <= add_sub_pui:auto_generated.result[1]
result[2] <= add_sub_pui:auto_generated.result[2]
result[3] <= add_sub_pui:auto_generated.result[3]
result[4] <= add_sub_pui:auto_generated.result[4]
result[5] <= add_sub_pui:auto_generated.result[5]
result[6] <= add_sub_pui:auto_generated.result[6]
result[7] <= add_sub_pui:auto_generated.result[7]
result[8] <= add_sub_pui:auto_generated.result[8]
result[9] <= add_sub_pui:auto_generated.result[9]
result[10] <= add_sub_pui:auto_generated.result[10]
result[11] <= add_sub_pui:auto_generated.result[11]
result[12] <= add_sub_pui:auto_generated.result[12]
result[13] <= add_sub_pui:auto_generated.result[13]
result[14] <= add_sub_pui:auto_generated.result[14]
result[15] <= add_sub_pui:auto_generated.result[15]
cout <= add_sub_pui:auto_generated.cout
overflow <= add_sub_pui:auto_generated.overflow


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:3:hln|dxp_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pui:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[15] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:3:hln|dxp_nbit_reg_vhdl:zreg
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ekr3:auto_generated.address_a[0]
address_a[1] => altsyncram_ekr3:auto_generated.address_a[1]
address_a[2] => altsyncram_ekr3:auto_generated.address_a[2]
address_a[3] => altsyncram_ekr3:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ekr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ekr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ekr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ekr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ekr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ekr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ekr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ekr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ekr3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component|altsyncram_ekr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:4:hln
Reset => dxp_nbit_reg_vhdl:mulinA.Reset
Reset => dxp_nbit_reg_vhdl:mulinB.Reset
Reset => dxp_nbit_reg_vhdl:macinA.Reset
Reset => dxp_nbit_reg_vhdl:macinB.Reset
Reset => dxp_nbit_reg_vhdl:macinC.Reset
Reset => dxp_nbit_reg_vhdl:zreg.Reset
Clock => dxp_nbit_reg_vhdl:mulinA.Clock
Clock => dxp_nbit_reg_vhdl:mulinB.Clock
Clock => dxp_nbit_reg_vhdl:macinA.Clock
Clock => dxp_nbit_reg_vhdl:macinB.Clock
Clock => dxp_nbit_reg_vhdl:macinC.Clock
Clock => dxp_nbit_reg_vhdl:zreg.Clock
Fast_Clock => ~NO_FANOUT~
LDmulin => dxp_nbit_reg_vhdl:mulinA.LD_EN
LDmulin => dxp_nbit_reg_vhdl:mulinB.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinA.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinB.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinC.LD_EN
LDz => dxp_nbit_reg_vhdl:zreg.LD_EN
mul_start => ~NO_FANOUT~
DinA[0] => dxp_nbit_reg_vhdl:mulinA.D[0]
DinA[1] => dxp_nbit_reg_vhdl:mulinA.D[1]
DinA[2] => dxp_nbit_reg_vhdl:mulinA.D[2]
DinA[3] => dxp_nbit_reg_vhdl:mulinA.D[3]
DinA[4] => dxp_nbit_reg_vhdl:mulinA.D[4]
DinA[5] => dxp_nbit_reg_vhdl:mulinA.D[5]
DinA[6] => dxp_nbit_reg_vhdl:mulinA.D[6]
DinA[7] => dxp_nbit_reg_vhdl:mulinA.D[7]
DinB[0] => dxp_nbit_reg_vhdl:mulinB.D[0]
DinB[1] => dxp_nbit_reg_vhdl:mulinB.D[1]
DinB[2] => dxp_nbit_reg_vhdl:mulinB.D[2]
DinB[3] => dxp_nbit_reg_vhdl:mulinB.D[3]
DinB[4] => dxp_nbit_reg_vhdl:mulinB.D[4]
DinB[5] => dxp_nbit_reg_vhdl:mulinB.D[5]
DinB[6] => dxp_nbit_reg_vhdl:mulinB.D[6]
DinB[7] => dxp_nbit_reg_vhdl:mulinB.D[7]
biasin[0] => ~NO_FANOUT~
biasin[1] => ~NO_FANOUT~
biasin[2] => ~NO_FANOUT~
biasin[3] => ~NO_FANOUT~
biasin[4] => ~NO_FANOUT~
biasin[5] => ~NO_FANOUT~
biasin[6] => ~NO_FANOUT~
biasin[7] => ~NO_FANOUT~
neuronout[0] <= dxp_nbit_reg_vhdl:zreg.Q[0]
neuronout[1] <= dxp_nbit_reg_vhdl:zreg.Q[1]
neuronout[2] <= dxp_nbit_reg_vhdl:zreg.Q[2]
neuronout[3] <= dxp_nbit_reg_vhdl:zreg.Q[3]
neuronout[4] <= dxp_nbit_reg_vhdl:zreg.Q[4]
neuronout[5] <= dxp_nbit_reg_vhdl:zreg.Q[5]
neuronout[6] <= dxp_nbit_reg_vhdl:zreg.Q[6]
neuronout[7] <= dxp_nbit_reg_vhdl:zreg.Q[7]
mul_done <= comb.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:4:hln|dxp_nbit_reg_vhdl:mulinA
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:4:hln|dxp_nbit_reg_vhdl:mulinB
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:4:hln|dxp_16bit_signed_mult_vhdl:mul
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:4:hln|dxp_16bit_signed_mult_vhdl:mul|lpm_mult:lpm_mult_component
dataa[0] => mult_p5n:auto_generated.dataa[0]
dataa[1] => mult_p5n:auto_generated.dataa[1]
dataa[2] => mult_p5n:auto_generated.dataa[2]
dataa[3] => mult_p5n:auto_generated.dataa[3]
dataa[4] => mult_p5n:auto_generated.dataa[4]
dataa[5] => mult_p5n:auto_generated.dataa[5]
dataa[6] => mult_p5n:auto_generated.dataa[6]
dataa[7] => mult_p5n:auto_generated.dataa[7]
datab[0] => mult_p5n:auto_generated.datab[0]
datab[1] => mult_p5n:auto_generated.datab[1]
datab[2] => mult_p5n:auto_generated.datab[2]
datab[3] => mult_p5n:auto_generated.datab[3]
datab[4] => mult_p5n:auto_generated.datab[4]
datab[5] => mult_p5n:auto_generated.datab[5]
datab[6] => mult_p5n:auto_generated.datab[6]
datab[7] => mult_p5n:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_p5n:auto_generated.result[0]
result[1] <= mult_p5n:auto_generated.result[1]
result[2] <= mult_p5n:auto_generated.result[2]
result[3] <= mult_p5n:auto_generated.result[3]
result[4] <= mult_p5n:auto_generated.result[4]
result[5] <= mult_p5n:auto_generated.result[5]
result[6] <= mult_p5n:auto_generated.result[6]
result[7] <= mult_p5n:auto_generated.result[7]
result[8] <= mult_p5n:auto_generated.result[8]
result[9] <= mult_p5n:auto_generated.result[9]
result[10] <= mult_p5n:auto_generated.result[10]
result[11] <= mult_p5n:auto_generated.result[11]
result[12] <= mult_p5n:auto_generated.result[12]
result[13] <= mult_p5n:auto_generated.result[13]
result[14] <= mult_p5n:auto_generated.result[14]
result[15] <= mult_p5n:auto_generated.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:4:hln|dxp_16bit_signed_mult_vhdl:mul|lpm_mult:lpm_mult_component|mult_p5n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:4:hln|dxp_nbit_reg_vhdl:macinA
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:4:hln|dxp_nbit_reg_vhdl:macinB
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:4:hln|dxp_16bit_signed_add_vhdl:add1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:4:hln|dxp_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pui:auto_generated.dataa[0]
dataa[1] => add_sub_pui:auto_generated.dataa[1]
dataa[2] => add_sub_pui:auto_generated.dataa[2]
dataa[3] => add_sub_pui:auto_generated.dataa[3]
dataa[4] => add_sub_pui:auto_generated.dataa[4]
dataa[5] => add_sub_pui:auto_generated.dataa[5]
dataa[6] => add_sub_pui:auto_generated.dataa[6]
dataa[7] => add_sub_pui:auto_generated.dataa[7]
dataa[8] => add_sub_pui:auto_generated.dataa[8]
dataa[9] => add_sub_pui:auto_generated.dataa[9]
dataa[10] => add_sub_pui:auto_generated.dataa[10]
dataa[11] => add_sub_pui:auto_generated.dataa[11]
dataa[12] => add_sub_pui:auto_generated.dataa[12]
dataa[13] => add_sub_pui:auto_generated.dataa[13]
dataa[14] => add_sub_pui:auto_generated.dataa[14]
dataa[15] => add_sub_pui:auto_generated.dataa[15]
datab[0] => add_sub_pui:auto_generated.datab[0]
datab[1] => add_sub_pui:auto_generated.datab[1]
datab[2] => add_sub_pui:auto_generated.datab[2]
datab[3] => add_sub_pui:auto_generated.datab[3]
datab[4] => add_sub_pui:auto_generated.datab[4]
datab[5] => add_sub_pui:auto_generated.datab[5]
datab[6] => add_sub_pui:auto_generated.datab[6]
datab[7] => add_sub_pui:auto_generated.datab[7]
datab[8] => add_sub_pui:auto_generated.datab[8]
datab[9] => add_sub_pui:auto_generated.datab[9]
datab[10] => add_sub_pui:auto_generated.datab[10]
datab[11] => add_sub_pui:auto_generated.datab[11]
datab[12] => add_sub_pui:auto_generated.datab[12]
datab[13] => add_sub_pui:auto_generated.datab[13]
datab[14] => add_sub_pui:auto_generated.datab[14]
datab[15] => add_sub_pui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pui:auto_generated.result[0]
result[1] <= add_sub_pui:auto_generated.result[1]
result[2] <= add_sub_pui:auto_generated.result[2]
result[3] <= add_sub_pui:auto_generated.result[3]
result[4] <= add_sub_pui:auto_generated.result[4]
result[5] <= add_sub_pui:auto_generated.result[5]
result[6] <= add_sub_pui:auto_generated.result[6]
result[7] <= add_sub_pui:auto_generated.result[7]
result[8] <= add_sub_pui:auto_generated.result[8]
result[9] <= add_sub_pui:auto_generated.result[9]
result[10] <= add_sub_pui:auto_generated.result[10]
result[11] <= add_sub_pui:auto_generated.result[11]
result[12] <= add_sub_pui:auto_generated.result[12]
result[13] <= add_sub_pui:auto_generated.result[13]
result[14] <= add_sub_pui:auto_generated.result[14]
result[15] <= add_sub_pui:auto_generated.result[15]
cout <= add_sub_pui:auto_generated.cout
overflow <= add_sub_pui:auto_generated.overflow


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:4:hln|dxp_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pui:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[15] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:4:hln|dxp_nbit_reg_vhdl:macinC
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:4:hln|dxp_16bit_signed_add_vhdl:add2
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:4:hln|dxp_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pui:auto_generated.dataa[0]
dataa[1] => add_sub_pui:auto_generated.dataa[1]
dataa[2] => add_sub_pui:auto_generated.dataa[2]
dataa[3] => add_sub_pui:auto_generated.dataa[3]
dataa[4] => add_sub_pui:auto_generated.dataa[4]
dataa[5] => add_sub_pui:auto_generated.dataa[5]
dataa[6] => add_sub_pui:auto_generated.dataa[6]
dataa[7] => add_sub_pui:auto_generated.dataa[7]
dataa[8] => add_sub_pui:auto_generated.dataa[8]
dataa[9] => add_sub_pui:auto_generated.dataa[9]
dataa[10] => add_sub_pui:auto_generated.dataa[10]
dataa[11] => add_sub_pui:auto_generated.dataa[11]
dataa[12] => add_sub_pui:auto_generated.dataa[12]
dataa[13] => add_sub_pui:auto_generated.dataa[13]
dataa[14] => add_sub_pui:auto_generated.dataa[14]
dataa[15] => add_sub_pui:auto_generated.dataa[15]
datab[0] => add_sub_pui:auto_generated.datab[0]
datab[1] => add_sub_pui:auto_generated.datab[1]
datab[2] => add_sub_pui:auto_generated.datab[2]
datab[3] => add_sub_pui:auto_generated.datab[3]
datab[4] => add_sub_pui:auto_generated.datab[4]
datab[5] => add_sub_pui:auto_generated.datab[5]
datab[6] => add_sub_pui:auto_generated.datab[6]
datab[7] => add_sub_pui:auto_generated.datab[7]
datab[8] => add_sub_pui:auto_generated.datab[8]
datab[9] => add_sub_pui:auto_generated.datab[9]
datab[10] => add_sub_pui:auto_generated.datab[10]
datab[11] => add_sub_pui:auto_generated.datab[11]
datab[12] => add_sub_pui:auto_generated.datab[12]
datab[13] => add_sub_pui:auto_generated.datab[13]
datab[14] => add_sub_pui:auto_generated.datab[14]
datab[15] => add_sub_pui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pui:auto_generated.result[0]
result[1] <= add_sub_pui:auto_generated.result[1]
result[2] <= add_sub_pui:auto_generated.result[2]
result[3] <= add_sub_pui:auto_generated.result[3]
result[4] <= add_sub_pui:auto_generated.result[4]
result[5] <= add_sub_pui:auto_generated.result[5]
result[6] <= add_sub_pui:auto_generated.result[6]
result[7] <= add_sub_pui:auto_generated.result[7]
result[8] <= add_sub_pui:auto_generated.result[8]
result[9] <= add_sub_pui:auto_generated.result[9]
result[10] <= add_sub_pui:auto_generated.result[10]
result[11] <= add_sub_pui:auto_generated.result[11]
result[12] <= add_sub_pui:auto_generated.result[12]
result[13] <= add_sub_pui:auto_generated.result[13]
result[14] <= add_sub_pui:auto_generated.result[14]
result[15] <= add_sub_pui:auto_generated.result[15]
cout <= add_sub_pui:auto_generated.cout
overflow <= add_sub_pui:auto_generated.overflow


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:4:hln|dxp_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pui:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[15] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\hlg1:4:hln|dxp_nbit_reg_vhdl:zreg
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_nbit_mux4to1_vhdl:olmuxin
d3[0] => f.IN1
d3[1] => f.IN1
d3[2] => f.IN1
d3[3] => f.IN1
d3[4] => f.IN1
d3[5] => f.IN1
d3[6] => f.IN1
d3[7] => f.IN1
d2[0] => f.IN1
d2[1] => f.IN1
d2[2] => f.IN1
d2[3] => f.IN1
d2[4] => f.IN1
d2[5] => f.IN1
d2[6] => f.IN1
d2[7] => f.IN1
d1[0] => f.IN1
d1[1] => f.IN1
d1[2] => f.IN1
d1[3] => f.IN1
d1[4] => f.IN1
d1[5] => f.IN1
d1[6] => f.IN1
d1[7] => f.IN1
d0[0] => f.IN1
d0[1] => f.IN1
d0[2] => f.IN1
d0[3] => f.IN1
d0[4] => f.IN1
d0[5] => f.IN1
d0[6] => f.IN1
d0[7] => f.IN1
s[0] => f.IN0
s[0] => f.IN0
s[0] => f.IN0
s[0] => f.IN0
s[1] => f.IN1
s[1] => f.IN1
s[1] => f.IN1
s[1] => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|olAddrsCnt_vhdl:olAddrsCnt
clk_en => lpm_counter:LPM_COUNTER_component.clk_en
clock => lpm_counter:LPM_COUNTER_component.clock
sclr => lpm_counter:LPM_COUNTER_component.sclr
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|olAddrsCnt_vhdl:olAddrsCnt|lpm_counter:LPM_COUNTER_component
clock => cntr_asi:auto_generated.clock
clk_en => cntr_asi:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_asi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_asi:auto_generated.q[0]
q[1] <= cntr_asi:auto_generated.q[1]
q[2] <= cntr_asi:auto_generated.q[2]
q[3] <= cntr_asi:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|olAddrsCnt_vhdl:olAddrsCnt|lpm_counter:LPM_COUNTER_component|cntr_asi:auto_generated
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component
wren_a => altsyncram_hrp3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hrp3:auto_generated.data_a[0]
data_a[1] => altsyncram_hrp3:auto_generated.data_a[1]
data_a[2] => altsyncram_hrp3:auto_generated.data_a[2]
data_a[3] => altsyncram_hrp3:auto_generated.data_a[3]
data_a[4] => altsyncram_hrp3:auto_generated.data_a[4]
data_a[5] => altsyncram_hrp3:auto_generated.data_a[5]
data_a[6] => altsyncram_hrp3:auto_generated.data_a[6]
data_a[7] => altsyncram_hrp3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hrp3:auto_generated.address_a[0]
address_a[1] => altsyncram_hrp3:auto_generated.address_a[1]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hrp3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hrp3:auto_generated.q_a[0]
q_a[1] <= altsyncram_hrp3:auto_generated.q_a[1]
q_a[2] <= altsyncram_hrp3:auto_generated.q_a[2]
q_a[3] <= altsyncram_hrp3:auto_generated.q_a[3]
q_a[4] <= altsyncram_hrp3:auto_generated.q_a[4]
q_a[5] <= altsyncram_hrp3:auto_generated.q_a[5]
q_a[6] <= altsyncram_hrp3:auto_generated.q_a[6]
q_a[7] <= altsyncram_hrp3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component|altsyncram_hrp3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hir3:auto_generated.address_a[0]
address_a[1] => altsyncram_hir3:auto_generated.address_a[1]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hir3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hir3:auto_generated.q_a[0]
q_a[1] <= altsyncram_hir3:auto_generated.q_a[1]
q_a[2] <= altsyncram_hir3:auto_generated.q_a[2]
q_a[3] <= altsyncram_hir3:auto_generated.q_a[3]
q_a[4] <= altsyncram_hir3:auto_generated.q_a[4]
q_a[5] <= altsyncram_hir3:auto_generated.q_a[5]
q_a[6] <= altsyncram_hir3:auto_generated.q_a[6]
q_a[7] <= altsyncram_hir3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component|altsyncram_hir3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:1:oln
Reset => dxp_nbit_reg_vhdl:mulinA.Reset
Reset => dxp_nbit_reg_vhdl:mulinB.Reset
Reset => dxp_nbit_reg_vhdl:macinA.Reset
Reset => dxp_nbit_reg_vhdl:macinB.Reset
Reset => dxp_nbit_reg_vhdl:macinC.Reset
Reset => dxp_nbit_reg_vhdl:zreg.Reset
Clock => dxp_nbit_reg_vhdl:mulinA.Clock
Clock => dxp_nbit_reg_vhdl:mulinB.Clock
Clock => dxp_nbit_reg_vhdl:macinA.Clock
Clock => dxp_nbit_reg_vhdl:macinB.Clock
Clock => dxp_nbit_reg_vhdl:macinC.Clock
Clock => dxp_nbit_reg_vhdl:zreg.Clock
Fast_Clock => ~NO_FANOUT~
LDmulin => dxp_nbit_reg_vhdl:mulinA.LD_EN
LDmulin => dxp_nbit_reg_vhdl:mulinB.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinA.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinB.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinC.LD_EN
LDz => dxp_nbit_reg_vhdl:zreg.LD_EN
mul_start => ~NO_FANOUT~
DinA[0] => dxp_nbit_reg_vhdl:mulinA.D[0]
DinA[1] => dxp_nbit_reg_vhdl:mulinA.D[1]
DinA[2] => dxp_nbit_reg_vhdl:mulinA.D[2]
DinA[3] => dxp_nbit_reg_vhdl:mulinA.D[3]
DinA[4] => dxp_nbit_reg_vhdl:mulinA.D[4]
DinA[5] => dxp_nbit_reg_vhdl:mulinA.D[5]
DinA[6] => dxp_nbit_reg_vhdl:mulinA.D[6]
DinA[7] => dxp_nbit_reg_vhdl:mulinA.D[7]
DinB[0] => dxp_nbit_reg_vhdl:mulinB.D[0]
DinB[1] => dxp_nbit_reg_vhdl:mulinB.D[1]
DinB[2] => dxp_nbit_reg_vhdl:mulinB.D[2]
DinB[3] => dxp_nbit_reg_vhdl:mulinB.D[3]
DinB[4] => dxp_nbit_reg_vhdl:mulinB.D[4]
DinB[5] => dxp_nbit_reg_vhdl:mulinB.D[5]
DinB[6] => dxp_nbit_reg_vhdl:mulinB.D[6]
DinB[7] => dxp_nbit_reg_vhdl:mulinB.D[7]
biasin[0] => ~NO_FANOUT~
biasin[1] => ~NO_FANOUT~
biasin[2] => ~NO_FANOUT~
biasin[3] => ~NO_FANOUT~
biasin[4] => ~NO_FANOUT~
biasin[5] => ~NO_FANOUT~
biasin[6] => ~NO_FANOUT~
biasin[7] => ~NO_FANOUT~
neuronout[0] <= dxp_nbit_reg_vhdl:zreg.Q[0]
neuronout[1] <= dxp_nbit_reg_vhdl:zreg.Q[1]
neuronout[2] <= dxp_nbit_reg_vhdl:zreg.Q[2]
neuronout[3] <= dxp_nbit_reg_vhdl:zreg.Q[3]
neuronout[4] <= dxp_nbit_reg_vhdl:zreg.Q[4]
neuronout[5] <= dxp_nbit_reg_vhdl:zreg.Q[5]
neuronout[6] <= dxp_nbit_reg_vhdl:zreg.Q[6]
neuronout[7] <= dxp_nbit_reg_vhdl:zreg.Q[7]
mul_done <= comb.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:1:oln|dxp_nbit_reg_vhdl:mulinA
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:1:oln|dxp_nbit_reg_vhdl:mulinB
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:1:oln|dxp_16bit_signed_mult_vhdl:mul
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:1:oln|dxp_16bit_signed_mult_vhdl:mul|lpm_mult:lpm_mult_component
dataa[0] => mult_p5n:auto_generated.dataa[0]
dataa[1] => mult_p5n:auto_generated.dataa[1]
dataa[2] => mult_p5n:auto_generated.dataa[2]
dataa[3] => mult_p5n:auto_generated.dataa[3]
dataa[4] => mult_p5n:auto_generated.dataa[4]
dataa[5] => mult_p5n:auto_generated.dataa[5]
dataa[6] => mult_p5n:auto_generated.dataa[6]
dataa[7] => mult_p5n:auto_generated.dataa[7]
datab[0] => mult_p5n:auto_generated.datab[0]
datab[1] => mult_p5n:auto_generated.datab[1]
datab[2] => mult_p5n:auto_generated.datab[2]
datab[3] => mult_p5n:auto_generated.datab[3]
datab[4] => mult_p5n:auto_generated.datab[4]
datab[5] => mult_p5n:auto_generated.datab[5]
datab[6] => mult_p5n:auto_generated.datab[6]
datab[7] => mult_p5n:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_p5n:auto_generated.result[0]
result[1] <= mult_p5n:auto_generated.result[1]
result[2] <= mult_p5n:auto_generated.result[2]
result[3] <= mult_p5n:auto_generated.result[3]
result[4] <= mult_p5n:auto_generated.result[4]
result[5] <= mult_p5n:auto_generated.result[5]
result[6] <= mult_p5n:auto_generated.result[6]
result[7] <= mult_p5n:auto_generated.result[7]
result[8] <= mult_p5n:auto_generated.result[8]
result[9] <= mult_p5n:auto_generated.result[9]
result[10] <= mult_p5n:auto_generated.result[10]
result[11] <= mult_p5n:auto_generated.result[11]
result[12] <= mult_p5n:auto_generated.result[12]
result[13] <= mult_p5n:auto_generated.result[13]
result[14] <= mult_p5n:auto_generated.result[14]
result[15] <= mult_p5n:auto_generated.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:1:oln|dxp_16bit_signed_mult_vhdl:mul|lpm_mult:lpm_mult_component|mult_p5n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:1:oln|dxp_nbit_reg_vhdl:macinA
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:1:oln|dxp_nbit_reg_vhdl:macinB
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:1:oln|dxp_16bit_signed_add_vhdl:add1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:1:oln|dxp_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pui:auto_generated.dataa[0]
dataa[1] => add_sub_pui:auto_generated.dataa[1]
dataa[2] => add_sub_pui:auto_generated.dataa[2]
dataa[3] => add_sub_pui:auto_generated.dataa[3]
dataa[4] => add_sub_pui:auto_generated.dataa[4]
dataa[5] => add_sub_pui:auto_generated.dataa[5]
dataa[6] => add_sub_pui:auto_generated.dataa[6]
dataa[7] => add_sub_pui:auto_generated.dataa[7]
dataa[8] => add_sub_pui:auto_generated.dataa[8]
dataa[9] => add_sub_pui:auto_generated.dataa[9]
dataa[10] => add_sub_pui:auto_generated.dataa[10]
dataa[11] => add_sub_pui:auto_generated.dataa[11]
dataa[12] => add_sub_pui:auto_generated.dataa[12]
dataa[13] => add_sub_pui:auto_generated.dataa[13]
dataa[14] => add_sub_pui:auto_generated.dataa[14]
dataa[15] => add_sub_pui:auto_generated.dataa[15]
datab[0] => add_sub_pui:auto_generated.datab[0]
datab[1] => add_sub_pui:auto_generated.datab[1]
datab[2] => add_sub_pui:auto_generated.datab[2]
datab[3] => add_sub_pui:auto_generated.datab[3]
datab[4] => add_sub_pui:auto_generated.datab[4]
datab[5] => add_sub_pui:auto_generated.datab[5]
datab[6] => add_sub_pui:auto_generated.datab[6]
datab[7] => add_sub_pui:auto_generated.datab[7]
datab[8] => add_sub_pui:auto_generated.datab[8]
datab[9] => add_sub_pui:auto_generated.datab[9]
datab[10] => add_sub_pui:auto_generated.datab[10]
datab[11] => add_sub_pui:auto_generated.datab[11]
datab[12] => add_sub_pui:auto_generated.datab[12]
datab[13] => add_sub_pui:auto_generated.datab[13]
datab[14] => add_sub_pui:auto_generated.datab[14]
datab[15] => add_sub_pui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pui:auto_generated.result[0]
result[1] <= add_sub_pui:auto_generated.result[1]
result[2] <= add_sub_pui:auto_generated.result[2]
result[3] <= add_sub_pui:auto_generated.result[3]
result[4] <= add_sub_pui:auto_generated.result[4]
result[5] <= add_sub_pui:auto_generated.result[5]
result[6] <= add_sub_pui:auto_generated.result[6]
result[7] <= add_sub_pui:auto_generated.result[7]
result[8] <= add_sub_pui:auto_generated.result[8]
result[9] <= add_sub_pui:auto_generated.result[9]
result[10] <= add_sub_pui:auto_generated.result[10]
result[11] <= add_sub_pui:auto_generated.result[11]
result[12] <= add_sub_pui:auto_generated.result[12]
result[13] <= add_sub_pui:auto_generated.result[13]
result[14] <= add_sub_pui:auto_generated.result[14]
result[15] <= add_sub_pui:auto_generated.result[15]
cout <= add_sub_pui:auto_generated.cout
overflow <= add_sub_pui:auto_generated.overflow


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:1:oln|dxp_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pui:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[15] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:1:oln|dxp_nbit_reg_vhdl:macinC
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:1:oln|dxp_16bit_signed_add_vhdl:add2
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:1:oln|dxp_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pui:auto_generated.dataa[0]
dataa[1] => add_sub_pui:auto_generated.dataa[1]
dataa[2] => add_sub_pui:auto_generated.dataa[2]
dataa[3] => add_sub_pui:auto_generated.dataa[3]
dataa[4] => add_sub_pui:auto_generated.dataa[4]
dataa[5] => add_sub_pui:auto_generated.dataa[5]
dataa[6] => add_sub_pui:auto_generated.dataa[6]
dataa[7] => add_sub_pui:auto_generated.dataa[7]
dataa[8] => add_sub_pui:auto_generated.dataa[8]
dataa[9] => add_sub_pui:auto_generated.dataa[9]
dataa[10] => add_sub_pui:auto_generated.dataa[10]
dataa[11] => add_sub_pui:auto_generated.dataa[11]
dataa[12] => add_sub_pui:auto_generated.dataa[12]
dataa[13] => add_sub_pui:auto_generated.dataa[13]
dataa[14] => add_sub_pui:auto_generated.dataa[14]
dataa[15] => add_sub_pui:auto_generated.dataa[15]
datab[0] => add_sub_pui:auto_generated.datab[0]
datab[1] => add_sub_pui:auto_generated.datab[1]
datab[2] => add_sub_pui:auto_generated.datab[2]
datab[3] => add_sub_pui:auto_generated.datab[3]
datab[4] => add_sub_pui:auto_generated.datab[4]
datab[5] => add_sub_pui:auto_generated.datab[5]
datab[6] => add_sub_pui:auto_generated.datab[6]
datab[7] => add_sub_pui:auto_generated.datab[7]
datab[8] => add_sub_pui:auto_generated.datab[8]
datab[9] => add_sub_pui:auto_generated.datab[9]
datab[10] => add_sub_pui:auto_generated.datab[10]
datab[11] => add_sub_pui:auto_generated.datab[11]
datab[12] => add_sub_pui:auto_generated.datab[12]
datab[13] => add_sub_pui:auto_generated.datab[13]
datab[14] => add_sub_pui:auto_generated.datab[14]
datab[15] => add_sub_pui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pui:auto_generated.result[0]
result[1] <= add_sub_pui:auto_generated.result[1]
result[2] <= add_sub_pui:auto_generated.result[2]
result[3] <= add_sub_pui:auto_generated.result[3]
result[4] <= add_sub_pui:auto_generated.result[4]
result[5] <= add_sub_pui:auto_generated.result[5]
result[6] <= add_sub_pui:auto_generated.result[6]
result[7] <= add_sub_pui:auto_generated.result[7]
result[8] <= add_sub_pui:auto_generated.result[8]
result[9] <= add_sub_pui:auto_generated.result[9]
result[10] <= add_sub_pui:auto_generated.result[10]
result[11] <= add_sub_pui:auto_generated.result[11]
result[12] <= add_sub_pui:auto_generated.result[12]
result[13] <= add_sub_pui:auto_generated.result[13]
result[14] <= add_sub_pui:auto_generated.result[14]
result[15] <= add_sub_pui:auto_generated.result[15]
cout <= add_sub_pui:auto_generated.cout
overflow <= add_sub_pui:auto_generated.overflow


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:1:oln|dxp_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pui:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[15] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:1:oln|dxp_nbit_reg_vhdl:zreg
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_iir3:auto_generated.address_a[0]
address_a[1] => altsyncram_iir3:auto_generated.address_a[1]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iir3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_iir3:auto_generated.q_a[0]
q_a[1] <= altsyncram_iir3:auto_generated.q_a[1]
q_a[2] <= altsyncram_iir3:auto_generated.q_a[2]
q_a[3] <= altsyncram_iir3:auto_generated.q_a[3]
q_a[4] <= altsyncram_iir3:auto_generated.q_a[4]
q_a[5] <= altsyncram_iir3:auto_generated.q_a[5]
q_a[6] <= altsyncram_iir3:auto_generated.q_a[6]
q_a[7] <= altsyncram_iir3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component|altsyncram_iir3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:2:oln
Reset => dxp_nbit_reg_vhdl:mulinA.Reset
Reset => dxp_nbit_reg_vhdl:mulinB.Reset
Reset => dxp_nbit_reg_vhdl:macinA.Reset
Reset => dxp_nbit_reg_vhdl:macinB.Reset
Reset => dxp_nbit_reg_vhdl:macinC.Reset
Reset => dxp_nbit_reg_vhdl:zreg.Reset
Clock => dxp_nbit_reg_vhdl:mulinA.Clock
Clock => dxp_nbit_reg_vhdl:mulinB.Clock
Clock => dxp_nbit_reg_vhdl:macinA.Clock
Clock => dxp_nbit_reg_vhdl:macinB.Clock
Clock => dxp_nbit_reg_vhdl:macinC.Clock
Clock => dxp_nbit_reg_vhdl:zreg.Clock
Fast_Clock => ~NO_FANOUT~
LDmulin => dxp_nbit_reg_vhdl:mulinA.LD_EN
LDmulin => dxp_nbit_reg_vhdl:mulinB.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinA.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinB.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinC.LD_EN
LDz => dxp_nbit_reg_vhdl:zreg.LD_EN
mul_start => ~NO_FANOUT~
DinA[0] => dxp_nbit_reg_vhdl:mulinA.D[0]
DinA[1] => dxp_nbit_reg_vhdl:mulinA.D[1]
DinA[2] => dxp_nbit_reg_vhdl:mulinA.D[2]
DinA[3] => dxp_nbit_reg_vhdl:mulinA.D[3]
DinA[4] => dxp_nbit_reg_vhdl:mulinA.D[4]
DinA[5] => dxp_nbit_reg_vhdl:mulinA.D[5]
DinA[6] => dxp_nbit_reg_vhdl:mulinA.D[6]
DinA[7] => dxp_nbit_reg_vhdl:mulinA.D[7]
DinB[0] => dxp_nbit_reg_vhdl:mulinB.D[0]
DinB[1] => dxp_nbit_reg_vhdl:mulinB.D[1]
DinB[2] => dxp_nbit_reg_vhdl:mulinB.D[2]
DinB[3] => dxp_nbit_reg_vhdl:mulinB.D[3]
DinB[4] => dxp_nbit_reg_vhdl:mulinB.D[4]
DinB[5] => dxp_nbit_reg_vhdl:mulinB.D[5]
DinB[6] => dxp_nbit_reg_vhdl:mulinB.D[6]
DinB[7] => dxp_nbit_reg_vhdl:mulinB.D[7]
biasin[0] => ~NO_FANOUT~
biasin[1] => ~NO_FANOUT~
biasin[2] => ~NO_FANOUT~
biasin[3] => ~NO_FANOUT~
biasin[4] => ~NO_FANOUT~
biasin[5] => ~NO_FANOUT~
biasin[6] => ~NO_FANOUT~
biasin[7] => ~NO_FANOUT~
neuronout[0] <= dxp_nbit_reg_vhdl:zreg.Q[0]
neuronout[1] <= dxp_nbit_reg_vhdl:zreg.Q[1]
neuronout[2] <= dxp_nbit_reg_vhdl:zreg.Q[2]
neuronout[3] <= dxp_nbit_reg_vhdl:zreg.Q[3]
neuronout[4] <= dxp_nbit_reg_vhdl:zreg.Q[4]
neuronout[5] <= dxp_nbit_reg_vhdl:zreg.Q[5]
neuronout[6] <= dxp_nbit_reg_vhdl:zreg.Q[6]
neuronout[7] <= dxp_nbit_reg_vhdl:zreg.Q[7]
mul_done <= comb.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:2:oln|dxp_nbit_reg_vhdl:mulinA
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:2:oln|dxp_nbit_reg_vhdl:mulinB
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:2:oln|dxp_16bit_signed_mult_vhdl:mul
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:2:oln|dxp_16bit_signed_mult_vhdl:mul|lpm_mult:lpm_mult_component
dataa[0] => mult_p5n:auto_generated.dataa[0]
dataa[1] => mult_p5n:auto_generated.dataa[1]
dataa[2] => mult_p5n:auto_generated.dataa[2]
dataa[3] => mult_p5n:auto_generated.dataa[3]
dataa[4] => mult_p5n:auto_generated.dataa[4]
dataa[5] => mult_p5n:auto_generated.dataa[5]
dataa[6] => mult_p5n:auto_generated.dataa[6]
dataa[7] => mult_p5n:auto_generated.dataa[7]
datab[0] => mult_p5n:auto_generated.datab[0]
datab[1] => mult_p5n:auto_generated.datab[1]
datab[2] => mult_p5n:auto_generated.datab[2]
datab[3] => mult_p5n:auto_generated.datab[3]
datab[4] => mult_p5n:auto_generated.datab[4]
datab[5] => mult_p5n:auto_generated.datab[5]
datab[6] => mult_p5n:auto_generated.datab[6]
datab[7] => mult_p5n:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_p5n:auto_generated.result[0]
result[1] <= mult_p5n:auto_generated.result[1]
result[2] <= mult_p5n:auto_generated.result[2]
result[3] <= mult_p5n:auto_generated.result[3]
result[4] <= mult_p5n:auto_generated.result[4]
result[5] <= mult_p5n:auto_generated.result[5]
result[6] <= mult_p5n:auto_generated.result[6]
result[7] <= mult_p5n:auto_generated.result[7]
result[8] <= mult_p5n:auto_generated.result[8]
result[9] <= mult_p5n:auto_generated.result[9]
result[10] <= mult_p5n:auto_generated.result[10]
result[11] <= mult_p5n:auto_generated.result[11]
result[12] <= mult_p5n:auto_generated.result[12]
result[13] <= mult_p5n:auto_generated.result[13]
result[14] <= mult_p5n:auto_generated.result[14]
result[15] <= mult_p5n:auto_generated.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:2:oln|dxp_16bit_signed_mult_vhdl:mul|lpm_mult:lpm_mult_component|mult_p5n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:2:oln|dxp_nbit_reg_vhdl:macinA
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:2:oln|dxp_nbit_reg_vhdl:macinB
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:2:oln|dxp_16bit_signed_add_vhdl:add1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:2:oln|dxp_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pui:auto_generated.dataa[0]
dataa[1] => add_sub_pui:auto_generated.dataa[1]
dataa[2] => add_sub_pui:auto_generated.dataa[2]
dataa[3] => add_sub_pui:auto_generated.dataa[3]
dataa[4] => add_sub_pui:auto_generated.dataa[4]
dataa[5] => add_sub_pui:auto_generated.dataa[5]
dataa[6] => add_sub_pui:auto_generated.dataa[6]
dataa[7] => add_sub_pui:auto_generated.dataa[7]
dataa[8] => add_sub_pui:auto_generated.dataa[8]
dataa[9] => add_sub_pui:auto_generated.dataa[9]
dataa[10] => add_sub_pui:auto_generated.dataa[10]
dataa[11] => add_sub_pui:auto_generated.dataa[11]
dataa[12] => add_sub_pui:auto_generated.dataa[12]
dataa[13] => add_sub_pui:auto_generated.dataa[13]
dataa[14] => add_sub_pui:auto_generated.dataa[14]
dataa[15] => add_sub_pui:auto_generated.dataa[15]
datab[0] => add_sub_pui:auto_generated.datab[0]
datab[1] => add_sub_pui:auto_generated.datab[1]
datab[2] => add_sub_pui:auto_generated.datab[2]
datab[3] => add_sub_pui:auto_generated.datab[3]
datab[4] => add_sub_pui:auto_generated.datab[4]
datab[5] => add_sub_pui:auto_generated.datab[5]
datab[6] => add_sub_pui:auto_generated.datab[6]
datab[7] => add_sub_pui:auto_generated.datab[7]
datab[8] => add_sub_pui:auto_generated.datab[8]
datab[9] => add_sub_pui:auto_generated.datab[9]
datab[10] => add_sub_pui:auto_generated.datab[10]
datab[11] => add_sub_pui:auto_generated.datab[11]
datab[12] => add_sub_pui:auto_generated.datab[12]
datab[13] => add_sub_pui:auto_generated.datab[13]
datab[14] => add_sub_pui:auto_generated.datab[14]
datab[15] => add_sub_pui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pui:auto_generated.result[0]
result[1] <= add_sub_pui:auto_generated.result[1]
result[2] <= add_sub_pui:auto_generated.result[2]
result[3] <= add_sub_pui:auto_generated.result[3]
result[4] <= add_sub_pui:auto_generated.result[4]
result[5] <= add_sub_pui:auto_generated.result[5]
result[6] <= add_sub_pui:auto_generated.result[6]
result[7] <= add_sub_pui:auto_generated.result[7]
result[8] <= add_sub_pui:auto_generated.result[8]
result[9] <= add_sub_pui:auto_generated.result[9]
result[10] <= add_sub_pui:auto_generated.result[10]
result[11] <= add_sub_pui:auto_generated.result[11]
result[12] <= add_sub_pui:auto_generated.result[12]
result[13] <= add_sub_pui:auto_generated.result[13]
result[14] <= add_sub_pui:auto_generated.result[14]
result[15] <= add_sub_pui:auto_generated.result[15]
cout <= add_sub_pui:auto_generated.cout
overflow <= add_sub_pui:auto_generated.overflow


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:2:oln|dxp_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pui:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[15] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:2:oln|dxp_nbit_reg_vhdl:macinC
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:2:oln|dxp_16bit_signed_add_vhdl:add2
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:2:oln|dxp_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pui:auto_generated.dataa[0]
dataa[1] => add_sub_pui:auto_generated.dataa[1]
dataa[2] => add_sub_pui:auto_generated.dataa[2]
dataa[3] => add_sub_pui:auto_generated.dataa[3]
dataa[4] => add_sub_pui:auto_generated.dataa[4]
dataa[5] => add_sub_pui:auto_generated.dataa[5]
dataa[6] => add_sub_pui:auto_generated.dataa[6]
dataa[7] => add_sub_pui:auto_generated.dataa[7]
dataa[8] => add_sub_pui:auto_generated.dataa[8]
dataa[9] => add_sub_pui:auto_generated.dataa[9]
dataa[10] => add_sub_pui:auto_generated.dataa[10]
dataa[11] => add_sub_pui:auto_generated.dataa[11]
dataa[12] => add_sub_pui:auto_generated.dataa[12]
dataa[13] => add_sub_pui:auto_generated.dataa[13]
dataa[14] => add_sub_pui:auto_generated.dataa[14]
dataa[15] => add_sub_pui:auto_generated.dataa[15]
datab[0] => add_sub_pui:auto_generated.datab[0]
datab[1] => add_sub_pui:auto_generated.datab[1]
datab[2] => add_sub_pui:auto_generated.datab[2]
datab[3] => add_sub_pui:auto_generated.datab[3]
datab[4] => add_sub_pui:auto_generated.datab[4]
datab[5] => add_sub_pui:auto_generated.datab[5]
datab[6] => add_sub_pui:auto_generated.datab[6]
datab[7] => add_sub_pui:auto_generated.datab[7]
datab[8] => add_sub_pui:auto_generated.datab[8]
datab[9] => add_sub_pui:auto_generated.datab[9]
datab[10] => add_sub_pui:auto_generated.datab[10]
datab[11] => add_sub_pui:auto_generated.datab[11]
datab[12] => add_sub_pui:auto_generated.datab[12]
datab[13] => add_sub_pui:auto_generated.datab[13]
datab[14] => add_sub_pui:auto_generated.datab[14]
datab[15] => add_sub_pui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pui:auto_generated.result[0]
result[1] <= add_sub_pui:auto_generated.result[1]
result[2] <= add_sub_pui:auto_generated.result[2]
result[3] <= add_sub_pui:auto_generated.result[3]
result[4] <= add_sub_pui:auto_generated.result[4]
result[5] <= add_sub_pui:auto_generated.result[5]
result[6] <= add_sub_pui:auto_generated.result[6]
result[7] <= add_sub_pui:auto_generated.result[7]
result[8] <= add_sub_pui:auto_generated.result[8]
result[9] <= add_sub_pui:auto_generated.result[9]
result[10] <= add_sub_pui:auto_generated.result[10]
result[11] <= add_sub_pui:auto_generated.result[11]
result[12] <= add_sub_pui:auto_generated.result[12]
result[13] <= add_sub_pui:auto_generated.result[13]
result[14] <= add_sub_pui:auto_generated.result[14]
result[15] <= add_sub_pui:auto_generated.result[15]
cout <= add_sub_pui:auto_generated.cout
overflow <= add_sub_pui:auto_generated.overflow


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:2:oln|dxp_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pui:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[15] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:2:oln|dxp_nbit_reg_vhdl:zreg
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jir3:auto_generated.address_a[0]
address_a[1] => altsyncram_jir3:auto_generated.address_a[1]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jir3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jir3:auto_generated.q_a[0]
q_a[1] <= altsyncram_jir3:auto_generated.q_a[1]
q_a[2] <= altsyncram_jir3:auto_generated.q_a[2]
q_a[3] <= altsyncram_jir3:auto_generated.q_a[3]
q_a[4] <= altsyncram_jir3:auto_generated.q_a[4]
q_a[5] <= altsyncram_jir3:auto_generated.q_a[5]
q_a[6] <= altsyncram_jir3:auto_generated.q_a[6]
q_a[7] <= altsyncram_jir3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component|altsyncram_jir3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:3:oln
Reset => dxp_nbit_reg_vhdl:mulinA.Reset
Reset => dxp_nbit_reg_vhdl:mulinB.Reset
Reset => dxp_nbit_reg_vhdl:macinA.Reset
Reset => dxp_nbit_reg_vhdl:macinB.Reset
Reset => dxp_nbit_reg_vhdl:macinC.Reset
Reset => dxp_nbit_reg_vhdl:zreg.Reset
Clock => dxp_nbit_reg_vhdl:mulinA.Clock
Clock => dxp_nbit_reg_vhdl:mulinB.Clock
Clock => dxp_nbit_reg_vhdl:macinA.Clock
Clock => dxp_nbit_reg_vhdl:macinB.Clock
Clock => dxp_nbit_reg_vhdl:macinC.Clock
Clock => dxp_nbit_reg_vhdl:zreg.Clock
Fast_Clock => ~NO_FANOUT~
LDmulin => dxp_nbit_reg_vhdl:mulinA.LD_EN
LDmulin => dxp_nbit_reg_vhdl:mulinB.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinA.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinB.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinC.LD_EN
LDz => dxp_nbit_reg_vhdl:zreg.LD_EN
mul_start => ~NO_FANOUT~
DinA[0] => dxp_nbit_reg_vhdl:mulinA.D[0]
DinA[1] => dxp_nbit_reg_vhdl:mulinA.D[1]
DinA[2] => dxp_nbit_reg_vhdl:mulinA.D[2]
DinA[3] => dxp_nbit_reg_vhdl:mulinA.D[3]
DinA[4] => dxp_nbit_reg_vhdl:mulinA.D[4]
DinA[5] => dxp_nbit_reg_vhdl:mulinA.D[5]
DinA[6] => dxp_nbit_reg_vhdl:mulinA.D[6]
DinA[7] => dxp_nbit_reg_vhdl:mulinA.D[7]
DinB[0] => dxp_nbit_reg_vhdl:mulinB.D[0]
DinB[1] => dxp_nbit_reg_vhdl:mulinB.D[1]
DinB[2] => dxp_nbit_reg_vhdl:mulinB.D[2]
DinB[3] => dxp_nbit_reg_vhdl:mulinB.D[3]
DinB[4] => dxp_nbit_reg_vhdl:mulinB.D[4]
DinB[5] => dxp_nbit_reg_vhdl:mulinB.D[5]
DinB[6] => dxp_nbit_reg_vhdl:mulinB.D[6]
DinB[7] => dxp_nbit_reg_vhdl:mulinB.D[7]
biasin[0] => ~NO_FANOUT~
biasin[1] => ~NO_FANOUT~
biasin[2] => ~NO_FANOUT~
biasin[3] => ~NO_FANOUT~
biasin[4] => ~NO_FANOUT~
biasin[5] => ~NO_FANOUT~
biasin[6] => ~NO_FANOUT~
biasin[7] => ~NO_FANOUT~
neuronout[0] <= dxp_nbit_reg_vhdl:zreg.Q[0]
neuronout[1] <= dxp_nbit_reg_vhdl:zreg.Q[1]
neuronout[2] <= dxp_nbit_reg_vhdl:zreg.Q[2]
neuronout[3] <= dxp_nbit_reg_vhdl:zreg.Q[3]
neuronout[4] <= dxp_nbit_reg_vhdl:zreg.Q[4]
neuronout[5] <= dxp_nbit_reg_vhdl:zreg.Q[5]
neuronout[6] <= dxp_nbit_reg_vhdl:zreg.Q[6]
neuronout[7] <= dxp_nbit_reg_vhdl:zreg.Q[7]
mul_done <= comb.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:3:oln|dxp_nbit_reg_vhdl:mulinA
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:3:oln|dxp_nbit_reg_vhdl:mulinB
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:3:oln|dxp_16bit_signed_mult_vhdl:mul
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:3:oln|dxp_16bit_signed_mult_vhdl:mul|lpm_mult:lpm_mult_component
dataa[0] => mult_p5n:auto_generated.dataa[0]
dataa[1] => mult_p5n:auto_generated.dataa[1]
dataa[2] => mult_p5n:auto_generated.dataa[2]
dataa[3] => mult_p5n:auto_generated.dataa[3]
dataa[4] => mult_p5n:auto_generated.dataa[4]
dataa[5] => mult_p5n:auto_generated.dataa[5]
dataa[6] => mult_p5n:auto_generated.dataa[6]
dataa[7] => mult_p5n:auto_generated.dataa[7]
datab[0] => mult_p5n:auto_generated.datab[0]
datab[1] => mult_p5n:auto_generated.datab[1]
datab[2] => mult_p5n:auto_generated.datab[2]
datab[3] => mult_p5n:auto_generated.datab[3]
datab[4] => mult_p5n:auto_generated.datab[4]
datab[5] => mult_p5n:auto_generated.datab[5]
datab[6] => mult_p5n:auto_generated.datab[6]
datab[7] => mult_p5n:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_p5n:auto_generated.result[0]
result[1] <= mult_p5n:auto_generated.result[1]
result[2] <= mult_p5n:auto_generated.result[2]
result[3] <= mult_p5n:auto_generated.result[3]
result[4] <= mult_p5n:auto_generated.result[4]
result[5] <= mult_p5n:auto_generated.result[5]
result[6] <= mult_p5n:auto_generated.result[6]
result[7] <= mult_p5n:auto_generated.result[7]
result[8] <= mult_p5n:auto_generated.result[8]
result[9] <= mult_p5n:auto_generated.result[9]
result[10] <= mult_p5n:auto_generated.result[10]
result[11] <= mult_p5n:auto_generated.result[11]
result[12] <= mult_p5n:auto_generated.result[12]
result[13] <= mult_p5n:auto_generated.result[13]
result[14] <= mult_p5n:auto_generated.result[14]
result[15] <= mult_p5n:auto_generated.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:3:oln|dxp_16bit_signed_mult_vhdl:mul|lpm_mult:lpm_mult_component|mult_p5n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:3:oln|dxp_nbit_reg_vhdl:macinA
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:3:oln|dxp_nbit_reg_vhdl:macinB
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:3:oln|dxp_16bit_signed_add_vhdl:add1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:3:oln|dxp_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pui:auto_generated.dataa[0]
dataa[1] => add_sub_pui:auto_generated.dataa[1]
dataa[2] => add_sub_pui:auto_generated.dataa[2]
dataa[3] => add_sub_pui:auto_generated.dataa[3]
dataa[4] => add_sub_pui:auto_generated.dataa[4]
dataa[5] => add_sub_pui:auto_generated.dataa[5]
dataa[6] => add_sub_pui:auto_generated.dataa[6]
dataa[7] => add_sub_pui:auto_generated.dataa[7]
dataa[8] => add_sub_pui:auto_generated.dataa[8]
dataa[9] => add_sub_pui:auto_generated.dataa[9]
dataa[10] => add_sub_pui:auto_generated.dataa[10]
dataa[11] => add_sub_pui:auto_generated.dataa[11]
dataa[12] => add_sub_pui:auto_generated.dataa[12]
dataa[13] => add_sub_pui:auto_generated.dataa[13]
dataa[14] => add_sub_pui:auto_generated.dataa[14]
dataa[15] => add_sub_pui:auto_generated.dataa[15]
datab[0] => add_sub_pui:auto_generated.datab[0]
datab[1] => add_sub_pui:auto_generated.datab[1]
datab[2] => add_sub_pui:auto_generated.datab[2]
datab[3] => add_sub_pui:auto_generated.datab[3]
datab[4] => add_sub_pui:auto_generated.datab[4]
datab[5] => add_sub_pui:auto_generated.datab[5]
datab[6] => add_sub_pui:auto_generated.datab[6]
datab[7] => add_sub_pui:auto_generated.datab[7]
datab[8] => add_sub_pui:auto_generated.datab[8]
datab[9] => add_sub_pui:auto_generated.datab[9]
datab[10] => add_sub_pui:auto_generated.datab[10]
datab[11] => add_sub_pui:auto_generated.datab[11]
datab[12] => add_sub_pui:auto_generated.datab[12]
datab[13] => add_sub_pui:auto_generated.datab[13]
datab[14] => add_sub_pui:auto_generated.datab[14]
datab[15] => add_sub_pui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pui:auto_generated.result[0]
result[1] <= add_sub_pui:auto_generated.result[1]
result[2] <= add_sub_pui:auto_generated.result[2]
result[3] <= add_sub_pui:auto_generated.result[3]
result[4] <= add_sub_pui:auto_generated.result[4]
result[5] <= add_sub_pui:auto_generated.result[5]
result[6] <= add_sub_pui:auto_generated.result[6]
result[7] <= add_sub_pui:auto_generated.result[7]
result[8] <= add_sub_pui:auto_generated.result[8]
result[9] <= add_sub_pui:auto_generated.result[9]
result[10] <= add_sub_pui:auto_generated.result[10]
result[11] <= add_sub_pui:auto_generated.result[11]
result[12] <= add_sub_pui:auto_generated.result[12]
result[13] <= add_sub_pui:auto_generated.result[13]
result[14] <= add_sub_pui:auto_generated.result[14]
result[15] <= add_sub_pui:auto_generated.result[15]
cout <= add_sub_pui:auto_generated.cout
overflow <= add_sub_pui:auto_generated.overflow


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:3:oln|dxp_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pui:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[15] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:3:oln|dxp_nbit_reg_vhdl:macinC
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:3:oln|dxp_16bit_signed_add_vhdl:add2
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:3:oln|dxp_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pui:auto_generated.dataa[0]
dataa[1] => add_sub_pui:auto_generated.dataa[1]
dataa[2] => add_sub_pui:auto_generated.dataa[2]
dataa[3] => add_sub_pui:auto_generated.dataa[3]
dataa[4] => add_sub_pui:auto_generated.dataa[4]
dataa[5] => add_sub_pui:auto_generated.dataa[5]
dataa[6] => add_sub_pui:auto_generated.dataa[6]
dataa[7] => add_sub_pui:auto_generated.dataa[7]
dataa[8] => add_sub_pui:auto_generated.dataa[8]
dataa[9] => add_sub_pui:auto_generated.dataa[9]
dataa[10] => add_sub_pui:auto_generated.dataa[10]
dataa[11] => add_sub_pui:auto_generated.dataa[11]
dataa[12] => add_sub_pui:auto_generated.dataa[12]
dataa[13] => add_sub_pui:auto_generated.dataa[13]
dataa[14] => add_sub_pui:auto_generated.dataa[14]
dataa[15] => add_sub_pui:auto_generated.dataa[15]
datab[0] => add_sub_pui:auto_generated.datab[0]
datab[1] => add_sub_pui:auto_generated.datab[1]
datab[2] => add_sub_pui:auto_generated.datab[2]
datab[3] => add_sub_pui:auto_generated.datab[3]
datab[4] => add_sub_pui:auto_generated.datab[4]
datab[5] => add_sub_pui:auto_generated.datab[5]
datab[6] => add_sub_pui:auto_generated.datab[6]
datab[7] => add_sub_pui:auto_generated.datab[7]
datab[8] => add_sub_pui:auto_generated.datab[8]
datab[9] => add_sub_pui:auto_generated.datab[9]
datab[10] => add_sub_pui:auto_generated.datab[10]
datab[11] => add_sub_pui:auto_generated.datab[11]
datab[12] => add_sub_pui:auto_generated.datab[12]
datab[13] => add_sub_pui:auto_generated.datab[13]
datab[14] => add_sub_pui:auto_generated.datab[14]
datab[15] => add_sub_pui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pui:auto_generated.result[0]
result[1] <= add_sub_pui:auto_generated.result[1]
result[2] <= add_sub_pui:auto_generated.result[2]
result[3] <= add_sub_pui:auto_generated.result[3]
result[4] <= add_sub_pui:auto_generated.result[4]
result[5] <= add_sub_pui:auto_generated.result[5]
result[6] <= add_sub_pui:auto_generated.result[6]
result[7] <= add_sub_pui:auto_generated.result[7]
result[8] <= add_sub_pui:auto_generated.result[8]
result[9] <= add_sub_pui:auto_generated.result[9]
result[10] <= add_sub_pui:auto_generated.result[10]
result[11] <= add_sub_pui:auto_generated.result[11]
result[12] <= add_sub_pui:auto_generated.result[12]
result[13] <= add_sub_pui:auto_generated.result[13]
result[14] <= add_sub_pui:auto_generated.result[14]
result[15] <= add_sub_pui:auto_generated.result[15]
cout <= add_sub_pui:auto_generated.cout
overflow <= add_sub_pui:auto_generated.overflow


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:3:oln|dxp_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pui:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[15] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:3:oln|dxp_nbit_reg_vhdl:zreg
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kir3:auto_generated.address_a[0]
address_a[1] => altsyncram_kir3:auto_generated.address_a[1]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kir3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kir3:auto_generated.q_a[0]
q_a[1] <= altsyncram_kir3:auto_generated.q_a[1]
q_a[2] <= altsyncram_kir3:auto_generated.q_a[2]
q_a[3] <= altsyncram_kir3:auto_generated.q_a[3]
q_a[4] <= altsyncram_kir3:auto_generated.q_a[4]
q_a[5] <= altsyncram_kir3:auto_generated.q_a[5]
q_a[6] <= altsyncram_kir3:auto_generated.q_a[6]
q_a[7] <= altsyncram_kir3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component|altsyncram_kir3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:4:oln
Reset => dxp_nbit_reg_vhdl:mulinA.Reset
Reset => dxp_nbit_reg_vhdl:mulinB.Reset
Reset => dxp_nbit_reg_vhdl:macinA.Reset
Reset => dxp_nbit_reg_vhdl:macinB.Reset
Reset => dxp_nbit_reg_vhdl:macinC.Reset
Reset => dxp_nbit_reg_vhdl:zreg.Reset
Clock => dxp_nbit_reg_vhdl:mulinA.Clock
Clock => dxp_nbit_reg_vhdl:mulinB.Clock
Clock => dxp_nbit_reg_vhdl:macinA.Clock
Clock => dxp_nbit_reg_vhdl:macinB.Clock
Clock => dxp_nbit_reg_vhdl:macinC.Clock
Clock => dxp_nbit_reg_vhdl:zreg.Clock
Fast_Clock => ~NO_FANOUT~
LDmulin => dxp_nbit_reg_vhdl:mulinA.LD_EN
LDmulin => dxp_nbit_reg_vhdl:mulinB.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinA.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinB.LD_EN
LDmacin => dxp_nbit_reg_vhdl:macinC.LD_EN
LDz => dxp_nbit_reg_vhdl:zreg.LD_EN
mul_start => ~NO_FANOUT~
DinA[0] => dxp_nbit_reg_vhdl:mulinA.D[0]
DinA[1] => dxp_nbit_reg_vhdl:mulinA.D[1]
DinA[2] => dxp_nbit_reg_vhdl:mulinA.D[2]
DinA[3] => dxp_nbit_reg_vhdl:mulinA.D[3]
DinA[4] => dxp_nbit_reg_vhdl:mulinA.D[4]
DinA[5] => dxp_nbit_reg_vhdl:mulinA.D[5]
DinA[6] => dxp_nbit_reg_vhdl:mulinA.D[6]
DinA[7] => dxp_nbit_reg_vhdl:mulinA.D[7]
DinB[0] => dxp_nbit_reg_vhdl:mulinB.D[0]
DinB[1] => dxp_nbit_reg_vhdl:mulinB.D[1]
DinB[2] => dxp_nbit_reg_vhdl:mulinB.D[2]
DinB[3] => dxp_nbit_reg_vhdl:mulinB.D[3]
DinB[4] => dxp_nbit_reg_vhdl:mulinB.D[4]
DinB[5] => dxp_nbit_reg_vhdl:mulinB.D[5]
DinB[6] => dxp_nbit_reg_vhdl:mulinB.D[6]
DinB[7] => dxp_nbit_reg_vhdl:mulinB.D[7]
biasin[0] => ~NO_FANOUT~
biasin[1] => ~NO_FANOUT~
biasin[2] => ~NO_FANOUT~
biasin[3] => ~NO_FANOUT~
biasin[4] => ~NO_FANOUT~
biasin[5] => ~NO_FANOUT~
biasin[6] => ~NO_FANOUT~
biasin[7] => ~NO_FANOUT~
neuronout[0] <= dxp_nbit_reg_vhdl:zreg.Q[0]
neuronout[1] <= dxp_nbit_reg_vhdl:zreg.Q[1]
neuronout[2] <= dxp_nbit_reg_vhdl:zreg.Q[2]
neuronout[3] <= dxp_nbit_reg_vhdl:zreg.Q[3]
neuronout[4] <= dxp_nbit_reg_vhdl:zreg.Q[4]
neuronout[5] <= dxp_nbit_reg_vhdl:zreg.Q[5]
neuronout[6] <= dxp_nbit_reg_vhdl:zreg.Q[6]
neuronout[7] <= dxp_nbit_reg_vhdl:zreg.Q[7]
mul_done <= comb.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:4:oln|dxp_nbit_reg_vhdl:mulinA
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:4:oln|dxp_nbit_reg_vhdl:mulinB
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:4:oln|dxp_16bit_signed_mult_vhdl:mul
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:4:oln|dxp_16bit_signed_mult_vhdl:mul|lpm_mult:lpm_mult_component
dataa[0] => mult_p5n:auto_generated.dataa[0]
dataa[1] => mult_p5n:auto_generated.dataa[1]
dataa[2] => mult_p5n:auto_generated.dataa[2]
dataa[3] => mult_p5n:auto_generated.dataa[3]
dataa[4] => mult_p5n:auto_generated.dataa[4]
dataa[5] => mult_p5n:auto_generated.dataa[5]
dataa[6] => mult_p5n:auto_generated.dataa[6]
dataa[7] => mult_p5n:auto_generated.dataa[7]
datab[0] => mult_p5n:auto_generated.datab[0]
datab[1] => mult_p5n:auto_generated.datab[1]
datab[2] => mult_p5n:auto_generated.datab[2]
datab[3] => mult_p5n:auto_generated.datab[3]
datab[4] => mult_p5n:auto_generated.datab[4]
datab[5] => mult_p5n:auto_generated.datab[5]
datab[6] => mult_p5n:auto_generated.datab[6]
datab[7] => mult_p5n:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_p5n:auto_generated.result[0]
result[1] <= mult_p5n:auto_generated.result[1]
result[2] <= mult_p5n:auto_generated.result[2]
result[3] <= mult_p5n:auto_generated.result[3]
result[4] <= mult_p5n:auto_generated.result[4]
result[5] <= mult_p5n:auto_generated.result[5]
result[6] <= mult_p5n:auto_generated.result[6]
result[7] <= mult_p5n:auto_generated.result[7]
result[8] <= mult_p5n:auto_generated.result[8]
result[9] <= mult_p5n:auto_generated.result[9]
result[10] <= mult_p5n:auto_generated.result[10]
result[11] <= mult_p5n:auto_generated.result[11]
result[12] <= mult_p5n:auto_generated.result[12]
result[13] <= mult_p5n:auto_generated.result[13]
result[14] <= mult_p5n:auto_generated.result[14]
result[15] <= mult_p5n:auto_generated.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:4:oln|dxp_16bit_signed_mult_vhdl:mul|lpm_mult:lpm_mult_component|mult_p5n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:4:oln|dxp_nbit_reg_vhdl:macinA
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:4:oln|dxp_nbit_reg_vhdl:macinB
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:4:oln|dxp_16bit_signed_add_vhdl:add1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:4:oln|dxp_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pui:auto_generated.dataa[0]
dataa[1] => add_sub_pui:auto_generated.dataa[1]
dataa[2] => add_sub_pui:auto_generated.dataa[2]
dataa[3] => add_sub_pui:auto_generated.dataa[3]
dataa[4] => add_sub_pui:auto_generated.dataa[4]
dataa[5] => add_sub_pui:auto_generated.dataa[5]
dataa[6] => add_sub_pui:auto_generated.dataa[6]
dataa[7] => add_sub_pui:auto_generated.dataa[7]
dataa[8] => add_sub_pui:auto_generated.dataa[8]
dataa[9] => add_sub_pui:auto_generated.dataa[9]
dataa[10] => add_sub_pui:auto_generated.dataa[10]
dataa[11] => add_sub_pui:auto_generated.dataa[11]
dataa[12] => add_sub_pui:auto_generated.dataa[12]
dataa[13] => add_sub_pui:auto_generated.dataa[13]
dataa[14] => add_sub_pui:auto_generated.dataa[14]
dataa[15] => add_sub_pui:auto_generated.dataa[15]
datab[0] => add_sub_pui:auto_generated.datab[0]
datab[1] => add_sub_pui:auto_generated.datab[1]
datab[2] => add_sub_pui:auto_generated.datab[2]
datab[3] => add_sub_pui:auto_generated.datab[3]
datab[4] => add_sub_pui:auto_generated.datab[4]
datab[5] => add_sub_pui:auto_generated.datab[5]
datab[6] => add_sub_pui:auto_generated.datab[6]
datab[7] => add_sub_pui:auto_generated.datab[7]
datab[8] => add_sub_pui:auto_generated.datab[8]
datab[9] => add_sub_pui:auto_generated.datab[9]
datab[10] => add_sub_pui:auto_generated.datab[10]
datab[11] => add_sub_pui:auto_generated.datab[11]
datab[12] => add_sub_pui:auto_generated.datab[12]
datab[13] => add_sub_pui:auto_generated.datab[13]
datab[14] => add_sub_pui:auto_generated.datab[14]
datab[15] => add_sub_pui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pui:auto_generated.result[0]
result[1] <= add_sub_pui:auto_generated.result[1]
result[2] <= add_sub_pui:auto_generated.result[2]
result[3] <= add_sub_pui:auto_generated.result[3]
result[4] <= add_sub_pui:auto_generated.result[4]
result[5] <= add_sub_pui:auto_generated.result[5]
result[6] <= add_sub_pui:auto_generated.result[6]
result[7] <= add_sub_pui:auto_generated.result[7]
result[8] <= add_sub_pui:auto_generated.result[8]
result[9] <= add_sub_pui:auto_generated.result[9]
result[10] <= add_sub_pui:auto_generated.result[10]
result[11] <= add_sub_pui:auto_generated.result[11]
result[12] <= add_sub_pui:auto_generated.result[12]
result[13] <= add_sub_pui:auto_generated.result[13]
result[14] <= add_sub_pui:auto_generated.result[14]
result[15] <= add_sub_pui:auto_generated.result[15]
cout <= add_sub_pui:auto_generated.cout
overflow <= add_sub_pui:auto_generated.overflow


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:4:oln|dxp_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pui:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[15] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:4:oln|dxp_nbit_reg_vhdl:macinC
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:4:oln|dxp_16bit_signed_add_vhdl:add2
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:4:oln|dxp_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_pui:auto_generated.dataa[0]
dataa[1] => add_sub_pui:auto_generated.dataa[1]
dataa[2] => add_sub_pui:auto_generated.dataa[2]
dataa[3] => add_sub_pui:auto_generated.dataa[3]
dataa[4] => add_sub_pui:auto_generated.dataa[4]
dataa[5] => add_sub_pui:auto_generated.dataa[5]
dataa[6] => add_sub_pui:auto_generated.dataa[6]
dataa[7] => add_sub_pui:auto_generated.dataa[7]
dataa[8] => add_sub_pui:auto_generated.dataa[8]
dataa[9] => add_sub_pui:auto_generated.dataa[9]
dataa[10] => add_sub_pui:auto_generated.dataa[10]
dataa[11] => add_sub_pui:auto_generated.dataa[11]
dataa[12] => add_sub_pui:auto_generated.dataa[12]
dataa[13] => add_sub_pui:auto_generated.dataa[13]
dataa[14] => add_sub_pui:auto_generated.dataa[14]
dataa[15] => add_sub_pui:auto_generated.dataa[15]
datab[0] => add_sub_pui:auto_generated.datab[0]
datab[1] => add_sub_pui:auto_generated.datab[1]
datab[2] => add_sub_pui:auto_generated.datab[2]
datab[3] => add_sub_pui:auto_generated.datab[3]
datab[4] => add_sub_pui:auto_generated.datab[4]
datab[5] => add_sub_pui:auto_generated.datab[5]
datab[6] => add_sub_pui:auto_generated.datab[6]
datab[7] => add_sub_pui:auto_generated.datab[7]
datab[8] => add_sub_pui:auto_generated.datab[8]
datab[9] => add_sub_pui:auto_generated.datab[9]
datab[10] => add_sub_pui:auto_generated.datab[10]
datab[11] => add_sub_pui:auto_generated.datab[11]
datab[12] => add_sub_pui:auto_generated.datab[12]
datab[13] => add_sub_pui:auto_generated.datab[13]
datab[14] => add_sub_pui:auto_generated.datab[14]
datab[15] => add_sub_pui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pui:auto_generated.result[0]
result[1] <= add_sub_pui:auto_generated.result[1]
result[2] <= add_sub_pui:auto_generated.result[2]
result[3] <= add_sub_pui:auto_generated.result[3]
result[4] <= add_sub_pui:auto_generated.result[4]
result[5] <= add_sub_pui:auto_generated.result[5]
result[6] <= add_sub_pui:auto_generated.result[6]
result[7] <= add_sub_pui:auto_generated.result[7]
result[8] <= add_sub_pui:auto_generated.result[8]
result[9] <= add_sub_pui:auto_generated.result[9]
result[10] <= add_sub_pui:auto_generated.result[10]
result[11] <= add_sub_pui:auto_generated.result[11]
result[12] <= add_sub_pui:auto_generated.result[12]
result[13] <= add_sub_pui:auto_generated.result[13]
result[14] <= add_sub_pui:auto_generated.result[14]
result[15] <= add_sub_pui:auto_generated.result[15]
cout <= add_sub_pui:auto_generated.cout
overflow <= add_sub_pui:auto_generated.overflow


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:4:oln|dxp_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pui:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[15] => _.IN0
dataa[15] => _.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[15] => _.IN1
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_simpleneuron_vhdl:\olg1:4:oln|dxp_nbit_reg_vhdl:zreg
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Reset => Count.OUTPUTSELECT
Clock => Count[0].CLK
Clock => Count[1].CLK
Clock => Count[2].CLK
Clock => Count[3].CLK
Clock => Count[4].CLK
Clock => Count[5].CLK
Clock => Count[6].CLK
Clock => Count[7].CLK
Clock => Count[8].CLK
Clock => Count[9].CLK
Clock => Count[10].CLK
Clock => Count[11].CLK
Clock => Count[12].CLK
Clock => Count[13].CLK
Clock => Count[14].CLK
Clock => Count[15].CLK
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
LD_EN => Count.OUTPUTSELECT
D[0] => Count.DATAB
D[1] => Count.DATAB
D[2] => Count.DATAB
D[3] => Count.DATAB
D[4] => Count.DATAB
D[5] => Count.DATAB
D[6] => Count.DATAB
D[7] => Count.DATAB
D[8] => Count.DATAB
D[9] => Count.DATAB
D[10] => Count.DATAB
D[11] => Count.DATAB
D[12] => Count.DATAB
D[13] => Count.DATAB
D[14] => Count.DATAB
D[15] => Count.DATAB
Q[0] <= Count[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Count[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Count[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Count[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Count[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Count[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Count[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Count[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Count[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Count[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Count[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Count[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Count[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Count[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Count[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Count[15].DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_signis_vhdl:recognize
mstate[0] => Equal0.IN7
mstate[1] => Equal0.IN6
mstate[2] => Equal0.IN5
mstate[3] => Equal0.IN4
Reset => signis.OUTPUTSELECT
Reset => signis.OUTPUTSELECT
Reset => signis.OUTPUTSELECT
Reset => signis.OUTPUTSELECT
Reset => signis.OUTPUTSELECT
Reset => signis.OUTPUTSELECT
Reset => signis.OUTPUTSELECT
Reset => signis.OUTPUTSELECT
Clock => signis[0]~reg0.CLK
Clock => signis[1]~reg0.CLK
Clock => signis[2]~reg0.CLK
Clock => signis[3]~reg0.CLK
Clock => signis[4]~reg0.CLK
Clock => signis[5]~reg0.CLK
Clock => signis[6]~reg0.CLK
Clock => signis[7]~reg0.CLK
olnout4[0] => dxp_signed_comparator:comp34.datab[0]
olnout4[0] => dxp_nbit_mux2to1_vhdl:mux34.d0[0]
olnout4[1] => dxp_signed_comparator:comp34.datab[1]
olnout4[1] => dxp_nbit_mux2to1_vhdl:mux34.d0[1]
olnout4[2] => dxp_signed_comparator:comp34.datab[2]
olnout4[2] => dxp_nbit_mux2to1_vhdl:mux34.d0[2]
olnout4[3] => dxp_signed_comparator:comp34.datab[3]
olnout4[3] => dxp_nbit_mux2to1_vhdl:mux34.d0[3]
olnout4[4] => dxp_signed_comparator:comp34.datab[4]
olnout4[4] => dxp_nbit_mux2to1_vhdl:mux34.d0[4]
olnout4[5] => dxp_signed_comparator:comp34.datab[5]
olnout4[5] => dxp_nbit_mux2to1_vhdl:mux34.d0[5]
olnout4[6] => dxp_signed_comparator:comp34.datab[6]
olnout4[6] => dxp_nbit_mux2to1_vhdl:mux34.d0[6]
olnout4[7] => dxp_signed_comparator:comp34.datab[7]
olnout4[7] => dxp_nbit_mux2to1_vhdl:mux34.d0[7]
olnout3[0] => dxp_signed_comparator:comp34.dataa[0]
olnout3[0] => dxp_nbit_mux2to1_vhdl:mux34.d1[0]
olnout3[1] => dxp_signed_comparator:comp34.dataa[1]
olnout3[1] => dxp_nbit_mux2to1_vhdl:mux34.d1[1]
olnout3[2] => dxp_signed_comparator:comp34.dataa[2]
olnout3[2] => dxp_nbit_mux2to1_vhdl:mux34.d1[2]
olnout3[3] => dxp_signed_comparator:comp34.dataa[3]
olnout3[3] => dxp_nbit_mux2to1_vhdl:mux34.d1[3]
olnout3[4] => dxp_signed_comparator:comp34.dataa[4]
olnout3[4] => dxp_nbit_mux2to1_vhdl:mux34.d1[4]
olnout3[5] => dxp_signed_comparator:comp34.dataa[5]
olnout3[5] => dxp_nbit_mux2to1_vhdl:mux34.d1[5]
olnout3[6] => dxp_signed_comparator:comp34.dataa[6]
olnout3[6] => dxp_nbit_mux2to1_vhdl:mux34.d1[6]
olnout3[7] => dxp_signed_comparator:comp34.dataa[7]
olnout3[7] => dxp_nbit_mux2to1_vhdl:mux34.d1[7]
olnout2[0] => dxp_signed_comparator:comp12.datab[0]
olnout2[0] => dxp_nbit_mux2to1_vhdl:mux12.d0[0]
olnout2[1] => dxp_signed_comparator:comp12.datab[1]
olnout2[1] => dxp_nbit_mux2to1_vhdl:mux12.d0[1]
olnout2[2] => dxp_signed_comparator:comp12.datab[2]
olnout2[2] => dxp_nbit_mux2to1_vhdl:mux12.d0[2]
olnout2[3] => dxp_signed_comparator:comp12.datab[3]
olnout2[3] => dxp_nbit_mux2to1_vhdl:mux12.d0[3]
olnout2[4] => dxp_signed_comparator:comp12.datab[4]
olnout2[4] => dxp_nbit_mux2to1_vhdl:mux12.d0[4]
olnout2[5] => dxp_signed_comparator:comp12.datab[5]
olnout2[5] => dxp_nbit_mux2to1_vhdl:mux12.d0[5]
olnout2[6] => dxp_signed_comparator:comp12.datab[6]
olnout2[6] => dxp_nbit_mux2to1_vhdl:mux12.d0[6]
olnout2[7] => dxp_signed_comparator:comp12.datab[7]
olnout2[7] => dxp_nbit_mux2to1_vhdl:mux12.d0[7]
olnout1[0] => dxp_signed_comparator:comp12.dataa[0]
olnout1[0] => dxp_nbit_mux2to1_vhdl:mux12.d1[0]
olnout1[1] => dxp_signed_comparator:comp12.dataa[1]
olnout1[1] => dxp_nbit_mux2to1_vhdl:mux12.d1[1]
olnout1[2] => dxp_signed_comparator:comp12.dataa[2]
olnout1[2] => dxp_nbit_mux2to1_vhdl:mux12.d1[2]
olnout1[3] => dxp_signed_comparator:comp12.dataa[3]
olnout1[3] => dxp_nbit_mux2to1_vhdl:mux12.d1[3]
olnout1[4] => dxp_signed_comparator:comp12.dataa[4]
olnout1[4] => dxp_nbit_mux2to1_vhdl:mux12.d1[4]
olnout1[5] => dxp_signed_comparator:comp12.dataa[5]
olnout1[5] => dxp_nbit_mux2to1_vhdl:mux12.d1[5]
olnout1[6] => dxp_signed_comparator:comp12.dataa[6]
olnout1[6] => dxp_nbit_mux2to1_vhdl:mux12.d1[6]
olnout1[7] => dxp_signed_comparator:comp12.dataa[7]
olnout1[7] => dxp_nbit_mux2to1_vhdl:mux12.d1[7]
signis[0] <= signis[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signis[1] <= signis[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signis[2] <= signis[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signis[3] <= signis[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signis[4] <= signis[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signis[5] <= signis[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signis[6] <= signis[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signis[7] <= signis[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_signis_vhdl:recognize|dxp_signed_comparator:comp12
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
datab[4] => lpm_compare:LPM_COMPARE_component.datab[4]
datab[5] => lpm_compare:LPM_COMPARE_component.datab[5]
datab[6] => lpm_compare:LPM_COMPARE_component.datab[6]
datab[7] => lpm_compare:LPM_COMPARE_component.datab[7]
ageb <= lpm_compare:LPM_COMPARE_component.ageb


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_signis_vhdl:recognize|dxp_signed_comparator:comp12|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_3ig:auto_generated.dataa[0]
dataa[1] => cmpr_3ig:auto_generated.dataa[1]
dataa[2] => cmpr_3ig:auto_generated.dataa[2]
dataa[3] => cmpr_3ig:auto_generated.dataa[3]
dataa[4] => cmpr_3ig:auto_generated.dataa[4]
dataa[5] => cmpr_3ig:auto_generated.dataa[5]
dataa[6] => cmpr_3ig:auto_generated.dataa[6]
dataa[7] => cmpr_3ig:auto_generated.dataa[7]
datab[0] => cmpr_3ig:auto_generated.datab[0]
datab[1] => cmpr_3ig:auto_generated.datab[1]
datab[2] => cmpr_3ig:auto_generated.datab[2]
datab[3] => cmpr_3ig:auto_generated.datab[3]
datab[4] => cmpr_3ig:auto_generated.datab[4]
datab[5] => cmpr_3ig:auto_generated.datab[5]
datab[6] => cmpr_3ig:auto_generated.datab[6]
datab[7] => cmpr_3ig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_3ig:auto_generated.ageb


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_signis_vhdl:recognize|dxp_signed_comparator:comp12|lpm_compare:LPM_COMPARE_component|cmpr_3ig:auto_generated
ageb <= ageb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => dataa_int[7].IN0
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => datab_int[7].IN0


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_signis_vhdl:recognize|dxp_nbit_mux2to1_vhdl:mux12
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_signis_vhdl:recognize|dxp_signed_comparator:comp34
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
datab[4] => lpm_compare:LPM_COMPARE_component.datab[4]
datab[5] => lpm_compare:LPM_COMPARE_component.datab[5]
datab[6] => lpm_compare:LPM_COMPARE_component.datab[6]
datab[7] => lpm_compare:LPM_COMPARE_component.datab[7]
ageb <= lpm_compare:LPM_COMPARE_component.ageb


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_signis_vhdl:recognize|dxp_signed_comparator:comp34|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_3ig:auto_generated.dataa[0]
dataa[1] => cmpr_3ig:auto_generated.dataa[1]
dataa[2] => cmpr_3ig:auto_generated.dataa[2]
dataa[3] => cmpr_3ig:auto_generated.dataa[3]
dataa[4] => cmpr_3ig:auto_generated.dataa[4]
dataa[5] => cmpr_3ig:auto_generated.dataa[5]
dataa[6] => cmpr_3ig:auto_generated.dataa[6]
dataa[7] => cmpr_3ig:auto_generated.dataa[7]
datab[0] => cmpr_3ig:auto_generated.datab[0]
datab[1] => cmpr_3ig:auto_generated.datab[1]
datab[2] => cmpr_3ig:auto_generated.datab[2]
datab[3] => cmpr_3ig:auto_generated.datab[3]
datab[4] => cmpr_3ig:auto_generated.datab[4]
datab[5] => cmpr_3ig:auto_generated.datab[5]
datab[6] => cmpr_3ig:auto_generated.datab[6]
datab[7] => cmpr_3ig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_3ig:auto_generated.ageb


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_signis_vhdl:recognize|dxp_signed_comparator:comp34|lpm_compare:LPM_COMPARE_component|cmpr_3ig:auto_generated
ageb <= ageb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => dataa_int[7].IN0
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => datab_int[7].IN0


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_signis_vhdl:recognize|dxp_nbit_mux2to1_vhdl:mux34
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_signis_vhdl:recognize|dxp_signed_comparator:comp1234
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
datab[4] => lpm_compare:LPM_COMPARE_component.datab[4]
datab[5] => lpm_compare:LPM_COMPARE_component.datab[5]
datab[6] => lpm_compare:LPM_COMPARE_component.datab[6]
datab[7] => lpm_compare:LPM_COMPARE_component.datab[7]
ageb <= lpm_compare:LPM_COMPARE_component.ageb


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_signis_vhdl:recognize|dxp_signed_comparator:comp1234|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_3ig:auto_generated.dataa[0]
dataa[1] => cmpr_3ig:auto_generated.dataa[1]
dataa[2] => cmpr_3ig:auto_generated.dataa[2]
dataa[3] => cmpr_3ig:auto_generated.dataa[3]
dataa[4] => cmpr_3ig:auto_generated.dataa[4]
dataa[5] => cmpr_3ig:auto_generated.dataa[5]
dataa[6] => cmpr_3ig:auto_generated.dataa[6]
dataa[7] => cmpr_3ig:auto_generated.dataa[7]
datab[0] => cmpr_3ig:auto_generated.datab[0]
datab[1] => cmpr_3ig:auto_generated.datab[1]
datab[2] => cmpr_3ig:auto_generated.datab[2]
datab[3] => cmpr_3ig:auto_generated.datab[3]
datab[4] => cmpr_3ig:auto_generated.datab[4]
datab[5] => cmpr_3ig:auto_generated.datab[5]
datab[6] => cmpr_3ig:auto_generated.datab[6]
datab[7] => cmpr_3ig:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_3ig:auto_generated.ageb


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_signis_vhdl:recognize|dxp_signed_comparator:comp1234|lpm_compare:LPM_COMPARE_component|cmpr_3ig:auto_generated
ageb <= ageb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => dataa_int[7].IN0
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => datab_int[7].IN0


|dxp_sNN_vhdl|dxp_sNN_DP_vhdl:data_path|dxp_signis_vhdl:recognize|dxp_nbit_mux2to1_vhdl:mux1234
d1[0] => f.IN0
d1[1] => f.IN0
d1[2] => f.IN0
d1[3] => f.IN0
d1[4] => f.IN0
d1[5] => f.IN0
d1[6] => f.IN0
d1[7] => f.IN0
d0[0] => f.IN0
d0[1] => f.IN0
d0[2] => f.IN0
d0[3] => f.IN0
d0[4] => f.IN0
d0[5] => f.IN0
d0[6] => f.IN0
d0[7] => f.IN0
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
s => f.IN1
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= f.DB_MAX_OUTPUT_PORT_TYPE


|dxp_sNN_vhdl|dxp_sNN_CU_vhdl:control_unit
Reset => hlac_clk_en.OUTPUTSELECT
Reset => hlsclr.OUTPUTSELECT
Reset => hlReset.OUTPUTSELECT
Reset => hlLDmulin.OUTPUTSELECT
Reset => hlLDmacin.OUTPUTSELECT
Reset => hlLDz.OUTPUTSELECT
Reset => oldwren.OUTPUTSELECT
Reset => olac_clk_en.OUTPUTSELECT
Reset => olsclr.OUTPUTSELECT
Reset => olReset.OUTPUTSELECT
Reset => olLDmulin.OUTPUTSELECT
Reset => olLDmacin.OUTPUTSELECT
Reset => olLDz.OUTPUTSELECT
Reset => mstate.OUTPUTSELECT
Reset => mstate.OUTPUTSELECT
Reset => mstate.OUTPUTSELECT
Reset => mstate.OUTPUTSELECT
Clock => mstate[0]~reg0.CLK
Clock => mstate[1]~reg0.CLK
Clock => mstate[2]~reg0.CLK
Clock => mstate[3]~reg0.CLK
Clock => olLDz~reg0.CLK
Clock => olLDmacin~reg0.CLK
Clock => olLDmulin~reg0.CLK
Clock => olReset~reg0.CLK
Clock => olsclr~reg0.CLK
Clock => olac_clk_en~reg0.CLK
Clock => oldwren~reg0.CLK
Clock => hlLDz~reg0.CLK
Clock => hlLDmacin~reg0.CLK
Clock => hlLDmulin~reg0.CLK
Clock => hlReset~reg0.CLK
Clock => hlsclr~reg0.CLK
Clock => hlac_clk_en~reg0.CLK
Clock => mul_start~reg0.CLK
mul_done => ~NO_FANOUT~
hlAddrs[0] => Equal2.IN9
hlAddrs[0] => Equal14.IN9
hlAddrs[0] => Equal16.IN9
hlAddrs[1] => Equal2.IN8
hlAddrs[1] => Equal14.IN8
hlAddrs[1] => Equal16.IN8
hlAddrs[2] => Equal2.IN7
hlAddrs[2] => Equal14.IN7
hlAddrs[2] => Equal16.IN7
hlAddrs[3] => Equal2.IN6
hlAddrs[3] => Equal14.IN6
hlAddrs[3] => Equal16.IN6
hlAddrs[4] => ~NO_FANOUT~
hlAddrs[5] => ~NO_FANOUT~
hlAddrs[6] => ~NO_FANOUT~
hlAddrs[7] => ~NO_FANOUT~
olAddrs[0] => Equal6.IN9
olAddrs[0] => Equal10.IN9
olAddrs[1] => Equal6.IN8
olAddrs[1] => Equal10.IN8
olAddrs[2] => Equal6.IN7
olAddrs[2] => Equal10.IN7
olAddrs[3] => Equal6.IN6
olAddrs[3] => Equal10.IN6
hlac_clk_en <= hlac_clk_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
hlsclr <= hlsclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
hlReset <= hlReset~reg0.DB_MAX_OUTPUT_PORT_TYPE
hlLDmulin <= hlLDmulin~reg0.DB_MAX_OUTPUT_PORT_TYPE
hlLDmacin <= hlLDmacin~reg0.DB_MAX_OUTPUT_PORT_TYPE
hlLDz <= hlLDz~reg0.DB_MAX_OUTPUT_PORT_TYPE
oldwren <= oldwren~reg0.DB_MAX_OUTPUT_PORT_TYPE
olac_clk_en <= olac_clk_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
olsclr <= olsclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
olReset <= olReset~reg0.DB_MAX_OUTPUT_PORT_TYPE
olLDmulin <= olLDmulin~reg0.DB_MAX_OUTPUT_PORT_TYPE
olLDmacin <= olLDmacin~reg0.DB_MAX_OUTPUT_PORT_TYPE
olLDz <= olLDz~reg0.DB_MAX_OUTPUT_PORT_TYPE
mul_start <= mul_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
mstate[0] <= mstate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mstate[1] <= mstate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mstate[2] <= mstate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mstate[3] <= mstate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


