strict digraph  {
"0 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/Conv2d[0]/conv2d" [id=0, scope="UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/Conv2d[0]", type=conv2d];
"1 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/BatchNorm2d[1]/batch_norm" [id=1, scope="UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/BatchNorm2d[1]", type=batch_norm];
"2 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[2]/RELU" [id=2, scope="UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[2]", type=RELU];
"3 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/Conv2d[3]/conv2d" [id=3, scope="UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/Conv2d[3]", type=conv2d];
"4 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/BatchNorm2d[4]/batch_norm" [id=4, scope="UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/BatchNorm2d[4]", type=batch_norm];
"5 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[5]/RELU" [id=5, scope="UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[5]", type=RELU];
"6 UNet/max_pool2d" [id=6, scope=UNet, type=max_pool2d];
"7 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/Conv2d[0]/conv2d" [id=7, scope="UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/Conv2d[0]", type=conv2d];
"8 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/BatchNorm2d[1]/batch_norm" [id=8, scope="UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/BatchNorm2d[1]", type=batch_norm];
"9 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[2]/RELU" [id=9, scope="UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[2]", type=RELU];
"10 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/Conv2d[3]/conv2d" [id=10, scope="UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/Conv2d[3]", type=conv2d];
"11 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/BatchNorm2d[4]/batch_norm" [id=11, scope="UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/BatchNorm2d[4]", type=batch_norm];
"12 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[5]/RELU" [id=12, scope="UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[5]", type=RELU];
"13 UNet/max_pool2d" [id=13, scope=UNet, type=max_pool2d];
"14 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/Conv2d[0]/conv2d" [id=14, scope="UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/Conv2d[0]", type=conv2d];
"15 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/BatchNorm2d[1]/batch_norm" [id=15, scope="UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/BatchNorm2d[1]", type=batch_norm];
"16 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[2]/RELU" [id=16, scope="UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[2]", type=RELU];
"17 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/Conv2d[3]/conv2d" [id=17, scope="UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/Conv2d[3]", type=conv2d];
"18 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/BatchNorm2d[4]/batch_norm" [id=18, scope="UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/BatchNorm2d[4]", type=batch_norm];
"19 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[5]/RELU" [id=19, scope="UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[5]", type=RELU];
"20 UNet/max_pool2d" [id=20, scope=UNet, type=max_pool2d];
"21 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/Conv2d[0]/conv2d" [id=21, scope="UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/Conv2d[0]", type=conv2d];
"22 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/BatchNorm2d[1]/batch_norm" [id=22, scope="UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/BatchNorm2d[1]", type=batch_norm];
"23 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[2]/RELU" [id=23, scope="UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[2]", type=RELU];
"24 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/Conv2d[3]/conv2d" [id=24, scope="UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/Conv2d[3]", type=conv2d];
"25 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/BatchNorm2d[4]/batch_norm" [id=25, scope="UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/BatchNorm2d[4]", type=batch_norm];
"26 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[5]/RELU" [id=26, scope="UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[5]", type=RELU];
"27 UNet/max_pool2d" [id=27, scope=UNet, type=max_pool2d];
"28 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/Conv2d[0]/conv2d" [id=28, scope="UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/Conv2d[0]", type=conv2d];
"29 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/BatchNorm2d[1]/batch_norm" [id=29, scope="UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/BatchNorm2d[1]", type=batch_norm];
"30 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[2]/RELU" [id=30, scope="UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[2]", type=RELU];
"31 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/Conv2d[3]/conv2d" [id=31, scope="UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/Conv2d[3]", type=conv2d];
"32 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/BatchNorm2d[4]/batch_norm" [id=32, scope="UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/BatchNorm2d[4]", type=batch_norm];
"33 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[5]/RELU" [id=33, scope="UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[5]", type=RELU];
"34 UNet/ModuleList[up_path]/UNetUpBlock[0]/ConvTranspose2d[up]/conv_transpose2d" [id=34, scope="UNet/ModuleList[up_path]/UNetUpBlock[0]/ConvTranspose2d[up]", type=conv_transpose2d];
"35 UNet/ModuleList[up_path]/UNetUpBlock[0]/cat" [id=35, scope="UNet/ModuleList[up_path]/UNetUpBlock[0]", type=cat];
"36 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d" [id=36, scope="UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]", type=conv2d];
"37 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm" [id=37, scope="UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]", type=batch_norm];
"38 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/RELU" [id=38, scope="UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]", type=RELU];
"39 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d" [id=39, scope="UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]", type=conv2d];
"40 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm" [id=40, scope="UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]", type=batch_norm];
"41 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/RELU" [id=41, scope="UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]", type=RELU];
"42 UNet/ModuleList[up_path]/UNetUpBlock[1]/ConvTranspose2d[up]/conv_transpose2d" [id=42, scope="UNet/ModuleList[up_path]/UNetUpBlock[1]/ConvTranspose2d[up]", type=conv_transpose2d];
"43 UNet/ModuleList[up_path]/UNetUpBlock[1]/cat" [id=43, scope="UNet/ModuleList[up_path]/UNetUpBlock[1]", type=cat];
"44 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d" [id=44, scope="UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]", type=conv2d];
"45 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm" [id=45, scope="UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]", type=batch_norm];
"46 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/RELU" [id=46, scope="UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]", type=RELU];
"47 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d" [id=47, scope="UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]", type=conv2d];
"48 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm" [id=48, scope="UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]", type=batch_norm];
"49 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/RELU" [id=49, scope="UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]", type=RELU];
"50 UNet/ModuleList[up_path]/UNetUpBlock[2]/ConvTranspose2d[up]/conv_transpose2d" [id=50, scope="UNet/ModuleList[up_path]/UNetUpBlock[2]/ConvTranspose2d[up]", type=conv_transpose2d];
"51 UNet/ModuleList[up_path]/UNetUpBlock[2]/cat" [id=51, scope="UNet/ModuleList[up_path]/UNetUpBlock[2]", type=cat];
"52 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d" [id=52, scope="UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]", type=conv2d];
"53 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm" [id=53, scope="UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]", type=batch_norm];
"54 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/RELU" [id=54, scope="UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]", type=RELU];
"55 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d" [id=55, scope="UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]", type=conv2d];
"56 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm" [id=56, scope="UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]", type=batch_norm];
"57 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/RELU" [id=57, scope="UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]", type=RELU];
"58 UNet/ModuleList[up_path]/UNetUpBlock[3]/ConvTranspose2d[up]/conv_transpose2d" [id=58, scope="UNet/ModuleList[up_path]/UNetUpBlock[3]/ConvTranspose2d[up]", type=conv_transpose2d];
"59 UNet/ModuleList[up_path]/UNetUpBlock[3]/cat" [id=59, scope="UNet/ModuleList[up_path]/UNetUpBlock[3]", type=cat];
"60 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d" [id=60, scope="UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]", type=conv2d];
"61 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm" [id=61, scope="UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]", type=batch_norm];
"62 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/RELU" [id=62, scope="UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]", type=RELU];
"63 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d" [id=63, scope="UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]", type=conv2d];
"64 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm" [id=64, scope="UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]", type=batch_norm];
"65 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/RELU" [id=65, scope="UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]", type=RELU];
"66 UNet/Conv2d[last]/conv2d" [id=66, scope="UNet/Conv2d[last]", type=conv2d];
"0 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/Conv2d[0]/conv2d" -> "1 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/BatchNorm2d[1]/batch_norm";
"1 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/BatchNorm2d[1]/batch_norm" -> "2 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[2]/RELU";
"2 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[2]/RELU" -> "3 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/Conv2d[3]/conv2d";
"3 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/Conv2d[3]/conv2d" -> "4 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/BatchNorm2d[4]/batch_norm";
"4 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/BatchNorm2d[4]/batch_norm" -> "5 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[5]/RELU";
"5 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[5]/RELU" -> "6 UNet/max_pool2d";
"6 UNet/max_pool2d" -> "7 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/Conv2d[0]/conv2d";
"7 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/Conv2d[0]/conv2d" -> "8 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/BatchNorm2d[1]/batch_norm";
"8 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/BatchNorm2d[1]/batch_norm" -> "9 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[2]/RELU";
"5 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[5]/RELU" -> "59 UNet/ModuleList[up_path]/UNetUpBlock[3]/cat";
"9 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[2]/RELU" -> "10 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/Conv2d[3]/conv2d";
"10 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/Conv2d[3]/conv2d" -> "11 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/BatchNorm2d[4]/batch_norm";
"11 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/BatchNorm2d[4]/batch_norm" -> "12 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[5]/RELU";
"12 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[5]/RELU" -> "13 UNet/max_pool2d";
"12 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[5]/RELU" -> "51 UNet/ModuleList[up_path]/UNetUpBlock[2]/cat";
"13 UNet/max_pool2d" -> "14 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/Conv2d[0]/conv2d";
"14 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/Conv2d[0]/conv2d" -> "15 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/BatchNorm2d[1]/batch_norm";
"15 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/BatchNorm2d[1]/batch_norm" -> "16 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[2]/RELU";
"16 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[2]/RELU" -> "17 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/Conv2d[3]/conv2d";
"17 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/Conv2d[3]/conv2d" -> "18 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/BatchNorm2d[4]/batch_norm";
"18 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/BatchNorm2d[4]/batch_norm" -> "19 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[5]/RELU";
"19 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[5]/RELU" -> "20 UNet/max_pool2d";
"19 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[5]/RELU" -> "43 UNet/ModuleList[up_path]/UNetUpBlock[1]/cat";
"20 UNet/max_pool2d" -> "21 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/Conv2d[0]/conv2d";
"21 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/Conv2d[0]/conv2d" -> "22 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/BatchNorm2d[1]/batch_norm";
"22 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/BatchNorm2d[1]/batch_norm" -> "23 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[2]/RELU";
"23 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[2]/RELU" -> "24 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/Conv2d[3]/conv2d";
"24 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/Conv2d[3]/conv2d" -> "25 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/BatchNorm2d[4]/batch_norm";
"25 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/BatchNorm2d[4]/batch_norm" -> "26 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[5]/RELU";
"26 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[5]/RELU" -> "27 UNet/max_pool2d";
"26 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[5]/RELU" -> "35 UNet/ModuleList[up_path]/UNetUpBlock[0]/cat";
"27 UNet/max_pool2d" -> "28 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/Conv2d[0]/conv2d";
"28 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/Conv2d[0]/conv2d" -> "29 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/BatchNorm2d[1]/batch_norm";
"29 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/BatchNorm2d[1]/batch_norm" -> "30 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[2]/RELU";
"30 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[2]/RELU" -> "31 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/Conv2d[3]/conv2d";
"31 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/Conv2d[3]/conv2d" -> "32 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/BatchNorm2d[4]/batch_norm";
"32 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/BatchNorm2d[4]/batch_norm" -> "33 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[5]/RELU";
"33 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[5]/RELU" -> "34 UNet/ModuleList[up_path]/UNetUpBlock[0]/ConvTranspose2d[up]/conv_transpose2d";
"34 UNet/ModuleList[up_path]/UNetUpBlock[0]/ConvTranspose2d[up]/conv_transpose2d" -> "35 UNet/ModuleList[up_path]/UNetUpBlock[0]/cat";
"35 UNet/ModuleList[up_path]/UNetUpBlock[0]/cat" -> "36 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d";
"36 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d" -> "37 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm";
"37 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm" -> "38 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/RELU";
"38 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/RELU" -> "39 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d";
"39 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d" -> "40 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm";
"40 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm" -> "41 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/RELU";
"41 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/RELU" -> "42 UNet/ModuleList[up_path]/UNetUpBlock[1]/ConvTranspose2d[up]/conv_transpose2d";
"42 UNet/ModuleList[up_path]/UNetUpBlock[1]/ConvTranspose2d[up]/conv_transpose2d" -> "43 UNet/ModuleList[up_path]/UNetUpBlock[1]/cat";
"43 UNet/ModuleList[up_path]/UNetUpBlock[1]/cat" -> "44 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d";
"44 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d" -> "45 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm";
"45 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm" -> "46 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/RELU";
"46 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/RELU" -> "47 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d";
"47 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d" -> "48 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm";
"48 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm" -> "49 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/RELU";
"49 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/RELU" -> "50 UNet/ModuleList[up_path]/UNetUpBlock[2]/ConvTranspose2d[up]/conv_transpose2d";
"50 UNet/ModuleList[up_path]/UNetUpBlock[2]/ConvTranspose2d[up]/conv_transpose2d" -> "51 UNet/ModuleList[up_path]/UNetUpBlock[2]/cat";
"51 UNet/ModuleList[up_path]/UNetUpBlock[2]/cat" -> "52 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d";
"52 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d" -> "53 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm";
"53 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm" -> "54 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/RELU";
"54 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/RELU" -> "55 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d";
"55 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d" -> "56 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm";
"56 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm" -> "57 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/RELU";
"57 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/RELU" -> "58 UNet/ModuleList[up_path]/UNetUpBlock[3]/ConvTranspose2d[up]/conv_transpose2d";
"58 UNet/ModuleList[up_path]/UNetUpBlock[3]/ConvTranspose2d[up]/conv_transpose2d" -> "59 UNet/ModuleList[up_path]/UNetUpBlock[3]/cat";
"59 UNet/ModuleList[up_path]/UNetUpBlock[3]/cat" -> "60 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d";
"60 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d" -> "61 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm";
"61 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm" -> "62 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/RELU";
"62 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/RELU" -> "63 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d";
"63 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d" -> "64 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm";
"64 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm" -> "65 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/RELU";
"65 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/RELU" -> "66 UNet/Conv2d[last]/conv2d";
}
