// Seed: 86216826
`timescale 1ps / 1 ps
module module_0 (
    output wire id_0,
    input logic id_1,
    input logic id_2,
    output id_3
    , id_4
);
  assign id_0[1'b0] = 1;
endmodule
