Circuit: *** SPICE deck for cell AND_GATE{lay} from library MOSIS_SUBM_PADS_C5

Vgnd: both pins shorted together -- ignoring.
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
.dc: Increment so large that there's only one step.
.dc: Increment so large that there's only one step.
.dc: Increment so large that there's only one step.
.step vb=5 vdd=5

Date: Tue Dec 12 18:05:23 2023
Total elapsed time: 0.094 seconds.

tnom = 27
temp = 27
method = trap
totiter = 8
traniter = 0
tranpoints = 0
accept = 0
rejected = 0
matrix size = 9
fillins = 0
solver = Normal
Matrix Compiler1: 368 bytes object code size
Matrix Compiler2: 743 bytes object code size
