============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Apr 29 16:25:04 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(94)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(115)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.352987s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (58.9%)

RUN-1004 : used memory is 297 MB, reserved memory is 275 MB, peak memory is 302 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4226247819264"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 17 trigger nets, 17 data nets.
KIT-1004 : Chipwatcher code = 1000101011001110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=64) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=64) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=64)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=64)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=17,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 25777/10 useful/useless nets, 15074/5 useful/useless insts
SYN-1016 : Merged 16 instances.
SYN-1032 : 25598/2 useful/useless nets, 15376/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 25582/16 useful/useless nets, 15364/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 270 better
SYN-1014 : Optimize round 2
SYN-1032 : 25419/15 useful/useless nets, 15201/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.238000s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (65.6%)

RUN-1004 : used memory is 306 MB, reserved memory is 282 MB, peak memory is 308 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 16 instances.
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 25771/2 useful/useless nets, 15554/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 82701, tnet num: 17323, tinst num: 15553, tnode num: 96624, tedge num: 134981.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17323 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 149 (3.73), #lev = 7 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 147 (3.77), #lev = 7 (2.02)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 355 instances into 147 LUTs, name keeping = 77%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 240 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 88 adder to BLE ...
SYN-4008 : Packed 88 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.206791s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (60.9%)

RUN-1004 : used memory is 324 MB, reserved memory is 317 MB, peak memory is 437 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.594088s wall, 2.218750s user + 0.015625s system = 2.234375s CPU (62.2%)

RUN-1004 : used memory is 325 MB, reserved memory is 317 MB, peak memory is 437 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL2_n will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net U_APB_GPIO/PSEL will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (148 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "sdclk_syn_6" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdclk_syn_6 as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net sdclk_syn_6 to drive 93 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14671 instances
RUN-0007 : 8755 luts, 2858 seqs, 1939 mslices, 990 lslices, 101 pads, 18 brams, 3 dsps
RUN-1001 : There are total 24966 nets
RUN-6004 WARNING: There are 57 nets with only 1 pin.
RUN-1001 : 14539 nets have 2 pins
RUN-1001 : 8935 nets have [3 - 5] pins
RUN-1001 : 823 nets have [6 - 10] pins
RUN-1001 : 331 nets have [11 - 20] pins
RUN-1001 : 213 nets have [21 - 99] pins
RUN-1001 : 68 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1349     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     478     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  53   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 70
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14669 instances, 8755 luts, 2858 seqs, 2929 slices, 884 macros(2929 instances: 1939 mslices 990 lslices)
PHY-0007 : Cell area utilization is 74%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80879, tnet num: 16516, tinst num: 14669, tnode num: 93946, tedge num: 132547.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16516 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.222963s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (51.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.48986e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14669.
PHY-3001 : Level 1 #clusters 1945.
PHY-3001 : End clustering;  0.126864s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 74%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.20937e+06, overlap = 788.125
PHY-3002 : Step(2): len = 1.07318e+06, overlap = 849.438
PHY-3002 : Step(3): len = 704885, overlap = 1197.44
PHY-3002 : Step(4): len = 605804, overlap = 1316.47
PHY-3002 : Step(5): len = 474178, overlap = 1476.62
PHY-3002 : Step(6): len = 399489, overlap = 1577.41
PHY-3002 : Step(7): len = 321541, overlap = 1690.78
PHY-3002 : Step(8): len = 275202, overlap = 1770.38
PHY-3002 : Step(9): len = 229374, overlap = 1830
PHY-3002 : Step(10): len = 201606, overlap = 1863.12
PHY-3002 : Step(11): len = 177990, overlap = 1899.88
PHY-3002 : Step(12): len = 161839, overlap = 1920
PHY-3002 : Step(13): len = 146572, overlap = 1927.47
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.29701e-07
PHY-3002 : Step(14): len = 154722, overlap = 1856.38
PHY-3002 : Step(15): len = 182842, overlap = 1822.53
PHY-3002 : Step(16): len = 165074, overlap = 1793.16
PHY-3002 : Step(17): len = 166312, overlap = 1784.19
PHY-3002 : Step(18): len = 146591, overlap = 1829.69
PHY-3002 : Step(19): len = 144231, overlap = 1844.78
PHY-3002 : Step(20): len = 132890, overlap = 1872.56
PHY-3002 : Step(21): len = 131490, overlap = 1868.66
PHY-3002 : Step(22): len = 123263, overlap = 1870.41
PHY-3002 : Step(23): len = 124007, overlap = 1873.66
PHY-3002 : Step(24): len = 120979, overlap = 1869.78
PHY-3002 : Step(25): len = 121529, overlap = 1851.62
PHY-3002 : Step(26): len = 118645, overlap = 1843.75
PHY-3002 : Step(27): len = 120366, overlap = 1844.31
PHY-3002 : Step(28): len = 118589, overlap = 1864.59
PHY-3002 : Step(29): len = 120872, overlap = 1866.19
PHY-3002 : Step(30): len = 119328, overlap = 1864
PHY-3002 : Step(31): len = 118920, overlap = 1842.5
PHY-3002 : Step(32): len = 116330, overlap = 1840.09
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.59401e-07
PHY-3002 : Step(33): len = 129086, overlap = 1819.41
PHY-3002 : Step(34): len = 148206, overlap = 1711.66
PHY-3002 : Step(35): len = 152119, overlap = 1667.84
PHY-3002 : Step(36): len = 155505, overlap = 1636.47
PHY-3002 : Step(37): len = 152986, overlap = 1597.47
PHY-3002 : Step(38): len = 153969, overlap = 1594.72
PHY-3002 : Step(39): len = 152149, overlap = 1598.06
PHY-3002 : Step(40): len = 151432, overlap = 1588.22
PHY-3002 : Step(41): len = 149108, overlap = 1601.84
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3188e-06
PHY-3002 : Step(42): len = 164782, overlap = 1589.47
PHY-3002 : Step(43): len = 177027, overlap = 1601.5
PHY-3002 : Step(44): len = 176848, overlap = 1602.28
PHY-3002 : Step(45): len = 179333, overlap = 1600.97
PHY-3002 : Step(46): len = 179120, overlap = 1631.56
PHY-3002 : Step(47): len = 180009, overlap = 1613.84
PHY-3002 : Step(48): len = 177052, overlap = 1604.22
PHY-3002 : Step(49): len = 176512, overlap = 1576.91
PHY-3002 : Step(50): len = 174357, overlap = 1555.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.63761e-06
PHY-3002 : Step(51): len = 192865, overlap = 1463.16
PHY-3002 : Step(52): len = 203558, overlap = 1485.12
PHY-3002 : Step(53): len = 205593, overlap = 1501.22
PHY-3002 : Step(54): len = 207288, overlap = 1522.47
PHY-3002 : Step(55): len = 207953, overlap = 1451.28
PHY-3002 : Step(56): len = 210051, overlap = 1406.72
PHY-3002 : Step(57): len = 207889, overlap = 1420.78
PHY-3002 : Step(58): len = 207290, overlap = 1391.56
PHY-3002 : Step(59): len = 208124, overlap = 1376.56
PHY-3002 : Step(60): len = 208732, overlap = 1359.28
PHY-3002 : Step(61): len = 209916, overlap = 1392.47
PHY-3002 : Step(62): len = 211214, overlap = 1379.06
PHY-3002 : Step(63): len = 209621, overlap = 1397.81
PHY-3002 : Step(64): len = 208282, overlap = 1452.78
PHY-3002 : Step(65): len = 206118, overlap = 1459.09
PHY-3002 : Step(66): len = 205451, overlap = 1432.5
PHY-3002 : Step(67): len = 203760, overlap = 1419.47
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.27521e-06
PHY-3002 : Step(68): len = 217302, overlap = 1420.69
PHY-3002 : Step(69): len = 224261, overlap = 1378.06
PHY-3002 : Step(70): len = 225461, overlap = 1371.75
PHY-3002 : Step(71): len = 227166, overlap = 1383.03
PHY-3002 : Step(72): len = 229399, overlap = 1374.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.05504e-05
PHY-3002 : Step(73): len = 243668, overlap = 1298.78
PHY-3002 : Step(74): len = 257495, overlap = 1226.88
PHY-3002 : Step(75): len = 263727, overlap = 1205.09
PHY-3002 : Step(76): len = 266838, overlap = 1211.38
PHY-3002 : Step(77): len = 269144, overlap = 1204.03
PHY-3002 : Step(78): len = 271590, overlap = 1179.62
PHY-3002 : Step(79): len = 270400, overlap = 1159.91
PHY-3002 : Step(80): len = 271960, overlap = 1128.94
PHY-3002 : Step(81): len = 272250, overlap = 1116.97
PHY-3002 : Step(82): len = 273746, overlap = 1100.88
PHY-3002 : Step(83): len = 272284, overlap = 1090.78
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.11008e-05
PHY-3002 : Step(84): len = 287248, overlap = 1039.72
PHY-3002 : Step(85): len = 302815, overlap = 928.594
PHY-3002 : Step(86): len = 310300, overlap = 918
PHY-3002 : Step(87): len = 312813, overlap = 906.531
PHY-3002 : Step(88): len = 314305, overlap = 871.406
PHY-3002 : Step(89): len = 316507, overlap = 853.375
PHY-3002 : Step(90): len = 315861, overlap = 835.062
PHY-3002 : Step(91): len = 316883, overlap = 809.406
PHY-3002 : Step(92): len = 317006, overlap = 793
PHY-3002 : Step(93): len = 318531, overlap = 790.031
PHY-3002 : Step(94): len = 318596, overlap = 804.938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.22017e-05
PHY-3002 : Step(95): len = 333621, overlap = 780.719
PHY-3002 : Step(96): len = 341413, overlap = 774.344
PHY-3002 : Step(97): len = 342744, overlap = 778.688
PHY-3002 : Step(98): len = 344287, overlap = 785.5
PHY-3002 : Step(99): len = 345722, overlap = 765.938
PHY-3002 : Step(100): len = 347648, overlap = 737.781
PHY-3002 : Step(101): len = 347609, overlap = 716.969
PHY-3002 : Step(102): len = 347945, overlap = 694.812
PHY-3002 : Step(103): len = 347779, overlap = 702.562
PHY-3002 : Step(104): len = 347694, overlap = 722.625
PHY-3002 : Step(105): len = 347507, overlap = 722.844
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 8.44034e-05
PHY-3002 : Step(106): len = 358276, overlap = 702.281
PHY-3002 : Step(107): len = 365821, overlap = 685.938
PHY-3002 : Step(108): len = 367639, overlap = 676.938
PHY-3002 : Step(109): len = 368375, overlap = 677.438
PHY-3002 : Step(110): len = 370759, overlap = 664.688
PHY-3002 : Step(111): len = 373810, overlap = 668.344
PHY-3002 : Step(112): len = 375645, overlap = 642.938
PHY-3002 : Step(113): len = 377263, overlap = 634.625
PHY-3002 : Step(114): len = 378510, overlap = 619.25
PHY-3002 : Step(115): len = 379112, overlap = 623.438
PHY-3002 : Step(116): len = 377109, overlap = 624.5
PHY-3002 : Step(117): len = 375986, overlap = 630
PHY-3002 : Step(118): len = 375829, overlap = 621.812
PHY-3002 : Step(119): len = 376110, overlap = 627.969
PHY-3002 : Step(120): len = 375481, overlap = 605.562
PHY-3002 : Step(121): len = 375467, overlap = 600.688
PHY-3002 : Step(122): len = 375773, overlap = 625.344
PHY-3002 : Step(123): len = 376099, overlap = 627.531
PHY-3002 : Step(124): len = 375524, overlap = 625.844
PHY-3002 : Step(125): len = 375414, overlap = 622.75
PHY-3002 : Step(126): len = 375608, overlap = 627.844
PHY-3002 : Step(127): len = 375799, overlap = 629.5
PHY-3002 : Step(128): len = 375262, overlap = 618.531
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000165505
PHY-3002 : Step(129): len = 383106, overlap = 600.438
PHY-3002 : Step(130): len = 387877, overlap = 595.281
PHY-3002 : Step(131): len = 389076, overlap = 568.219
PHY-3002 : Step(132): len = 389985, overlap = 554.125
PHY-3002 : Step(133): len = 391534, overlap = 555.344
PHY-3002 : Step(134): len = 393380, overlap = 546.969
PHY-3002 : Step(135): len = 394681, overlap = 543.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000331009
PHY-3002 : Step(136): len = 398994, overlap = 541.75
PHY-3002 : Step(137): len = 402183, overlap = 531.531
PHY-3002 : Step(138): len = 403680, overlap = 519.281
PHY-3002 : Step(139): len = 405394, overlap = 504.469
PHY-3002 : Step(140): len = 406942, overlap = 486.562
PHY-3002 : Step(141): len = 408249, overlap = 472.812
PHY-3002 : Step(142): len = 408817, overlap = 481.125
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000642985
PHY-3002 : Step(143): len = 410867, overlap = 473.844
PHY-3002 : Step(144): len = 413186, overlap = 478.875
PHY-3002 : Step(145): len = 414566, overlap = 477.5
PHY-3002 : Step(146): len = 416195, overlap = 471.125
PHY-3002 : Step(147): len = 417744, overlap = 476.625
PHY-3002 : Step(148): len = 418755, overlap = 471.344
PHY-3002 : Step(149): len = 418841, overlap = 474
PHY-3002 : Step(150): len = 419096, overlap = 472.531
PHY-3002 : Step(151): len = 420096, overlap = 469.594
PHY-3002 : Step(152): len = 420767, overlap = 461.594
PHY-3002 : Step(153): len = 420762, overlap = 459.5
PHY-3002 : Step(154): len = 421011, overlap = 458.125
PHY-3002 : Step(155): len = 421626, overlap = 449.562
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0011018
PHY-3002 : Step(156): len = 422532, overlap = 456.281
PHY-3002 : Step(157): len = 423161, overlap = 459.344
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016809s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/24966.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 583112, over cnt = 1710(4%), over = 15106, worst = 163
PHY-1001 : End global iterations;  0.391745s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (47.9%)

PHY-1001 : Congestion index: top1 = 132.07, top5 = 90.42, top10 = 72.81, top15 = 62.48.
PHY-3001 : End congestion estimation;  0.622265s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (52.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16516 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.364088s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (38.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.06757e-05
PHY-3002 : Step(158): len = 448562, overlap = 403.281
PHY-3002 : Step(159): len = 441348, overlap = 377.125
PHY-3002 : Step(160): len = 433085, overlap = 360.188
PHY-3002 : Step(161): len = 420208, overlap = 369.438
PHY-3002 : Step(162): len = 418596, overlap = 368.938
PHY-3002 : Step(163): len = 410944, overlap = 363.312
PHY-3002 : Step(164): len = 408268, overlap = 365.312
PHY-3002 : Step(165): len = 406858, overlap = 360.156
PHY-3002 : Step(166): len = 407015, overlap = 356.938
PHY-3002 : Step(167): len = 402589, overlap = 349.344
PHY-3002 : Step(168): len = 402487, overlap = 350
PHY-3002 : Step(169): len = 402167, overlap = 350.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000121351
PHY-3002 : Step(170): len = 403047, overlap = 358.031
PHY-3002 : Step(171): len = 406282, overlap = 361.219
PHY-3002 : Step(172): len = 410545, overlap = 363.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000242703
PHY-3002 : Step(173): len = 410466, overlap = 351.188
PHY-3002 : Step(174): len = 412874, overlap = 349.844
PHY-3002 : Step(175): len = 421834, overlap = 338
PHY-3002 : Step(176): len = 430098, overlap = 322.469
PHY-3002 : Step(177): len = 428208, overlap = 309.094
PHY-3002 : Step(178): len = 427582, overlap = 306
PHY-3002 : Step(179): len = 424806, overlap = 303
PHY-3002 : Step(180): len = 421890, overlap = 301.469
PHY-3002 : Step(181): len = 419171, overlap = 299.469
PHY-3002 : Step(182): len = 417502, overlap = 287.281
PHY-3002 : Step(183): len = 416406, overlap = 287.688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 177/24966.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 545080, over cnt = 2232(6%), over = 16087, worst = 174
PHY-1001 : End global iterations;  0.500379s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (59.3%)

PHY-1001 : Congestion index: top1 = 121.25, top5 = 84.68, top10 = 70.09, top15 = 61.93.
PHY-3001 : End congestion estimation;  0.849269s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (62.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16516 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.381890s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (45.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.73296e-05
PHY-3002 : Step(184): len = 424144, overlap = 752.562
PHY-3002 : Step(185): len = 435460, overlap = 637.469
PHY-3002 : Step(186): len = 432076, overlap = 537.656
PHY-3002 : Step(187): len = 428100, overlap = 474.844
PHY-3002 : Step(188): len = 419097, overlap = 449.469
PHY-3002 : Step(189): len = 409364, overlap = 433.719
PHY-3002 : Step(190): len = 401682, overlap = 436.062
PHY-3002 : Step(191): len = 392103, overlap = 461.062
PHY-3002 : Step(192): len = 384741, overlap = 488.844
PHY-3002 : Step(193): len = 382916, overlap = 482.906
PHY-3002 : Step(194): len = 376435, overlap = 491.312
PHY-3002 : Step(195): len = 374818, overlap = 499.781
PHY-3002 : Step(196): len = 368747, overlap = 518.281
PHY-3002 : Step(197): len = 368463, overlap = 517.062
PHY-3002 : Step(198): len = 366570, overlap = 523.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.46591e-05
PHY-3002 : Step(199): len = 377758, overlap = 465.312
PHY-3002 : Step(200): len = 381890, overlap = 457.688
PHY-3002 : Step(201): len = 391210, overlap = 443.312
PHY-3002 : Step(202): len = 394389, overlap = 423.031
PHY-3002 : Step(203): len = 395823, overlap = 416.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000109318
PHY-3002 : Step(204): len = 396644, overlap = 405.562
PHY-3002 : Step(205): len = 397323, overlap = 396.875
PHY-3002 : Step(206): len = 402202, overlap = 373.312
PHY-3002 : Step(207): len = 406991, overlap = 369.594
PHY-3002 : Step(208): len = 405042, overlap = 365.812
PHY-3002 : Step(209): len = 404878, overlap = 367.719
PHY-3002 : Step(210): len = 404754, overlap = 370.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000212766
PHY-3002 : Step(211): len = 409327, overlap = 350.219
PHY-3002 : Step(212): len = 413012, overlap = 352.312
PHY-3002 : Step(213): len = 419362, overlap = 335.719
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000349865
PHY-3002 : Step(214): len = 419594, overlap = 341.562
PHY-3002 : Step(215): len = 421147, overlap = 336.562
PHY-3002 : Step(216): len = 427891, overlap = 332.562
PHY-3002 : Step(217): len = 434731, overlap = 307.969
PHY-3002 : Step(218): len = 436801, overlap = 304.25
PHY-3002 : Step(219): len = 436973, overlap = 301.969
PHY-3002 : Step(220): len = 436872, overlap = 301.406
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00069973
PHY-3002 : Step(221): len = 438124, overlap = 298.344
PHY-3002 : Step(222): len = 438676, overlap = 295.844
PHY-3002 : Step(223): len = 440029, overlap = 296.062
PHY-3002 : Step(224): len = 440907, overlap = 293.719
PHY-3002 : Step(225): len = 442380, overlap = 285.938
PHY-3002 : Step(226): len = 444604, overlap = 282.781
PHY-3002 : Step(227): len = 447104, overlap = 284.438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80879, tnet num: 16516, tinst num: 14669, tnode num: 93946, tedge num: 132547.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 850.47 peak overflow 6.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 385/24966.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 628776, over cnt = 3053(8%), over = 15758, worst = 49
PHY-1001 : End global iterations;  0.692724s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (60.9%)

PHY-1001 : Congestion index: top1 = 78.00, top5 = 64.47, top10 = 57.38, top15 = 53.09.
PHY-1001 : End incremental global routing;  0.898654s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (59.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16516 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.420065s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (40.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.611495s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (60.1%)

OPT-1001 : Current memory(MB): used = 557, reserve = 540, peak = 576.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16617/24966.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 628776, over cnt = 3053(8%), over = 15758, worst = 49
PHY-1002 : len = 752088, over cnt = 2661(7%), over = 8201, worst = 40
PHY-1002 : len = 832744, over cnt = 1411(4%), over = 3406, worst = 40
PHY-1002 : len = 887016, over cnt = 515(1%), over = 1112, worst = 22
PHY-1002 : len = 911496, over cnt = 59(0%), over = 101, worst = 7
PHY-1001 : End global iterations;  1.523182s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (100.5%)

PHY-1001 : Congestion index: top1 = 64.12, top5 = 56.92, top10 = 52.87, top15 = 50.24.
OPT-1001 : End congestion update;  1.753436s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (92.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16516 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.401272s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (85.7%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.154837s wall, 1.953125s user + 0.015625s system = 1.968750s CPU (91.4%)

OPT-1001 : Current memory(MB): used = 564, reserve = 548, peak = 576.
OPT-1001 : End physical optimization;  4.894547s wall, 3.687500s user + 0.078125s system = 3.765625s CPU (76.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8755 LUT to BLE ...
SYN-4008 : Packed 8755 LUT and 1239 SEQ to BLE.
SYN-4003 : Packing 1619 remaining SEQ's ...
SYN-4005 : Packed 1362 SEQ with LUT/SLICE
SYN-4006 : 6269 single LUT's are left
SYN-4006 : 257 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9012/12612 primitive instances ...
PHY-3001 : End packing;  0.617226s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (58.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7847 instances
RUN-1001 : 3859 mslices, 3859 lslices, 101 pads, 18 brams, 3 dsps
RUN-1001 : There are total 23915 nets
RUN-6004 WARNING: There are 57 nets with only 1 pin.
RUN-1001 : 13207 nets have 2 pins
RUN-1001 : 9119 nets have [3 - 5] pins
RUN-1001 : 896 nets have [6 - 10] pins
RUN-1001 : 351 nets have [11 - 20] pins
RUN-1001 : 221 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
PHY-3001 : design contains 7845 instances, 7718 slices, 884 macros(2929 instances: 1939 mslices 990 lslices)
PHY-3001 : Cell area utilization is 83%
PHY-3001 : After packing: Len = 457151, Over = 435
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11892/23915.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 855872, over cnt = 2174(6%), over = 3509, worst = 11
PHY-1002 : len = 859600, over cnt = 1580(4%), over = 2162, worst = 11
PHY-1002 : len = 873584, over cnt = 824(2%), over = 1011, worst = 5
PHY-1002 : len = 882280, over cnt = 497(1%), over = 594, worst = 4
PHY-1002 : len = 902544, over cnt = 4(0%), over = 5, worst = 2
PHY-1001 : End global iterations;  1.256505s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (65.9%)

PHY-1001 : Congestion index: top1 = 65.71, top5 = 56.42, top10 = 52.03, top15 = 49.35.
PHY-3001 : End congestion estimation;  1.563377s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (61.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77971, tnet num: 15465, tinst num: 7845, tnode num: 88908, tedge num: 130353.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.217780s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (43.6%)

RUN-1004 : used memory is 594 MB, reserved memory is 581 MB, peak memory is 594 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15465 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.673226s wall, 0.750000s user + 0.046875s system = 0.796875s CPU (47.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.37676e-05
PHY-3002 : Step(228): len = 440303, overlap = 431
PHY-3002 : Step(229): len = 437877, overlap = 436
PHY-3002 : Step(230): len = 430474, overlap = 435.5
PHY-3002 : Step(231): len = 426455, overlap = 446.75
PHY-3002 : Step(232): len = 422303, overlap = 461
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.75351e-05
PHY-3002 : Step(233): len = 424467, overlap = 451.75
PHY-3002 : Step(234): len = 426988, overlap = 445.75
PHY-3002 : Step(235): len = 430110, overlap = 444.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.50703e-05
PHY-3002 : Step(236): len = 440195, overlap = 433.25
PHY-3002 : Step(237): len = 445864, overlap = 426.75
PHY-3002 : Step(238): len = 453133, overlap = 405
PHY-3002 : Step(239): len = 455626, overlap = 400.75
PHY-3002 : Step(240): len = 456867, overlap = 393.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000110141
PHY-3002 : Step(241): len = 466010, overlap = 381.25
PHY-3002 : Step(242): len = 470530, overlap = 373
PHY-3002 : Step(243): len = 482522, overlap = 352.25
PHY-3002 : Step(244): len = 482473, overlap = 354.5
PHY-3002 : Step(245): len = 481621, overlap = 350
PHY-3002 : Step(246): len = 480793, overlap = 342.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.456662s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 640473
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 709/23915.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 865536, over cnt = 3466(9%), over = 6230, worst = 7
PHY-1002 : len = 891552, over cnt = 2154(6%), over = 3225, worst = 6
PHY-1002 : len = 925336, over cnt = 462(1%), over = 631, worst = 6
PHY-1002 : len = 934864, over cnt = 57(0%), over = 70, worst = 4
PHY-1002 : len = 936448, over cnt = 8(0%), over = 12, worst = 4
PHY-1001 : End global iterations;  2.448936s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (69.5%)

PHY-1001 : Congestion index: top1 = 57.50, top5 = 53.75, top10 = 51.23, top15 = 49.29.
PHY-3001 : End congestion estimation;  2.792498s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (67.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15465 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.443961s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (42.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.14017e-05
PHY-3002 : Step(247): len = 558085, overlap = 140.75
PHY-3002 : Step(248): len = 535186, overlap = 185
PHY-3002 : Step(249): len = 523067, overlap = 193.25
PHY-3002 : Step(250): len = 517551, overlap = 203.75
PHY-3002 : Step(251): len = 511566, overlap = 210.5
PHY-3002 : Step(252): len = 508710, overlap = 212.75
PHY-3002 : Step(253): len = 506373, overlap = 207.75
PHY-3002 : Step(254): len = 505420, overlap = 205
PHY-3002 : Step(255): len = 504035, overlap = 208
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000182803
PHY-3002 : Step(256): len = 515722, overlap = 198.25
PHY-3002 : Step(257): len = 524763, overlap = 192
PHY-3002 : Step(258): len = 527983, overlap = 190.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000365607
PHY-3002 : Step(259): len = 533041, overlap = 184
PHY-3002 : Step(260): len = 545536, overlap = 175
PHY-3002 : Step(261): len = 554970, overlap = 167.75
PHY-3002 : Step(262): len = 554901, overlap = 166.5
PHY-3002 : Step(263): len = 554767, overlap = 165.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018733s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 596437, Over = 0
PHY-3001 : Spreading special nets. 62 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.043850s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 90 instances has been re-located, deltaX = 25, deltaY = 69, maxDist = 2.
PHY-3001 : Final: Len = 598325, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77971, tnet num: 15465, tinst num: 7845, tnode num: 88908, tedge num: 130353.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.346302s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (49.9%)

RUN-1004 : used memory is 591 MB, reserved memory is 580 MB, peak memory is 625 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2686/23915.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 840072, over cnt = 3438(9%), over = 6040, worst = 7
PHY-1002 : len = 860584, over cnt = 2163(6%), over = 3283, worst = 7
PHY-1002 : len = 895248, over cnt = 401(1%), over = 561, worst = 7
PHY-1002 : len = 903400, over cnt = 89(0%), over = 139, worst = 7
PHY-1002 : len = 905096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.637824s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (57.5%)

PHY-1001 : Congestion index: top1 = 58.41, top5 = 53.97, top10 = 51.10, top15 = 48.82.
PHY-1001 : End incremental global routing;  2.953498s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (58.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15465 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.476373s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (68.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.765019s wall, 2.203125s user + 0.015625s system = 2.218750s CPU (58.9%)

OPT-1001 : Current memory(MB): used = 605, reserve = 594, peak = 625.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14402/23915.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 905096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.127986s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (85.5%)

PHY-1001 : Congestion index: top1 = 58.41, top5 = 53.97, top10 = 51.10, top15 = 48.82.
OPT-1001 : End congestion update;  0.447171s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (38.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15465 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.339142s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (59.9%)

OPT-0007 : Start: WNS 998845 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.786449s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (47.7%)

OPT-1001 : Current memory(MB): used = 611, reserve = 600, peak = 625.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15465 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.339604s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (55.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14402/23915.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 905096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.118250s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (79.3%)

PHY-1001 : Congestion index: top1 = 58.41, top5 = 53.97, top10 = 51.10, top15 = 48.82.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15465 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.334501s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (56.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998845 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 57.965517
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.141011s wall, 4.015625s user + 0.015625s system = 4.031250s CPU (56.5%)

RUN-1003 : finish command "place" in  32.551234s wall, 15.437500s user + 0.531250s system = 15.968750s CPU (49.1%)

RUN-1004 : used memory is 572 MB, reserved memory is 559 MB, peak memory is 625 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.371709s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (90.0%)

RUN-1004 : used memory is 572 MB, reserved memory is 559 MB, peak memory is 628 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7847 instances
RUN-1001 : 3859 mslices, 3859 lslices, 101 pads, 18 brams, 3 dsps
RUN-1001 : There are total 23915 nets
RUN-6004 WARNING: There are 57 nets with only 1 pin.
RUN-1001 : 13207 nets have 2 pins
RUN-1001 : 9119 nets have [3 - 5] pins
RUN-1001 : 896 nets have [6 - 10] pins
RUN-1001 : 351 nets have [11 - 20] pins
RUN-1001 : 221 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77971, tnet num: 15465, tinst num: 7845, tnode num: 88908, tedge num: 130353.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.225059s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (45.9%)

RUN-1004 : used memory is 571 MB, reserved memory is 561 MB, peak memory is 628 MB
PHY-1001 : 3859 mslices, 3859 lslices, 101 pads, 18 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15465 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 819104, over cnt = 3458(9%), over = 6456, worst = 8
PHY-1002 : len = 849224, over cnt = 2100(5%), over = 3223, worst = 7
PHY-1002 : len = 872992, over cnt = 919(2%), over = 1301, worst = 6
PHY-1002 : len = 894920, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 895192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.462001s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (64.1%)

PHY-1001 : Congestion index: top1 = 58.43, top5 = 53.73, top10 = 50.68, top15 = 48.46.
PHY-1001 : End global routing;  2.787577s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (62.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 622, reserve = 612, peak = 628.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[3] is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_out_data[15] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net sdclk_syn_12 will be merged with clock sdclk_syn_6
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 896, reserve = 889, peak = 896.
PHY-1001 : End build detailed router design. 2.970683s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (37.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 166320, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.988218s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (39.3%)

PHY-1001 : Current memory(MB): used = 930, reserve = 924, peak = 930.
PHY-1001 : End phase 1; 1.993944s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (39.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 2.8875e+06, over cnt = 3206(0%), over = 3224, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 943, reserve = 935, peak = 943.
PHY-1001 : End initial routed; 18.646918s wall, 8.796875s user + 0.171875s system = 8.968750s CPU (48.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14853(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.472    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.024587s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (52.5%)

PHY-1001 : Current memory(MB): used = 961, reserve = 954, peak = 961.
PHY-1001 : End phase 2; 20.671578s wall, 9.843750s user + 0.187500s system = 10.031250s CPU (48.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.8875e+06, over cnt = 3206(0%), over = 3224, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.074111s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (105.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.79024e+06, over cnt = 1743(0%), over = 1749, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.489626s wall, 2.609375s user + 0.000000s system = 2.609375s CPU (104.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.77248e+06, over cnt = 755(0%), over = 757, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 1.478210s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (79.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.76097e+06, over cnt = 192(0%), over = 192, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 1.080959s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (47.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.7632e+06, over cnt = 31(0%), over = 31, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.515819s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (66.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.76345e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.275332s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (62.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.76375e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.350405s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (66.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.76375e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.275379s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (51.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.76375e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.172761s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (81.4%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.7638e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.145346s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (86.0%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.76381e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.151146s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.0%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.76381e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.184318s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (59.3%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.76381e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.253772s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (80.0%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.76382e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.154697s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (70.7%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.76382e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.153983s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (81.2%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 2.76382e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.146373s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (53.4%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 2.76382e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 16; 0.137475s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (90.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14853(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.319    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.069031s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (46.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 782 feed throughs used by 431 nets
PHY-1001 : End commit to database; 1.824828s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (47.9%)

PHY-1001 : Current memory(MB): used = 1060, reserve = 1056, peak = 1060.
PHY-1001 : End phase 3; 12.176128s wall, 8.296875s user + 0.062500s system = 8.359375s CPU (68.7%)

PHY-1003 : Routed, final wirelength = 2.76382e+06
PHY-1001 : Current memory(MB): used = 1065, reserve = 1061, peak = 1065.
PHY-1001 : End export database. 0.050893s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (61.4%)

PHY-1001 : End detail routing;  38.177070s wall, 20.250000s user + 0.265625s system = 20.515625s CPU (53.7%)

RUN-1003 : finish command "route" in  42.783075s wall, 22.953125s user + 0.265625s system = 23.218750s CPU (54.3%)

RUN-1004 : used memory is 998 MB, reserved memory is 993 MB, peak memory is 1065 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    14990   out of  19600   76.48%
#reg                     2945   out of  19600   15.03%
#le                     15247
  #lut only             12302   out of  15247   80.68%
  #reg only               257   out of  15247    1.69%
  #lut&reg               2688   out of  15247   17.63%
#dsp                        3   out of     29   10.34%
#bram                      10   out of     64   15.62%
  #bram9k                  10
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                                      Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                                2089
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2                 253
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1                 178
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck                            93
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                              72
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3                 54
#7        sdclk_syn_6                              GCLK               lslice             ISP/u_5X5Window/v_active_in[10]_syn_5.q0    52
#8        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0                 0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15247  |14365   |625     |2961    |18      |3       |
|  ISP                               |AHBISP                                      |8207   |7914    |220     |622     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7631   |7531    |76      |270     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1776   |1770    |6       |23      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1774   |1768    |6       |19      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1775   |1769    |6       |28      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |52     |46      |6       |27      |2       |0       |
|    u_demosaic                      |demosaic                                    |444    |264     |132     |275     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |133    |77      |37      |77      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |78     |42      |23      |55      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |102    |59      |33      |68      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |106    |73      |31      |62      |0       |0       |
|    u_gamma                         |gamma                                       |40     |40      |0       |17      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |16     |16      |0       |11      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |4      |4       |0       |0       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |16     |16      |0       |6       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |12     |12      |0       |2       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |4      |4       |0       |4       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |16     |16      |0       |15      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |47     |46      |0       |19      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |6      |6       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |6      |6       |0       |3       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |4      |4       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |33     |32      |0       |32      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |2      |2       |0       |0       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |18     |18      |0       |15      |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                         |2      |2       |0       |1       |0       |0       |
|  sd_reader                         |sd_reader                                   |591    |473     |102     |267     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |269    |232     |34      |130     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |715    |532     |103     |383     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |369    |229     |60      |252     |6       |0       |
|      rd_fifo_data                  |fifo_data                                   |134    |68      |18      |109     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |9      |2       |0       |9       |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |39     |18      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |32     |21      |0       |32      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |137    |87      |18      |111     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |20     |17      |0       |20      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |34     |16      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |33     |30      |0       |33      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |346    |303     |43      |131     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |46     |37      |9       |19      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |94     |94      |0       |20      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |41     |37      |4       |22      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |96     |78      |18      |43      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |69     |57      |12      |27      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5017   |4942    |56      |1319    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |153    |88      |65      |29      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |388    |242     |79      |229     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |388    |242     |79      |229     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |147    |91      |0       |129     |0       |0       |
|        reg_inst                    |register                                    |147    |91      |0       |129     |0       |0       |
|      trigger_inst                  |trigger                                     |241    |151     |79      |100     |0       |0       |
|        bus_inst                    |bus_top                                     |55     |37      |18      |23      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |53     |35      |18      |21      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |107    |78      |29      |56      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13160  
    #2          2       7885   
    #3          3        672   
    #4          4        562   
    #5        5-10       954   
    #6        11-50      486   
    #7       51-100      24    
    #8       101-500     43    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.764354s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (102.7%)

RUN-1004 : used memory is 999 MB, reserved memory is 994 MB, peak memory is 1065 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77971, tnet num: 15465, tinst num: 7845, tnode num: 88908, tedge num: 130353.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.191080s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (61.7%)

RUN-1004 : used memory is 1005 MB, reserved memory is 1000 MB, peak memory is 1065 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15465 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 8 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdclk_syn_12
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: c71d0ddf2421cdde73347cd8abfffa8df4acdb0e92652eaceb1acd27afa8bb0b -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7845
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 23915, pip num: 184457
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 782
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3178 valid insts, and 487828 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100100011000101011001110
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  28.293905s wall, 108.625000s user + 1.718750s system = 110.343750s CPU (390.0%)

RUN-1004 : used memory is 1082 MB, reserved memory is 1088 MB, peak memory is 1269 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240429_162504.log"
