{
  "design": {
    "design_info": {
      "boundary_crc": "0x6A711159B5143583",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../intelight.gen/sources_1/bd/action_ram",
      "name": "action_ram",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "Action_RAM": {
        "Action_RAM_0": "",
        "cnst_0_4bit": "",
        "Action_RAM_2": "",
        "Action_RAM_3": "",
        "cnst_1_1bit": "",
        "Action_RAM_1": "",
        "reg_32bit_1": "",
        "reg_2bit_0": "",
        "reg_32bit_0": "",
        "decoder_0": ""
      }
    },
    "ports": {
      "en0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "en1": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "en2": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "en3": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "q_next_3_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "q_next_1_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "curr_act_0": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "curr_state_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "q_next_2_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "clk_bram_0": {
        "type": "clk",
        "direction": "I"
      },
      "rst_bram_0": {
        "type": "rst",
        "direction": "I"
      },
      "q_new_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "next_state_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "next_action_0": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "q_next_0_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      }
    },
    "components": {
      "Action_RAM": {
        "ports": {
          "clk_bram": {
            "type": "clk",
            "direction": "I"
          },
          "rst_bram": {
            "type": "rst",
            "direction": "I"
          },
          "q_new": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "next_state": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "q_next_0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "next_action": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "q_next_2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "q_next_3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "q_next_1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "curr_act": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "curr_state": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "en0": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "en1": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "en2": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "en3": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        },
        "components": {
          "Action_RAM_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "action_ram_Action_RAM_0_0",
            "xci_path": "ip\\action_ram_Action_RAM_0_0\\action_ram_Action_RAM_0_0.xci",
            "inst_hier_path": "Action_RAM/Action_RAM_0",
            "parameters": {
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_A": {
                "value": "32"
              },
              "Read_Width_B": {
                "value": "32"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Width_A": {
                "value": "32"
              },
              "Write_Width_B": {
                "value": "32"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "cnst_0_4bit": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "action_ram_cnst_0_4bit_0",
            "xci_path": "ip\\action_ram_cnst_0_4bit_0\\action_ram_cnst_0_4bit_0.xci",
            "inst_hier_path": "Action_RAM/cnst_0_4bit",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "Action_RAM_2": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "action_ram_Action_RAM_2_0",
            "xci_path": "ip\\action_ram_Action_RAM_2_0\\action_ram_Action_RAM_2_0.xci",
            "inst_hier_path": "Action_RAM/Action_RAM_2",
            "parameters": {
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_A": {
                "value": "32"
              },
              "Read_Width_B": {
                "value": "32"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Width_A": {
                "value": "32"
              },
              "Write_Width_B": {
                "value": "32"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "Action_RAM_3": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "action_ram_Action_RAM_3_0",
            "xci_path": "ip\\action_ram_Action_RAM_3_0\\action_ram_Action_RAM_3_0.xci",
            "inst_hier_path": "Action_RAM/Action_RAM_3",
            "parameters": {
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_A": {
                "value": "32"
              },
              "Read_Width_B": {
                "value": "32"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Width_A": {
                "value": "32"
              },
              "Write_Width_B": {
                "value": "32"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "cnst_1_1bit": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "action_ram_cnst_1_1bit_0",
            "xci_path": "ip\\action_ram_cnst_1_1bit_0\\action_ram_cnst_1_1bit_0.xci",
            "inst_hier_path": "Action_RAM/cnst_1_1bit"
          },
          "Action_RAM_1": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "action_ram_Action_RAM_1_0",
            "xci_path": "ip\\action_ram_Action_RAM_1_0\\action_ram_Action_RAM_1_0.xci",
            "inst_hier_path": "Action_RAM/Action_RAM_1",
            "parameters": {
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_A": {
                "value": "32"
              },
              "Read_Width_B": {
                "value": "32"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Width_A": {
                "value": "32"
              },
              "Write_Width_B": {
                "value": "32"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "reg_32bit_1": {
            "vlnv": "xilinx.com:module_ref:reg_32bit:1.0",
            "xci_name": "action_ram_reg_32bit_0_1",
            "xci_path": "ip\\action_ram_reg_32bit_0_1\\action_ram_reg_32bit_0_1.xci",
            "inst_hier_path": "Action_RAM/reg_32bit_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "reg_32bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "action_ram_clk_bram_0",
                    "value_src": "default_prop"
                  }
                }
              },
              "in0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "out0": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "reg_2bit_0": {
            "vlnv": "xilinx.com:module_ref:reg_2bit:1.0",
            "xci_name": "action_ram_reg_2bit_0_0",
            "xci_path": "ip\\action_ram_reg_2bit_0_0\\action_ram_reg_2bit_0_0.xci",
            "inst_hier_path": "Action_RAM/reg_2bit_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "reg_2bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "action_ram_clk_bram_0",
                    "value_src": "default_prop"
                  }
                }
              },
              "in0": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "out0": {
                "direction": "O",
                "left": "1",
                "right": "0"
              }
            }
          },
          "reg_32bit_0": {
            "vlnv": "xilinx.com:module_ref:reg_32bit:1.0",
            "xci_name": "action_ram_reg_32bit_0_0",
            "xci_path": "ip\\action_ram_reg_32bit_0_0\\action_ram_reg_32bit_0_0.xci",
            "inst_hier_path": "Action_RAM/reg_32bit_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "reg_32bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "action_ram_clk_bram_0",
                    "value_src": "default_prop"
                  }
                }
              },
              "in0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "out0": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "decoder_0": {
            "vlnv": "xilinx.com:module_ref:decoder:1.0",
            "xci_name": "action_ram_decoder_0_0",
            "xci_path": "ip\\action_ram_decoder_0_0\\action_ram_decoder_0_0.xci",
            "inst_hier_path": "Action_RAM/decoder_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "decoder",
              "boundary_crc": "0x0"
            },
            "ports": {
              "act": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "en0": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "en1": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "en2": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "en3": {
                "direction": "O",
                "left": "3",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "Action_RAM_0_doutb": {
            "ports": [
              "Action_RAM_0/doutb",
              "q_next_0"
            ]
          },
          "Action_RAM_1_doutb": {
            "ports": [
              "Action_RAM_1/doutb",
              "q_next_1"
            ]
          },
          "Action_RAM_2_doutb": {
            "ports": [
              "Action_RAM_2/doutb",
              "q_next_2"
            ]
          },
          "Action_RAM_3_doutb": {
            "ports": [
              "Action_RAM_3/doutb",
              "q_next_3"
            ]
          },
          "clk_0_1": {
            "ports": [
              "clk_bram",
              "Action_RAM_0/clkb",
              "Action_RAM_3/clka",
              "Action_RAM_3/clkb",
              "Action_RAM_2/clka",
              "Action_RAM_2/clkb",
              "Action_RAM_1/clka",
              "Action_RAM_1/clkb",
              "Action_RAM_0/clka",
              "reg_32bit_1/clk",
              "reg_2bit_0/clk",
              "reg_32bit_0/clk"
            ]
          },
          "cnst_0_4bit_dout": {
            "ports": [
              "cnst_0_4bit/dout",
              "Action_RAM_0/web",
              "Action_RAM_3/web",
              "Action_RAM_2/web",
              "Action_RAM_1/web"
            ]
          },
          "cnst_1_1bit_dout": {
            "ports": [
              "cnst_1_1bit/dout",
              "Action_RAM_0/ena",
              "Action_RAM_0/enb",
              "Action_RAM_3/ena",
              "Action_RAM_3/enb",
              "Action_RAM_2/ena",
              "Action_RAM_2/enb",
              "Action_RAM_1/ena",
              "Action_RAM_1/enb"
            ]
          },
          "decoder_0_en0": {
            "ports": [
              "decoder_0/en0",
              "Action_RAM_0/wea",
              "en0"
            ]
          },
          "decoder_0_en1": {
            "ports": [
              "decoder_0/en1",
              "Action_RAM_1/wea",
              "en1"
            ]
          },
          "decoder_0_en2": {
            "ports": [
              "decoder_0/en2",
              "Action_RAM_2/wea",
              "en2"
            ]
          },
          "decoder_0_en3": {
            "ports": [
              "decoder_0/en3",
              "Action_RAM_3/wea",
              "en3"
            ]
          },
          "dina_0_1": {
            "ports": [
              "q_new",
              "Action_RAM_1/dina",
              "Action_RAM_2/dina",
              "Action_RAM_3/dina",
              "Action_RAM_0/dina"
            ]
          },
          "next_action_1": {
            "ports": [
              "next_action",
              "reg_2bit_0/in0"
            ]
          },
          "next_state_1": {
            "ports": [
              "next_state",
              "reg_32bit_1/in0"
            ]
          },
          "reg_2bit_0_out0": {
            "ports": [
              "reg_2bit_0/out0",
              "curr_act",
              "decoder_0/act"
            ]
          },
          "reg_32bit_0_out0": {
            "ports": [
              "reg_32bit_0/out0",
              "Action_RAM_0/addra",
              "Action_RAM_1/addra",
              "Action_RAM_2/addra",
              "Action_RAM_3/addra",
              "curr_state"
            ]
          },
          "reg_32bit_1_out0": {
            "ports": [
              "reg_32bit_1/out0",
              "reg_32bit_0/in0",
              "Action_RAM_1/addrb",
              "Action_RAM_3/addrb",
              "Action_RAM_2/addrb",
              "Action_RAM_0/addrb"
            ]
          },
          "rsta_0_1": {
            "ports": [
              "rst_bram",
              "Action_RAM_0/rstb",
              "Action_RAM_3/rsta",
              "Action_RAM_3/rstb",
              "Action_RAM_2/rsta",
              "Action_RAM_2/rstb",
              "Action_RAM_1/rsta",
              "Action_RAM_1/rstb",
              "Action_RAM_0/rsta"
            ]
          }
        }
      }
    },
    "nets": {
      "Action_RAM_curr_act": {
        "ports": [
          "Action_RAM/curr_act",
          "curr_act_0"
        ]
      },
      "Action_RAM_curr_state": {
        "ports": [
          "Action_RAM/curr_state",
          "curr_state_0"
        ]
      },
      "Action_RAM_en0": {
        "ports": [
          "Action_RAM/en0",
          "en0"
        ]
      },
      "Action_RAM_en1": {
        "ports": [
          "Action_RAM/en1",
          "en1"
        ]
      },
      "Action_RAM_en2": {
        "ports": [
          "Action_RAM/en2",
          "en2"
        ]
      },
      "Action_RAM_en3": {
        "ports": [
          "Action_RAM/en3",
          "en3"
        ]
      },
      "Action_RAM_q_next_0": {
        "ports": [
          "Action_RAM/q_next_0",
          "q_next_0_0"
        ]
      },
      "Action_RAM_q_next_1": {
        "ports": [
          "Action_RAM/q_next_1",
          "q_next_1_0"
        ]
      },
      "Action_RAM_q_next_2": {
        "ports": [
          "Action_RAM/q_next_2",
          "q_next_2_0"
        ]
      },
      "Action_RAM_q_next_3": {
        "ports": [
          "Action_RAM/q_next_3",
          "q_next_3_0"
        ]
      },
      "clk_bram_0_1": {
        "ports": [
          "clk_bram_0",
          "Action_RAM/clk_bram"
        ]
      },
      "next_action_0_1": {
        "ports": [
          "next_action_0",
          "Action_RAM/next_action"
        ]
      },
      "next_state_0_1": {
        "ports": [
          "next_state_0",
          "Action_RAM/next_state"
        ]
      },
      "q_new_0_1": {
        "ports": [
          "q_new_0",
          "Action_RAM/q_new"
        ]
      },
      "rst_bram_0_1": {
        "ports": [
          "rst_bram_0",
          "Action_RAM/rst_bram"
        ]
      }
    }
  }
}