<html><body><samp><pre>
<!@TC:1414662133>
<a name=mapperReport2>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 908R, Built Apr 16 2014 10:10:17</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09L-SP1-1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Linked File: <a href="F:\project\wolf\Baseboard\BLD\Baseboard\Baseboard_Baseboard_scck.rpt:@XP_FILE">Baseboard_Baseboard_scck.rpt</a>
Printing clock  summary report in "F:\project\wolf\Baseboard\BLD\Baseboard\Baseboard_Baseboard_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1414662133> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1414662133> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 114MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 116MB)

<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="f:\project\wolf\baseboard\bld\..\src\i2c.v:122:43:122:49:@W:MT462:@XP_MSG">i2c.v(122)</a><!@TM:1414662133> | Net I2C_INS_2.un1_CNT8 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="f:\project\wolf\baseboard\bld\..\src\i2c.v:122:43:122:49:@W:MT462:@XP_MSG">i2c.v(122)</a><!@TM:1414662133> | Net I2C_INS_1.un1_CNT8 appears to be an unidentified clock source. Assuming default frequency. </font>
syn_allowed_resources : blockrams=26  set on top level netlist BB_TOP


<a name=mapperReport3>Clock Summary</a>
**************

Start             Requested     Requested     Clock        Clock              
Clock             Frequency     Period        Type         Group              
------------------------------------------------------------------------------
BB_TOP|SYSCLK     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0
System            1.0 MHz       1000.000      system       system_clkgroup    
==============================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="f:\project\wolf\baseboard\bld\..\src\i2c.v:122:43:122:83:@W:MT531:@XP_MSG">i2c.v(122)</a><!@TM:1414662133> | Found signal identified as System clock which controls 16 sequential elements including I2C_INS_1.CHECKSUM_OUT[7:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="f:\project\wolf\baseboard\bld\..\src\gpi.v:79:0:79:6:@W:MT529:@XP_MSG">gpi.v(79)</a><!@TM:1414662133> | Found inferred clock BB_TOP|SYSCLK which controls 1470 sequential elements including GPI0_INST.DOUT2[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 149MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 30 17:42:13 2014

###########################################################]

</pre></samp></body></html>
