<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>design methodology | UofT Actuarial Research Group</title><link>https://uoftactuarial.github.io/tag/design-methodology/</link><atom:link href="https://uoftactuarial.github.io/tag/design-methodology/index.xml" rel="self" type="application/rss+xml"/><description>design methodology</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Thu, 01 Jun 2017 00:00:00 +0000</lastBuildDate><image><url>https://uoftactuarial.github.io/images/logo.svg</url><title>design methodology</title><link>https://uoftactuarial.github.io/tag/design-methodology/</link></image><item><title>Invited: Advances in formal methods for the design of analog/mixed-signal systems</title><link>https://uoftactuarial.github.io/publication/dubikhin-invited-2017/</link><pubDate>Thu, 01 Jun 2017 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/dubikhin-invited-2017/</guid><description/></item><item><title>State space reductions for scalable verification of asynchronous designs</title><link>https://uoftactuarial.github.io/publication/yao-state-2010/</link><pubDate>Tue, 01 Jun 2010 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/yao-state-2010/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>https://uoftactuarial.github.io/publication/little-verification-2006/</link><pubDate>Wed, 01 Nov 2006 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/little-verification-2006/</guid><description/></item><item><title>An asynchronous instruction length decoder</title><link>https://uoftactuarial.github.io/publication/stevens-asynchronous-2001/</link><pubDate>Thu, 01 Feb 2001 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/stevens-asynchronous-2001/</guid><description/></item><item><title>POSET timing and its application to the synthesis and verification of gate-level timed circuits</title><link>https://uoftactuarial.github.io/publication/myers-poset-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/myers-poset-1999/</guid><description/></item><item><title>RAPPID: an asynchronous instruction length decoder</title><link>https://uoftactuarial.github.io/publication/rotem-rappid-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/rotem-rappid-1999/</guid><description/></item><item><title>Timed circuit synthesis using implicit methods</title><link>https://uoftactuarial.github.io/publication/thacker-timed-1999/</link><pubDate>Fri, 01 Jan 1999 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/thacker-timed-1999/</guid><description/></item><item><title>Technology mapping of timed circuits</title><link>https://uoftactuarial.github.io/publication/myers-technology-1995/</link><pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/myers-technology-1995/</guid><description/></item><item><title>Automatic synthesis of gate-level timed circuits with choice</title><link>https://uoftactuarial.github.io/publication/myers-automatic-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/myers-automatic-1995/</guid><description/></item></channel></rss>