

================================================================
== Vivado HLS Report for 'dense_1'
================================================================
* Date:           Fri Aug  9 16:31:23 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d1_fp2_u80
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.654|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10201|  10201|  10201|  10201|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |- DENSE_LOOP  |  10200|  10200|       204|          -|          -|    50|    no    |
        | + FLAT_LOOP  |    200|    200|        41|         40|          1|     5|    yes   |
        +--------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 40, depth = 41


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 1
  Pipeline-0 : II = 40, D = 41, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 44 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 3 
44 --> 45 
45 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 46 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %DENSE_LOOP_end ]"   --->   Operation 47 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %i_0, -14" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 48 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 50 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %3, label %DENSE_LOOP_begin" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2466) nounwind" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 52 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2466)" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 53 'specregionbegin' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %i_0 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 54 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %i_0 to i15" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 55 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 56 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/dense_1.cpp:23]   --->   Operation 57 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.63>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_Val2_0 = phi i14 [ 0, %DENSE_LOOP_begin ], [ %trunc_ln708_s, %FLAT_LOOP ]" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 58 'phi' 'p_Val2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%j_0_0 = phi i9 [ 0, %DENSE_LOOP_begin ], [ %add_ln13_64, %FLAT_LOOP ]" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 59 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 60 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0_0, -112" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 61 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %FLAT_LOOP" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i9 %j_0_0 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 63 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i9 %j_0_0 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 64 'zext' 'zext_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117)   --->   "%mul_ln1117 = mul i15 %zext_ln1117, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 65 'mul' 'mul_ln1117' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117 = add i15 %mul_ln1117, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 66 'add' 'add_ln1117' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i15 %add_ln1117 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 67 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_1" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 68 'getelementptr' 'dense_1_weights_V_ad' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 69 'getelementptr' 'flat_array_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%flat_array_V_load = load i14* %flat_array_V_addr, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 70 'load' 'flat_array_V_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_3 : Operation 71 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 71 'load' 'dense_1_weights_V_lo' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln13 = or i9 %j_0_0, 1" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 72 'or' 'or_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i9 %or_ln13 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 73 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i9 %or_ln13 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 74 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_1)   --->   "%mul_ln1117_1 = mul i15 %zext_ln1117_2, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 75 'mul' 'mul_ln1117_1' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_1 = add i15 %mul_ln1117_1, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 76 'add' 'add_ln1117_1' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i15 %add_ln1117_1 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 77 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_1 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_3" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 78 'getelementptr' 'dense_1_weights_V_ad_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%flat_array_V_addr_1 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 79 'getelementptr' 'flat_array_V_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (3.25ns)   --->   "%flat_array_V_load_1 = load i14* %flat_array_V_addr_1, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 80 'load' 'flat_array_V_load_1' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_3 : Operation 81 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_1 = load i9* %dense_1_weights_V_ad_1, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 81 'load' 'dense_1_weights_V_lo_1' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln13_1 = or i9 %j_0_0, 2" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 82 'or' 'or_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i9 %or_ln13_1 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 83 'zext' 'zext_ln1117_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_2)   --->   "%mul_ln1117_2 = mul i15 %zext_ln1117_4, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 84 'mul' 'mul_ln1117_2' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_2 = add i15 %mul_ln1117_2, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 85 'add' 'add_ln1117_2' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln13_2 = or i9 %j_0_0, 3" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 86 'or' 'or_ln13_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i9 %or_ln13_2 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 87 'zext' 'zext_ln1117_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_3)   --->   "%mul_ln1117_3 = mul i15 %zext_ln1117_6, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 88 'mul' 'mul_ln1117_3' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_3 = add i15 %mul_ln1117_3, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 89 'add' 'add_ln1117_3' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln13_3 = or i9 %j_0_0, 4" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 90 'or' 'or_ln13_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1117_8 = zext i9 %or_ln13_3 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 91 'zext' 'zext_ln1117_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_4)   --->   "%mul_ln1117_4 = mul i15 %zext_ln1117_8, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 92 'mul' 'mul_ln1117_4' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_4 = add i15 %mul_ln1117_4, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 93 'add' 'add_ln1117_4' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln13_4 = or i9 %j_0_0, 5" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 94 'or' 'or_ln13_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1117_10 = zext i9 %or_ln13_4 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 95 'zext' 'zext_ln1117_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_5)   --->   "%mul_ln1117_5 = mul i15 %zext_ln1117_10, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 96 'mul' 'mul_ln1117_5' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_5 = add i15 %mul_ln1117_5, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 97 'add' 'add_ln1117_5' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln13_5 = or i9 %j_0_0, 6" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 98 'or' 'or_ln13_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1117_12 = zext i9 %or_ln13_5 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 99 'zext' 'zext_ln1117_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_6)   --->   "%mul_ln1117_6 = mul i15 %zext_ln1117_12, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 100 'mul' 'mul_ln1117_6' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_6 = add i15 %mul_ln1117_6, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 101 'add' 'add_ln1117_6' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln13_6 = or i9 %j_0_0, 7" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 102 'or' 'or_ln13_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1117_14 = zext i9 %or_ln13_6 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 103 'zext' 'zext_ln1117_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_7)   --->   "%mul_ln1117_7 = mul i15 %zext_ln1117_14, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 104 'mul' 'mul_ln1117_7' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_7 = add i15 %mul_ln1117_7, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 105 'add' 'add_ln1117_7' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln13_7 = or i9 %j_0_0, 8" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 106 'or' 'or_ln13_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1117_16 = zext i9 %or_ln13_7 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 107 'zext' 'zext_ln1117_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_8)   --->   "%mul_ln1117_8 = mul i15 %zext_ln1117_16, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 108 'mul' 'mul_ln1117_8' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_8 = add i15 %mul_ln1117_8, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 109 'add' 'add_ln1117_8' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln13_8 = or i9 %j_0_0, 9" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 110 'or' 'or_ln13_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1117_18 = zext i9 %or_ln13_8 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 111 'zext' 'zext_ln1117_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_9)   --->   "%mul_ln1117_9 = mul i15 %zext_ln1117_18, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 112 'mul' 'mul_ln1117_9' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_9 = add i15 %mul_ln1117_9, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 113 'add' 'add_ln1117_9' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln13_9 = or i9 %j_0_0, 10" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 114 'or' 'or_ln13_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1117_20 = zext i9 %or_ln13_9 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 115 'zext' 'zext_ln1117_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_10)   --->   "%mul_ln1117_10 = mul i15 %zext_ln1117_20, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 116 'mul' 'mul_ln1117_10' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 117 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_10 = add i15 %mul_ln1117_10, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 117 'add' 'add_ln1117_10' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln13_10 = or i9 %j_0_0, 11" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 118 'or' 'or_ln13_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1117_22 = zext i9 %or_ln13_10 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 119 'zext' 'zext_ln1117_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_11)   --->   "%mul_ln1117_11 = mul i15 %zext_ln1117_22, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 120 'mul' 'mul_ln1117_11' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 121 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_11 = add i15 %mul_ln1117_11, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 121 'add' 'add_ln1117_11' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln13_11 = or i9 %j_0_0, 12" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 122 'or' 'or_ln13_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1117_24 = zext i9 %or_ln13_11 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 123 'zext' 'zext_ln1117_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_12)   --->   "%mul_ln1117_12 = mul i15 %zext_ln1117_24, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 124 'mul' 'mul_ln1117_12' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_12 = add i15 %mul_ln1117_12, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 125 'add' 'add_ln1117_12' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln13_12 = or i9 %j_0_0, 13" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 126 'or' 'or_ln13_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1117_26 = zext i9 %or_ln13_12 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 127 'zext' 'zext_ln1117_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_13)   --->   "%mul_ln1117_13 = mul i15 %zext_ln1117_26, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 128 'mul' 'mul_ln1117_13' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_13 = add i15 %mul_ln1117_13, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 129 'add' 'add_ln1117_13' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln13_13 = or i9 %j_0_0, 14" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 130 'or' 'or_ln13_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1117_28 = zext i9 %or_ln13_13 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 131 'zext' 'zext_ln1117_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_14)   --->   "%mul_ln1117_14 = mul i15 %zext_ln1117_28, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 132 'mul' 'mul_ln1117_14' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_14 = add i15 %mul_ln1117_14, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 133 'add' 'add_ln1117_14' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%or_ln13_14 = or i9 %j_0_0, 15" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 134 'or' 'or_ln13_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1117_30 = zext i9 %or_ln13_14 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 135 'zext' 'zext_ln1117_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_15)   --->   "%mul_ln1117_15 = mul i15 %zext_ln1117_30, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 136 'mul' 'mul_ln1117_15' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 137 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_15 = add i15 %mul_ln1117_15, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 137 'add' 'add_ln1117_15' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [1/1] (1.82ns)   --->   "%add_ln13 = add i9 %j_0_0, 16" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 138 'add' 'add_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1117_32 = zext i9 %add_ln13 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 139 'zext' 'zext_ln1117_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_16)   --->   "%mul_ln1117_16 = mul i15 %zext_ln1117_32, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 140 'mul' 'mul_ln1117_16' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 141 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_16 = add i15 %mul_ln1117_16, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 141 'add' 'add_ln1117_16' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 142 [1/1] (1.82ns)   --->   "%add_ln13_1 = add i9 %j_0_0, 17" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 142 'add' 'add_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1117_34 = zext i9 %add_ln13_1 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 143 'zext' 'zext_ln1117_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_17)   --->   "%mul_ln1117_17 = mul i15 %zext_ln1117_34, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 144 'mul' 'mul_ln1117_17' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 145 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_17 = add i15 %mul_ln1117_17, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 145 'add' 'add_ln1117_17' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 146 [1/1] (1.82ns)   --->   "%add_ln13_2 = add i9 %j_0_0, 18" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 146 'add' 'add_ln13_2' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1117_36 = zext i9 %add_ln13_2 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 147 'zext' 'zext_ln1117_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_18)   --->   "%mul_ln1117_18 = mul i15 %zext_ln1117_36, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 148 'mul' 'mul_ln1117_18' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_18 = add i15 %mul_ln1117_18, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 149 'add' 'add_ln1117_18' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 150 [1/1] (1.82ns)   --->   "%add_ln13_3 = add i9 %j_0_0, 19" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 150 'add' 'add_ln13_3' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1117_38 = zext i9 %add_ln13_3 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 151 'zext' 'zext_ln1117_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_19)   --->   "%mul_ln1117_19 = mul i15 %zext_ln1117_38, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 152 'mul' 'mul_ln1117_19' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 153 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_19 = add i15 %mul_ln1117_19, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 153 'add' 'add_ln1117_19' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 154 [1/1] (1.82ns)   --->   "%add_ln13_4 = add i9 %j_0_0, 20" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 154 'add' 'add_ln13_4' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1117_40 = zext i9 %add_ln13_4 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 155 'zext' 'zext_ln1117_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_20)   --->   "%mul_ln1117_20 = mul i15 %zext_ln1117_40, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 156 'mul' 'mul_ln1117_20' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_20 = add i15 %mul_ln1117_20, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 157 'add' 'add_ln1117_20' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 158 [1/1] (1.82ns)   --->   "%add_ln13_5 = add i9 %j_0_0, 21" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 158 'add' 'add_ln13_5' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1117_42 = zext i9 %add_ln13_5 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 159 'zext' 'zext_ln1117_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_21)   --->   "%mul_ln1117_21 = mul i15 %zext_ln1117_42, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 160 'mul' 'mul_ln1117_21' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 161 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_21 = add i15 %mul_ln1117_21, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 161 'add' 'add_ln1117_21' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 162 [1/1] (1.82ns)   --->   "%add_ln13_6 = add i9 %j_0_0, 22" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 162 'add' 'add_ln13_6' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1117_44 = zext i9 %add_ln13_6 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 163 'zext' 'zext_ln1117_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_22)   --->   "%mul_ln1117_22 = mul i15 %zext_ln1117_44, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 164 'mul' 'mul_ln1117_22' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 165 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_22 = add i15 %mul_ln1117_22, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 165 'add' 'add_ln1117_22' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 166 [1/1] (1.82ns)   --->   "%add_ln13_7 = add i9 %j_0_0, 23" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 166 'add' 'add_ln13_7' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1117_46 = zext i9 %add_ln13_7 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 167 'zext' 'zext_ln1117_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_23)   --->   "%mul_ln1117_23 = mul i15 %zext_ln1117_46, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 168 'mul' 'mul_ln1117_23' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 169 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_23 = add i15 %mul_ln1117_23, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 169 'add' 'add_ln1117_23' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 170 [1/1] (1.82ns)   --->   "%add_ln13_8 = add i9 %j_0_0, 24" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 170 'add' 'add_ln13_8' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1117_48 = zext i9 %add_ln13_8 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 171 'zext' 'zext_ln1117_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_24)   --->   "%mul_ln1117_24 = mul i15 %zext_ln1117_48, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 172 'mul' 'mul_ln1117_24' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 173 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_24 = add i15 %mul_ln1117_24, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 173 'add' 'add_ln1117_24' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 174 [1/1] (1.82ns)   --->   "%add_ln13_9 = add i9 %j_0_0, 25" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 174 'add' 'add_ln13_9' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1117_50 = zext i9 %add_ln13_9 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 175 'zext' 'zext_ln1117_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_25)   --->   "%mul_ln1117_25 = mul i15 %zext_ln1117_50, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 176 'mul' 'mul_ln1117_25' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 177 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_25 = add i15 %mul_ln1117_25, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 177 'add' 'add_ln1117_25' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 178 [1/1] (1.82ns)   --->   "%add_ln13_10 = add i9 %j_0_0, 26" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 178 'add' 'add_ln13_10' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1117_52 = zext i9 %add_ln13_10 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 179 'zext' 'zext_ln1117_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_26)   --->   "%mul_ln1117_26 = mul i15 %zext_ln1117_52, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 180 'mul' 'mul_ln1117_26' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 181 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_26 = add i15 %mul_ln1117_26, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 181 'add' 'add_ln1117_26' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 182 [1/1] (1.82ns)   --->   "%add_ln13_11 = add i9 %j_0_0, 27" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 182 'add' 'add_ln13_11' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1117_54 = zext i9 %add_ln13_11 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 183 'zext' 'zext_ln1117_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_27)   --->   "%mul_ln1117_27 = mul i15 %zext_ln1117_54, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 184 'mul' 'mul_ln1117_27' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 185 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_27 = add i15 %mul_ln1117_27, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 185 'add' 'add_ln1117_27' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 186 [1/1] (1.82ns)   --->   "%add_ln13_12 = add i9 %j_0_0, 28" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 186 'add' 'add_ln13_12' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1117_56 = zext i9 %add_ln13_12 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 187 'zext' 'zext_ln1117_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_28)   --->   "%mul_ln1117_28 = mul i15 %zext_ln1117_56, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 188 'mul' 'mul_ln1117_28' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 189 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_28 = add i15 %mul_ln1117_28, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 189 'add' 'add_ln1117_28' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 190 [1/1] (1.82ns)   --->   "%add_ln13_13 = add i9 %j_0_0, 29" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 190 'add' 'add_ln13_13' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1117_58 = zext i9 %add_ln13_13 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 191 'zext' 'zext_ln1117_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_29)   --->   "%mul_ln1117_29 = mul i15 %zext_ln1117_58, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 192 'mul' 'mul_ln1117_29' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 193 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_29 = add i15 %mul_ln1117_29, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 193 'add' 'add_ln1117_29' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 194 [1/1] (1.82ns)   --->   "%add_ln13_14 = add i9 %j_0_0, 30" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 194 'add' 'add_ln13_14' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1117_60 = zext i9 %add_ln13_14 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 195 'zext' 'zext_ln1117_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_30)   --->   "%mul_ln1117_30 = mul i15 %zext_ln1117_60, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 196 'mul' 'mul_ln1117_30' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 197 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_30 = add i15 %mul_ln1117_30, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 197 'add' 'add_ln1117_30' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 198 [1/1] (1.82ns)   --->   "%add_ln13_15 = add i9 %j_0_0, 31" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 198 'add' 'add_ln13_15' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1117_62 = zext i9 %add_ln13_15 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 199 'zext' 'zext_ln1117_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_31)   --->   "%mul_ln1117_31 = mul i15 %zext_ln1117_62, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 200 'mul' 'mul_ln1117_31' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 201 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_31 = add i15 %mul_ln1117_31, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 201 'add' 'add_ln1117_31' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 202 [1/1] (1.82ns)   --->   "%add_ln13_16 = add i9 %j_0_0, 32" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 202 'add' 'add_ln13_16' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln1117_64 = zext i9 %add_ln13_16 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 203 'zext' 'zext_ln1117_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_32)   --->   "%mul_ln1117_32 = mul i15 %zext_ln1117_64, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 204 'mul' 'mul_ln1117_32' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 205 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_32 = add i15 %mul_ln1117_32, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 205 'add' 'add_ln1117_32' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 206 [1/1] (1.82ns)   --->   "%add_ln13_17 = add i9 %j_0_0, 33" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 206 'add' 'add_ln13_17' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1117_66 = zext i9 %add_ln13_17 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 207 'zext' 'zext_ln1117_66' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_33)   --->   "%mul_ln1117_33 = mul i15 %zext_ln1117_66, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 208 'mul' 'mul_ln1117_33' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 209 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_33 = add i15 %mul_ln1117_33, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 209 'add' 'add_ln1117_33' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 210 [1/1] (1.82ns)   --->   "%add_ln13_18 = add i9 %j_0_0, 34" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 210 'add' 'add_ln13_18' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln1117_68 = zext i9 %add_ln13_18 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 211 'zext' 'zext_ln1117_68' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_34)   --->   "%mul_ln1117_34 = mul i15 %zext_ln1117_68, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 212 'mul' 'mul_ln1117_34' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 213 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_34 = add i15 %mul_ln1117_34, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 213 'add' 'add_ln1117_34' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 214 [1/1] (1.82ns)   --->   "%add_ln13_19 = add i9 %j_0_0, 35" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 214 'add' 'add_ln13_19' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1117_70 = zext i9 %add_ln13_19 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 215 'zext' 'zext_ln1117_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_35)   --->   "%mul_ln1117_35 = mul i15 %zext_ln1117_70, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 216 'mul' 'mul_ln1117_35' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 217 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_35 = add i15 %mul_ln1117_35, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 217 'add' 'add_ln1117_35' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 218 [1/1] (1.82ns)   --->   "%add_ln13_20 = add i9 %j_0_0, 36" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 218 'add' 'add_ln13_20' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln1117_72 = zext i9 %add_ln13_20 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 219 'zext' 'zext_ln1117_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_36)   --->   "%mul_ln1117_36 = mul i15 %zext_ln1117_72, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 220 'mul' 'mul_ln1117_36' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 221 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_36 = add i15 %mul_ln1117_36, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 221 'add' 'add_ln1117_36' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 222 [1/1] (1.82ns)   --->   "%add_ln13_21 = add i9 %j_0_0, 37" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 222 'add' 'add_ln13_21' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1117_74 = zext i9 %add_ln13_21 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 223 'zext' 'zext_ln1117_74' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_37)   --->   "%mul_ln1117_37 = mul i15 %zext_ln1117_74, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 224 'mul' 'mul_ln1117_37' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 225 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_37 = add i15 %mul_ln1117_37, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 225 'add' 'add_ln1117_37' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 226 [1/1] (1.82ns)   --->   "%add_ln13_22 = add i9 %j_0_0, 38" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 226 'add' 'add_ln13_22' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln1117_76 = zext i9 %add_ln13_22 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 227 'zext' 'zext_ln1117_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_38)   --->   "%mul_ln1117_38 = mul i15 %zext_ln1117_76, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 228 'mul' 'mul_ln1117_38' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 229 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_38 = add i15 %mul_ln1117_38, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 229 'add' 'add_ln1117_38' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 230 [1/1] (1.82ns)   --->   "%add_ln13_23 = add i9 %j_0_0, 39" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 230 'add' 'add_ln13_23' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1117_78 = zext i9 %add_ln13_23 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 231 'zext' 'zext_ln1117_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_39)   --->   "%mul_ln1117_39 = mul i15 %zext_ln1117_78, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 232 'mul' 'mul_ln1117_39' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 233 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_39 = add i15 %mul_ln1117_39, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 233 'add' 'add_ln1117_39' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 234 [1/1] (1.82ns)   --->   "%add_ln13_24 = add i9 %j_0_0, 40" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 234 'add' 'add_ln13_24' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln1117_80 = zext i9 %add_ln13_24 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 235 'zext' 'zext_ln1117_80' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_40)   --->   "%mul_ln1117_40 = mul i15 %zext_ln1117_80, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 236 'mul' 'mul_ln1117_40' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 237 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_40 = add i15 %mul_ln1117_40, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 237 'add' 'add_ln1117_40' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 238 [1/1] (1.82ns)   --->   "%add_ln13_25 = add i9 %j_0_0, 41" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 238 'add' 'add_ln13_25' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln1117_82 = zext i9 %add_ln13_25 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 239 'zext' 'zext_ln1117_82' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_41)   --->   "%mul_ln1117_41 = mul i15 %zext_ln1117_82, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 240 'mul' 'mul_ln1117_41' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 241 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_41 = add i15 %mul_ln1117_41, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 241 'add' 'add_ln1117_41' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 242 [1/1] (1.82ns)   --->   "%add_ln13_26 = add i9 %j_0_0, 42" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 242 'add' 'add_ln13_26' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1117_84 = zext i9 %add_ln13_26 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 243 'zext' 'zext_ln1117_84' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_42)   --->   "%mul_ln1117_42 = mul i15 %zext_ln1117_84, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 244 'mul' 'mul_ln1117_42' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 245 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_42 = add i15 %mul_ln1117_42, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 245 'add' 'add_ln1117_42' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 246 [1/1] (1.82ns)   --->   "%add_ln13_27 = add i9 %j_0_0, 43" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 246 'add' 'add_ln13_27' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln1117_86 = zext i9 %add_ln13_27 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 247 'zext' 'zext_ln1117_86' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_43)   --->   "%mul_ln1117_43 = mul i15 %zext_ln1117_86, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 248 'mul' 'mul_ln1117_43' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 249 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_43 = add i15 %mul_ln1117_43, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 249 'add' 'add_ln1117_43' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 250 [1/1] (1.82ns)   --->   "%add_ln13_28 = add i9 %j_0_0, 44" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 250 'add' 'add_ln13_28' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1117_88 = zext i9 %add_ln13_28 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 251 'zext' 'zext_ln1117_88' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_44)   --->   "%mul_ln1117_44 = mul i15 %zext_ln1117_88, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 252 'mul' 'mul_ln1117_44' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 253 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_44 = add i15 %mul_ln1117_44, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 253 'add' 'add_ln1117_44' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 254 [1/1] (1.82ns)   --->   "%add_ln13_29 = add i9 %j_0_0, 45" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 254 'add' 'add_ln13_29' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln1117_90 = zext i9 %add_ln13_29 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 255 'zext' 'zext_ln1117_90' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_45)   --->   "%mul_ln1117_45 = mul i15 %zext_ln1117_90, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 256 'mul' 'mul_ln1117_45' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 257 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_45 = add i15 %mul_ln1117_45, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 257 'add' 'add_ln1117_45' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 258 [1/1] (1.82ns)   --->   "%add_ln13_30 = add i9 %j_0_0, 46" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 258 'add' 'add_ln13_30' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln1117_92 = zext i9 %add_ln13_30 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 259 'zext' 'zext_ln1117_92' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_46)   --->   "%mul_ln1117_46 = mul i15 %zext_ln1117_92, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 260 'mul' 'mul_ln1117_46' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 261 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_46 = add i15 %mul_ln1117_46, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 261 'add' 'add_ln1117_46' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 262 [1/1] (1.82ns)   --->   "%add_ln13_31 = add i9 %j_0_0, 47" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 262 'add' 'add_ln13_31' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln1117_94 = zext i9 %add_ln13_31 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 263 'zext' 'zext_ln1117_94' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_47)   --->   "%mul_ln1117_47 = mul i15 %zext_ln1117_94, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 264 'mul' 'mul_ln1117_47' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 265 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_47 = add i15 %mul_ln1117_47, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 265 'add' 'add_ln1117_47' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 266 [1/1] (1.82ns)   --->   "%add_ln13_32 = add i9 %j_0_0, 48" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 266 'add' 'add_ln13_32' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln1117_96 = zext i9 %add_ln13_32 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 267 'zext' 'zext_ln1117_96' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_48)   --->   "%mul_ln1117_48 = mul i15 %zext_ln1117_96, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 268 'mul' 'mul_ln1117_48' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 269 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_48 = add i15 %mul_ln1117_48, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 269 'add' 'add_ln1117_48' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 270 [1/1] (1.82ns)   --->   "%add_ln13_33 = add i9 %j_0_0, 49" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 270 'add' 'add_ln13_33' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln1117_98 = zext i9 %add_ln13_33 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 271 'zext' 'zext_ln1117_98' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_49)   --->   "%mul_ln1117_49 = mul i15 %zext_ln1117_98, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 272 'mul' 'mul_ln1117_49' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 273 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_49 = add i15 %mul_ln1117_49, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 273 'add' 'add_ln1117_49' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 274 [1/1] (1.82ns)   --->   "%add_ln13_34 = add i9 %j_0_0, 50" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 274 'add' 'add_ln13_34' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln1117_100 = zext i9 %add_ln13_34 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 275 'zext' 'zext_ln1117_100' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_50)   --->   "%mul_ln1117_50 = mul i15 %zext_ln1117_100, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 276 'mul' 'mul_ln1117_50' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 277 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_50 = add i15 %mul_ln1117_50, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 277 'add' 'add_ln1117_50' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 278 [1/1] (1.82ns)   --->   "%add_ln13_35 = add i9 %j_0_0, 51" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 278 'add' 'add_ln13_35' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln1117_102 = zext i9 %add_ln13_35 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 279 'zext' 'zext_ln1117_102' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_51)   --->   "%mul_ln1117_51 = mul i15 %zext_ln1117_102, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 280 'mul' 'mul_ln1117_51' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 281 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_51 = add i15 %mul_ln1117_51, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 281 'add' 'add_ln1117_51' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 282 [1/1] (1.82ns)   --->   "%add_ln13_36 = add i9 %j_0_0, 52" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 282 'add' 'add_ln13_36' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln1117_104 = zext i9 %add_ln13_36 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 283 'zext' 'zext_ln1117_104' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_52)   --->   "%mul_ln1117_52 = mul i15 %zext_ln1117_104, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 284 'mul' 'mul_ln1117_52' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 285 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_52 = add i15 %mul_ln1117_52, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 285 'add' 'add_ln1117_52' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 286 [1/1] (1.82ns)   --->   "%add_ln13_37 = add i9 %j_0_0, 53" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 286 'add' 'add_ln13_37' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln1117_106 = zext i9 %add_ln13_37 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 287 'zext' 'zext_ln1117_106' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_53)   --->   "%mul_ln1117_53 = mul i15 %zext_ln1117_106, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 288 'mul' 'mul_ln1117_53' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 289 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_53 = add i15 %mul_ln1117_53, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 289 'add' 'add_ln1117_53' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 290 [1/1] (1.82ns)   --->   "%add_ln13_38 = add i9 %j_0_0, 54" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 290 'add' 'add_ln13_38' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln1117_108 = zext i9 %add_ln13_38 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 291 'zext' 'zext_ln1117_108' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_54)   --->   "%mul_ln1117_54 = mul i15 %zext_ln1117_108, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 292 'mul' 'mul_ln1117_54' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 293 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_54 = add i15 %mul_ln1117_54, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 293 'add' 'add_ln1117_54' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 294 [1/1] (1.82ns)   --->   "%add_ln13_39 = add i9 %j_0_0, 55" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 294 'add' 'add_ln13_39' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln1117_110 = zext i9 %add_ln13_39 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 295 'zext' 'zext_ln1117_110' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_55)   --->   "%mul_ln1117_55 = mul i15 %zext_ln1117_110, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 296 'mul' 'mul_ln1117_55' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 297 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_55 = add i15 %mul_ln1117_55, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 297 'add' 'add_ln1117_55' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 298 [1/1] (1.82ns)   --->   "%add_ln13_40 = add i9 %j_0_0, 56" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 298 'add' 'add_ln13_40' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1117_112 = zext i9 %add_ln13_40 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 299 'zext' 'zext_ln1117_112' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_56)   --->   "%mul_ln1117_56 = mul i15 %zext_ln1117_112, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 300 'mul' 'mul_ln1117_56' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 301 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_56 = add i15 %mul_ln1117_56, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 301 'add' 'add_ln1117_56' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 302 [1/1] (1.82ns)   --->   "%add_ln13_41 = add i9 %j_0_0, 57" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 302 'add' 'add_ln13_41' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln1117_114 = zext i9 %add_ln13_41 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 303 'zext' 'zext_ln1117_114' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_57)   --->   "%mul_ln1117_57 = mul i15 %zext_ln1117_114, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 304 'mul' 'mul_ln1117_57' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 305 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_57 = add i15 %mul_ln1117_57, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 305 'add' 'add_ln1117_57' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 306 [1/1] (1.82ns)   --->   "%add_ln13_42 = add i9 %j_0_0, 58" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 306 'add' 'add_ln13_42' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1117_116 = zext i9 %add_ln13_42 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 307 'zext' 'zext_ln1117_116' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_58)   --->   "%mul_ln1117_58 = mul i15 %zext_ln1117_116, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 308 'mul' 'mul_ln1117_58' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 309 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_58 = add i15 %mul_ln1117_58, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 309 'add' 'add_ln1117_58' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 310 [1/1] (1.82ns)   --->   "%add_ln13_43 = add i9 %j_0_0, 59" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 310 'add' 'add_ln13_43' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln1117_118 = zext i9 %add_ln13_43 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 311 'zext' 'zext_ln1117_118' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_59)   --->   "%mul_ln1117_59 = mul i15 %zext_ln1117_118, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 312 'mul' 'mul_ln1117_59' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 313 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_59 = add i15 %mul_ln1117_59, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 313 'add' 'add_ln1117_59' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 314 [1/1] (1.82ns)   --->   "%add_ln13_44 = add i9 %j_0_0, 60" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 314 'add' 'add_ln13_44' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln1117_120 = zext i9 %add_ln13_44 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 315 'zext' 'zext_ln1117_120' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_60)   --->   "%mul_ln1117_60 = mul i15 %zext_ln1117_120, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 316 'mul' 'mul_ln1117_60' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 317 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_60 = add i15 %mul_ln1117_60, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 317 'add' 'add_ln1117_60' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 318 [1/1] (1.82ns)   --->   "%add_ln13_45 = add i9 %j_0_0, 61" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 318 'add' 'add_ln13_45' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln1117_122 = zext i9 %add_ln13_45 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 319 'zext' 'zext_ln1117_122' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_61)   --->   "%mul_ln1117_61 = mul i15 %zext_ln1117_122, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 320 'mul' 'mul_ln1117_61' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 321 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_61 = add i15 %mul_ln1117_61, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 321 'add' 'add_ln1117_61' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 322 [1/1] (1.82ns)   --->   "%add_ln13_46 = add i9 %j_0_0, 62" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 322 'add' 'add_ln13_46' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln1117_124 = zext i9 %add_ln13_46 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 323 'zext' 'zext_ln1117_124' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_62)   --->   "%mul_ln1117_62 = mul i15 %zext_ln1117_124, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 324 'mul' 'mul_ln1117_62' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 325 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_62 = add i15 %mul_ln1117_62, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 325 'add' 'add_ln1117_62' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 326 [1/1] (1.82ns)   --->   "%add_ln13_47 = add i9 %j_0_0, 63" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 326 'add' 'add_ln13_47' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln1117_126 = zext i9 %add_ln13_47 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 327 'zext' 'zext_ln1117_126' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_63)   --->   "%mul_ln1117_63 = mul i15 %zext_ln1117_126, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 328 'mul' 'mul_ln1117_63' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 329 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_63 = add i15 %mul_ln1117_63, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 329 'add' 'add_ln1117_63' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 330 [1/1] (1.82ns)   --->   "%add_ln13_48 = add i9 %j_0_0, 64" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 330 'add' 'add_ln13_48' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln1117_128 = zext i9 %add_ln13_48 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 331 'zext' 'zext_ln1117_128' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_64)   --->   "%mul_ln1117_64 = mul i15 %zext_ln1117_128, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 332 'mul' 'mul_ln1117_64' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 333 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_64 = add i15 %mul_ln1117_64, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 333 'add' 'add_ln1117_64' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 334 [1/1] (1.82ns)   --->   "%add_ln13_49 = add i9 %j_0_0, 65" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 334 'add' 'add_ln13_49' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln1117_130 = zext i9 %add_ln13_49 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 335 'zext' 'zext_ln1117_130' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_65)   --->   "%mul_ln1117_65 = mul i15 %zext_ln1117_130, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 336 'mul' 'mul_ln1117_65' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 337 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_65 = add i15 %mul_ln1117_65, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 337 'add' 'add_ln1117_65' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 338 [1/1] (1.82ns)   --->   "%add_ln13_50 = add i9 %j_0_0, 66" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 338 'add' 'add_ln13_50' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln1117_132 = zext i9 %add_ln13_50 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 339 'zext' 'zext_ln1117_132' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_66)   --->   "%mul_ln1117_66 = mul i15 %zext_ln1117_132, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 340 'mul' 'mul_ln1117_66' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 341 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_66 = add i15 %mul_ln1117_66, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 341 'add' 'add_ln1117_66' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 342 [1/1] (1.82ns)   --->   "%add_ln13_51 = add i9 %j_0_0, 67" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 342 'add' 'add_ln13_51' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln1117_134 = zext i9 %add_ln13_51 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 343 'zext' 'zext_ln1117_134' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_67)   --->   "%mul_ln1117_67 = mul i15 %zext_ln1117_134, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 344 'mul' 'mul_ln1117_67' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 345 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_67 = add i15 %mul_ln1117_67, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 345 'add' 'add_ln1117_67' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 346 [1/1] (1.82ns)   --->   "%add_ln13_52 = add i9 %j_0_0, 68" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 346 'add' 'add_ln13_52' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln1117_136 = zext i9 %add_ln13_52 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 347 'zext' 'zext_ln1117_136' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_68)   --->   "%mul_ln1117_68 = mul i15 %zext_ln1117_136, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 348 'mul' 'mul_ln1117_68' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 349 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_68 = add i15 %mul_ln1117_68, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 349 'add' 'add_ln1117_68' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 350 [1/1] (1.82ns)   --->   "%add_ln13_53 = add i9 %j_0_0, 69" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 350 'add' 'add_ln13_53' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln1117_138 = zext i9 %add_ln13_53 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 351 'zext' 'zext_ln1117_138' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_69)   --->   "%mul_ln1117_69 = mul i15 %zext_ln1117_138, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 352 'mul' 'mul_ln1117_69' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 353 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_69 = add i15 %mul_ln1117_69, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 353 'add' 'add_ln1117_69' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 354 [1/1] (1.82ns)   --->   "%add_ln13_54 = add i9 %j_0_0, 70" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 354 'add' 'add_ln13_54' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln1117_140 = zext i9 %add_ln13_54 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 355 'zext' 'zext_ln1117_140' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_70)   --->   "%mul_ln1117_70 = mul i15 %zext_ln1117_140, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 356 'mul' 'mul_ln1117_70' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 357 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_70 = add i15 %mul_ln1117_70, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 357 'add' 'add_ln1117_70' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 358 [1/1] (1.82ns)   --->   "%add_ln13_55 = add i9 %j_0_0, 71" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 358 'add' 'add_ln13_55' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln1117_142 = zext i9 %add_ln13_55 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 359 'zext' 'zext_ln1117_142' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_71)   --->   "%mul_ln1117_71 = mul i15 %zext_ln1117_142, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 360 'mul' 'mul_ln1117_71' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 361 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_71 = add i15 %mul_ln1117_71, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 361 'add' 'add_ln1117_71' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 362 [1/1] (1.82ns)   --->   "%add_ln13_56 = add i9 %j_0_0, 72" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 362 'add' 'add_ln13_56' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln1117_144 = zext i9 %add_ln13_56 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 363 'zext' 'zext_ln1117_144' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_72)   --->   "%mul_ln1117_72 = mul i15 %zext_ln1117_144, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 364 'mul' 'mul_ln1117_72' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 365 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_72 = add i15 %mul_ln1117_72, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 365 'add' 'add_ln1117_72' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 366 [1/1] (1.82ns)   --->   "%add_ln13_57 = add i9 %j_0_0, 73" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 366 'add' 'add_ln13_57' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln1117_146 = zext i9 %add_ln13_57 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 367 'zext' 'zext_ln1117_146' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_73)   --->   "%mul_ln1117_73 = mul i15 %zext_ln1117_146, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 368 'mul' 'mul_ln1117_73' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 369 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_73 = add i15 %mul_ln1117_73, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 369 'add' 'add_ln1117_73' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 370 [1/1] (1.82ns)   --->   "%add_ln13_58 = add i9 %j_0_0, 74" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 370 'add' 'add_ln13_58' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln1117_148 = zext i9 %add_ln13_58 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 371 'zext' 'zext_ln1117_148' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_74)   --->   "%mul_ln1117_74 = mul i15 %zext_ln1117_148, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 372 'mul' 'mul_ln1117_74' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 373 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_74 = add i15 %mul_ln1117_74, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 373 'add' 'add_ln1117_74' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 374 [1/1] (1.82ns)   --->   "%add_ln13_59 = add i9 %j_0_0, 75" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 374 'add' 'add_ln13_59' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln1117_150 = zext i9 %add_ln13_59 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 375 'zext' 'zext_ln1117_150' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_75)   --->   "%mul_ln1117_75 = mul i15 %zext_ln1117_150, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 376 'mul' 'mul_ln1117_75' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 377 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_75 = add i15 %mul_ln1117_75, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 377 'add' 'add_ln1117_75' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 378 [1/1] (1.82ns)   --->   "%add_ln13_60 = add i9 %j_0_0, 76" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 378 'add' 'add_ln13_60' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln1117_152 = zext i9 %add_ln13_60 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 379 'zext' 'zext_ln1117_152' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_76)   --->   "%mul_ln1117_76 = mul i15 %zext_ln1117_152, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 380 'mul' 'mul_ln1117_76' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 381 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_76 = add i15 %mul_ln1117_76, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 381 'add' 'add_ln1117_76' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 382 [1/1] (1.82ns)   --->   "%add_ln13_61 = add i9 %j_0_0, 77" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 382 'add' 'add_ln13_61' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln1117_154 = zext i9 %add_ln13_61 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 383 'zext' 'zext_ln1117_154' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_77)   --->   "%mul_ln1117_77 = mul i15 %zext_ln1117_154, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 384 'mul' 'mul_ln1117_77' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 385 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_77 = add i15 %mul_ln1117_77, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 385 'add' 'add_ln1117_77' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 386 [1/1] (1.82ns)   --->   "%add_ln13_62 = add i9 %j_0_0, 78" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 386 'add' 'add_ln13_62' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln1117_156 = zext i9 %add_ln13_62 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 387 'zext' 'zext_ln1117_156' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_78)   --->   "%mul_ln1117_78 = mul i15 %zext_ln1117_156, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 388 'mul' 'mul_ln1117_78' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 389 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_78 = add i15 %mul_ln1117_78, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 389 'add' 'add_ln1117_78' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 390 [1/1] (1.82ns)   --->   "%add_ln13_63 = add i9 %j_0_0, 79" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 390 'add' 'add_ln13_63' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln1117_158 = zext i9 %add_ln13_63 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 391 'zext' 'zext_ln1117_158' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117_79)   --->   "%mul_ln1117_79 = mul i15 %zext_ln1117_158, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 392 'mul' 'mul_ln1117_79' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 393 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117_79 = add i15 %mul_ln1117_79, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 393 'add' 'add_ln1117_79' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 12.6>
ST_4 : Operation 394 [1/2] (3.25ns)   --->   "%flat_array_V_load = load i14* %flat_array_V_addr, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 394 'load' 'flat_array_V_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i14 %flat_array_V_load to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 395 'sext' 'sext_ln1192' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 396 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 396 'load' 'dense_1_weights_V_lo' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i9 %dense_1_weights_V_lo to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 397 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i22 %sext_ln1192_1, %sext_ln1192" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 398 'mul' 'mul_ln1192' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_0, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 399 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192 = add i22 %mul_ln1192, %shl_ln" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 400 'add' 'add_ln1192' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 401 [1/2] (3.25ns)   --->   "%flat_array_V_load_1 = load i14* %flat_array_V_addr_1, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 401 'load' 'flat_array_V_load_1' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i14 %flat_array_V_load_1 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 402 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 403 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_1 = load i9* %dense_1_weights_V_ad_1, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 403 'load' 'dense_1_weights_V_lo_1' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i9 %dense_1_weights_V_lo_1 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 404 'sext' 'sext_ln1192_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1192_1 = mul i22 %sext_ln1192_3, %sext_ln1192_2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 405 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 406 'partselect' 'tmp_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_s, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 407 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i22 %mul_ln1192_1, %shl_ln728_1" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 408 'add' 'add_ln1192_1' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i9 %or_ln13_1 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 409 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i15 %add_ln1117_2 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 410 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_2 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_5" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 411 'getelementptr' 'dense_1_weights_V_ad_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%flat_array_V_addr_2 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_3" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 412 'getelementptr' 'flat_array_V_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 413 [2/2] (3.25ns)   --->   "%flat_array_V_load_2 = load i14* %flat_array_V_addr_2, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 413 'load' 'flat_array_V_load_2' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_4 : Operation 414 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_2 = load i9* %dense_1_weights_V_ad_2, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 414 'load' 'dense_1_weights_V_lo_2' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_1, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 415 'partselect' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i9 %or_ln13_2 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 416 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i15 %add_ln1117_3 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 417 'zext' 'zext_ln1117_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_3 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_7" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 418 'getelementptr' 'dense_1_weights_V_ad_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%flat_array_V_addr_3 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_4" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 419 'getelementptr' 'flat_array_V_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 420 [2/2] (3.25ns)   --->   "%flat_array_V_load_3 = load i14* %flat_array_V_addr_3, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 420 'load' 'flat_array_V_load_3' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_4 : Operation 421 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_3 = load i9* %dense_1_weights_V_ad_3, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 421 'load' 'dense_1_weights_V_lo_3' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 5 <SV = 4> <Delay = 12.6>
ST_5 : Operation 422 [1/2] (3.25ns)   --->   "%flat_array_V_load_2 = load i14* %flat_array_V_addr_2, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 422 'load' 'flat_array_V_load_2' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i14 %flat_array_V_load_2 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 423 'sext' 'sext_ln1192_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 424 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_2 = load i9* %dense_1_weights_V_ad_2, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 424 'load' 'dense_1_weights_V_lo_2' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i9 %dense_1_weights_V_lo_2 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 425 'sext' 'sext_ln1192_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1192_2 = mul i22 %sext_ln1192_5, %sext_ln1192_4" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 426 'mul' 'mul_ln1192_2' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_1, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 427 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i22 %mul_ln1192_2, %shl_ln728_2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 428 'add' 'add_ln1192_2' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 429 [1/2] (3.25ns)   --->   "%flat_array_V_load_3 = load i14* %flat_array_V_addr_3, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 429 'load' 'flat_array_V_load_3' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i14 %flat_array_V_load_3 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 430 'sext' 'sext_ln1192_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 431 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_3 = load i9* %dense_1_weights_V_ad_3, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 431 'load' 'dense_1_weights_V_lo_3' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i9 %dense_1_weights_V_lo_3 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 432 'sext' 'sext_ln1192_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1192_3 = mul i22 %sext_ln1192_7, %sext_ln1192_6" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 433 'mul' 'mul_ln1192_3' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_2 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_2, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 434 'partselect' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_2, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 435 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i22 %mul_ln1192_3, %shl_ln728_3" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 436 'add' 'add_ln1192_3' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i9 %or_ln13_3 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 437 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln1117_9 = zext i15 %add_ln1117_4 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 438 'zext' 'zext_ln1117_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_4 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_9" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 439 'getelementptr' 'dense_1_weights_V_ad_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%flat_array_V_addr_4 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_5" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 440 'getelementptr' 'flat_array_V_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 441 [2/2] (3.25ns)   --->   "%flat_array_V_load_4 = load i14* %flat_array_V_addr_4, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 441 'load' 'flat_array_V_load_4' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_5 : Operation 442 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_4 = load i9* %dense_1_weights_V_ad_4, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 442 'load' 'dense_1_weights_V_lo_4' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_3 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_3, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 443 'partselect' 'tmp_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i9 %or_ln13_4 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 444 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln1117_11 = zext i15 %add_ln1117_5 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 445 'zext' 'zext_ln1117_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_5 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_11" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 446 'getelementptr' 'dense_1_weights_V_ad_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%flat_array_V_addr_5 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_6" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 447 'getelementptr' 'flat_array_V_addr_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 448 [2/2] (3.25ns)   --->   "%flat_array_V_load_5 = load i14* %flat_array_V_addr_5, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 448 'load' 'flat_array_V_load_5' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_5 : Operation 449 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_5 = load i9* %dense_1_weights_V_ad_5, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 449 'load' 'dense_1_weights_V_lo_5' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 6 <SV = 5> <Delay = 12.6>
ST_6 : Operation 450 [1/2] (3.25ns)   --->   "%flat_array_V_load_4 = load i14* %flat_array_V_addr_4, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 450 'load' 'flat_array_V_load_4' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i14 %flat_array_V_load_4 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 451 'sext' 'sext_ln1192_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 452 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_4 = load i9* %dense_1_weights_V_ad_4, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 452 'load' 'dense_1_weights_V_lo_4' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i9 %dense_1_weights_V_lo_4 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 453 'sext' 'sext_ln1192_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 454 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1192_4 = mul i22 %sext_ln1192_9, %sext_ln1192_8" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 454 'mul' 'mul_ln1192_4' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_3, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 455 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 456 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i22 %mul_ln1192_4, %shl_ln728_4" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 456 'add' 'add_ln1192_4' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 457 [1/2] (3.25ns)   --->   "%flat_array_V_load_5 = load i14* %flat_array_V_addr_5, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 457 'load' 'flat_array_V_load_5' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_6 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i14 %flat_array_V_load_5 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 458 'sext' 'sext_ln1192_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 459 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_5 = load i9* %dense_1_weights_V_ad_5, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 459 'load' 'dense_1_weights_V_lo_5' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_6 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i9 %dense_1_weights_V_lo_5 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 460 'sext' 'sext_ln1192_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 461 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_5)   --->   "%mul_ln1192_5 = mul i22 %sext_ln1192_11, %sext_ln1192_10" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 461 'mul' 'mul_ln1192_5' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_4, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 462 'partselect' 'tmp_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 463 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_4, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 463 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 464 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_5 = add i22 %mul_ln1192_5, %shl_ln728_5" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 464 'add' 'add_ln1192_5' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i9 %or_ln13_5 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 465 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln1117_13 = zext i15 %add_ln1117_6 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 466 'zext' 'zext_ln1117_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 467 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_6 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 467 'getelementptr' 'dense_1_weights_V_ad_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 468 [1/1] (0.00ns)   --->   "%flat_array_V_addr_6 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_7" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 468 'getelementptr' 'flat_array_V_addr_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 469 [2/2] (3.25ns)   --->   "%flat_array_V_load_6 = load i14* %flat_array_V_addr_6, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 469 'load' 'flat_array_V_load_6' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_6 : Operation 470 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_6 = load i9* %dense_1_weights_V_ad_6, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 470 'load' 'dense_1_weights_V_lo_6' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_6 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_5, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 471 'partselect' 'tmp_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i9 %or_ln13_6 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 472 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln1117_15 = zext i15 %add_ln1117_7 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 473 'zext' 'zext_ln1117_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 474 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_7 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 474 'getelementptr' 'dense_1_weights_V_ad_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 475 [1/1] (0.00ns)   --->   "%flat_array_V_addr_7 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_8" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 475 'getelementptr' 'flat_array_V_addr_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 476 [2/2] (3.25ns)   --->   "%flat_array_V_load_7 = load i14* %flat_array_V_addr_7, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 476 'load' 'flat_array_V_load_7' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_6 : Operation 477 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_7 = load i9* %dense_1_weights_V_ad_7, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 477 'load' 'dense_1_weights_V_lo_7' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 7 <SV = 6> <Delay = 12.6>
ST_7 : Operation 478 [1/2] (3.25ns)   --->   "%flat_array_V_load_6 = load i14* %flat_array_V_addr_6, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 478 'load' 'flat_array_V_load_6' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_7 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i14 %flat_array_V_load_6 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 479 'sext' 'sext_ln1192_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 480 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_6 = load i9* %dense_1_weights_V_ad_6, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 480 'load' 'dense_1_weights_V_lo_6' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_7 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i9 %dense_1_weights_V_lo_6 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 481 'sext' 'sext_ln1192_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 482 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1192_6 = mul i22 %sext_ln1192_13, %sext_ln1192_12" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 482 'mul' 'mul_ln1192_6' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 483 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_5, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 483 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 484 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_6 = add i22 %mul_ln1192_6, %shl_ln728_6" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 484 'add' 'add_ln1192_6' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 485 [1/2] (3.25ns)   --->   "%flat_array_V_load_7 = load i14* %flat_array_V_addr_7, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 485 'load' 'flat_array_V_load_7' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_7 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i14 %flat_array_V_load_7 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 486 'sext' 'sext_ln1192_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 487 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_7 = load i9* %dense_1_weights_V_ad_7, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 487 'load' 'dense_1_weights_V_lo_7' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_7 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i9 %dense_1_weights_V_lo_7 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 488 'sext' 'sext_ln1192_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 489 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1192_7 = mul i22 %sext_ln1192_15, %sext_ln1192_14" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 489 'mul' 'mul_ln1192_7' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_7 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_6, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 490 'partselect' 'tmp_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 491 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_7, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 491 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 492 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i22 %mul_ln1192_7, %shl_ln728_7" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 492 'add' 'add_ln1192_7' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i9 %or_ln13_7 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 493 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln1117_17 = zext i15 %add_ln1117_8 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 494 'zext' 'zext_ln1117_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 495 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_8 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_17" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 495 'getelementptr' 'dense_1_weights_V_ad_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 496 [1/1] (0.00ns)   --->   "%flat_array_V_addr_8 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_9" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 496 'getelementptr' 'flat_array_V_addr_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 497 [2/2] (3.25ns)   --->   "%flat_array_V_load_8 = load i14* %flat_array_V_addr_8, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 497 'load' 'flat_array_V_load_8' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_7 : Operation 498 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_8 = load i9* %dense_1_weights_V_ad_8, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 498 'load' 'dense_1_weights_V_lo_8' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_7 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_7, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 499 'partselect' 'tmp_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln14_10 = zext i9 %or_ln13_8 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 500 'zext' 'zext_ln14_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln1117_19 = zext i15 %add_ln1117_9 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 501 'zext' 'zext_ln1117_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 502 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_9 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_19" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 502 'getelementptr' 'dense_1_weights_V_ad_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 503 [1/1] (0.00ns)   --->   "%flat_array_V_addr_9 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_10" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 503 'getelementptr' 'flat_array_V_addr_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 504 [2/2] (3.25ns)   --->   "%flat_array_V_load_9 = load i14* %flat_array_V_addr_9, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 504 'load' 'flat_array_V_load_9' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_7 : Operation 505 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_9 = load i9* %dense_1_weights_V_ad_9, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 505 'load' 'dense_1_weights_V_lo_9' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 8 <SV = 7> <Delay = 12.6>
ST_8 : Operation 506 [1/2] (3.25ns)   --->   "%flat_array_V_load_8 = load i14* %flat_array_V_addr_8, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 506 'load' 'flat_array_V_load_8' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_8 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i14 %flat_array_V_load_8 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 507 'sext' 'sext_ln1192_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 508 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_8 = load i9* %dense_1_weights_V_ad_8, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 508 'load' 'dense_1_weights_V_lo_8' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_8 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i9 %dense_1_weights_V_lo_8 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 509 'sext' 'sext_ln1192_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 510 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln1192_8 = mul i22 %sext_ln1192_17, %sext_ln1192_16" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 510 'mul' 'mul_ln1192_8' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 511 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_8, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 511 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 512 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i22 %mul_ln1192_8, %shl_ln728_8" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 512 'add' 'add_ln1192_8' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 513 [1/2] (3.25ns)   --->   "%flat_array_V_load_9 = load i14* %flat_array_V_addr_9, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 513 'load' 'flat_array_V_load_9' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_8 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i14 %flat_array_V_load_9 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 514 'sext' 'sext_ln1192_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 515 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_9 = load i9* %dense_1_weights_V_ad_9, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 515 'load' 'dense_1_weights_V_lo_9' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_8 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i9 %dense_1_weights_V_lo_9 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 516 'sext' 'sext_ln1192_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 517 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_9)   --->   "%mul_ln1192_9 = mul i22 %sext_ln1192_19, %sext_ln1192_18" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 517 'mul' 'mul_ln1192_9' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_10 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_8, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 518 'partselect' 'tmp_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 519 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_10, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 519 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 520 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_9 = add i22 %mul_ln1192_9, %shl_ln728_9" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 520 'add' 'add_ln1192_9' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln14_11 = zext i9 %or_ln13_9 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 521 'zext' 'zext_ln14_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln1117_21 = zext i15 %add_ln1117_10 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 522 'zext' 'zext_ln1117_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 523 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_10 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_21" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 523 'getelementptr' 'dense_1_weights_V_ad_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 524 [1/1] (0.00ns)   --->   "%flat_array_V_addr_10 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_11" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 524 'getelementptr' 'flat_array_V_addr_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 525 [2/2] (3.25ns)   --->   "%flat_array_V_load_10 = load i14* %flat_array_V_addr_10, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 525 'load' 'flat_array_V_load_10' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_8 : Operation 526 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_10 = load i9* %dense_1_weights_V_ad_10, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 526 'load' 'dense_1_weights_V_lo_10' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_8 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_11 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_9, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 527 'partselect' 'tmp_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln14_12 = zext i9 %or_ln13_10 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 528 'zext' 'zext_ln14_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln1117_23 = zext i15 %add_ln1117_11 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 529 'zext' 'zext_ln1117_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 530 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_11 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_23" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 530 'getelementptr' 'dense_1_weights_V_ad_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 531 [1/1] (0.00ns)   --->   "%flat_array_V_addr_11 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_12" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 531 'getelementptr' 'flat_array_V_addr_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 532 [2/2] (3.25ns)   --->   "%flat_array_V_load_11 = load i14* %flat_array_V_addr_11, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 532 'load' 'flat_array_V_load_11' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_8 : Operation 533 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_11 = load i9* %dense_1_weights_V_ad_11, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 533 'load' 'dense_1_weights_V_lo_11' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 9 <SV = 8> <Delay = 12.6>
ST_9 : Operation 534 [1/2] (3.25ns)   --->   "%flat_array_V_load_10 = load i14* %flat_array_V_addr_10, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 534 'load' 'flat_array_V_load_10' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_9 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i14 %flat_array_V_load_10 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 535 'sext' 'sext_ln1192_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 536 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_10 = load i9* %dense_1_weights_V_ad_10, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 536 'load' 'dense_1_weights_V_lo_10' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_9 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i9 %dense_1_weights_V_lo_10 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 537 'sext' 'sext_ln1192_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 538 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_10)   --->   "%mul_ln1192_10 = mul i22 %sext_ln1192_21, %sext_ln1192_20" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 538 'mul' 'mul_ln1192_10' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 539 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_11, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 539 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 540 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_10 = add i22 %mul_ln1192_10, %shl_ln728_s" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 540 'add' 'add_ln1192_10' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 541 [1/2] (3.25ns)   --->   "%flat_array_V_load_11 = load i14* %flat_array_V_addr_11, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 541 'load' 'flat_array_V_load_11' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_9 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i14 %flat_array_V_load_11 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 542 'sext' 'sext_ln1192_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 543 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_11 = load i9* %dense_1_weights_V_ad_11, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 543 'load' 'dense_1_weights_V_lo_11' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_9 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i9 %dense_1_weights_V_lo_11 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 544 'sext' 'sext_ln1192_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 545 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_11)   --->   "%mul_ln1192_11 = mul i22 %sext_ln1192_23, %sext_ln1192_22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 545 'mul' 'mul_ln1192_11' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_12 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_10, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 546 'partselect' 'tmp_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 547 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_12, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 547 'bitconcatenate' 'shl_ln728_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 548 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_11 = add i22 %mul_ln1192_11, %shl_ln728_10" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 548 'add' 'add_ln1192_11' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln14_13 = zext i9 %or_ln13_11 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 549 'zext' 'zext_ln14_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln1117_25 = zext i15 %add_ln1117_12 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 550 'zext' 'zext_ln1117_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 551 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_12 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_25" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 551 'getelementptr' 'dense_1_weights_V_ad_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 552 [1/1] (0.00ns)   --->   "%flat_array_V_addr_12 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 552 'getelementptr' 'flat_array_V_addr_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 553 [2/2] (3.25ns)   --->   "%flat_array_V_load_12 = load i14* %flat_array_V_addr_12, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 553 'load' 'flat_array_V_load_12' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_9 : Operation 554 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_12 = load i9* %dense_1_weights_V_ad_12, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 554 'load' 'dense_1_weights_V_lo_12' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_9 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_13 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_11, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 555 'partselect' 'tmp_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln14_14 = zext i9 %or_ln13_12 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 556 'zext' 'zext_ln14_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln1117_27 = zext i15 %add_ln1117_13 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 557 'zext' 'zext_ln1117_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 558 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_13 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_27" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 558 'getelementptr' 'dense_1_weights_V_ad_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 559 [1/1] (0.00ns)   --->   "%flat_array_V_addr_13 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_14" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 559 'getelementptr' 'flat_array_V_addr_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 560 [2/2] (3.25ns)   --->   "%flat_array_V_load_13 = load i14* %flat_array_V_addr_13, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 560 'load' 'flat_array_V_load_13' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_9 : Operation 561 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_13 = load i9* %dense_1_weights_V_ad_13, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 561 'load' 'dense_1_weights_V_lo_13' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 10 <SV = 9> <Delay = 12.6>
ST_10 : Operation 562 [1/2] (3.25ns)   --->   "%flat_array_V_load_12 = load i14* %flat_array_V_addr_12, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 562 'load' 'flat_array_V_load_12' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_10 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i14 %flat_array_V_load_12 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 563 'sext' 'sext_ln1192_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 564 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_12 = load i9* %dense_1_weights_V_ad_12, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 564 'load' 'dense_1_weights_V_lo_12' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_10 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln1192_25 = sext i9 %dense_1_weights_V_lo_12 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 565 'sext' 'sext_ln1192_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 566 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln1192_12 = mul i22 %sext_ln1192_25, %sext_ln1192_24" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 566 'mul' 'mul_ln1192_12' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 567 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_13, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 567 'bitconcatenate' 'shl_ln728_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 568 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_12 = add i22 %mul_ln1192_12, %shl_ln728_11" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 568 'add' 'add_ln1192_12' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 569 [1/2] (3.25ns)   --->   "%flat_array_V_load_13 = load i14* %flat_array_V_addr_13, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 569 'load' 'flat_array_V_load_13' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_10 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i14 %flat_array_V_load_13 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 570 'sext' 'sext_ln1192_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 571 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_13 = load i9* %dense_1_weights_V_ad_13, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 571 'load' 'dense_1_weights_V_lo_13' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_10 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i9 %dense_1_weights_V_lo_13 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 572 'sext' 'sext_ln1192_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 573 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_13)   --->   "%mul_ln1192_13 = mul i22 %sext_ln1192_27, %sext_ln1192_26" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 573 'mul' 'mul_ln1192_13' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_14 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_12, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 574 'partselect' 'tmp_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 575 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_14, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 575 'bitconcatenate' 'shl_ln728_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 576 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_13 = add i22 %mul_ln1192_13, %shl_ln728_12" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 576 'add' 'add_ln1192_13' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln14_15 = zext i9 %or_ln13_13 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 577 'zext' 'zext_ln14_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln1117_29 = zext i15 %add_ln1117_14 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 578 'zext' 'zext_ln1117_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 579 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_14 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_29" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 579 'getelementptr' 'dense_1_weights_V_ad_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 580 [1/1] (0.00ns)   --->   "%flat_array_V_addr_14 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 580 'getelementptr' 'flat_array_V_addr_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 581 [2/2] (3.25ns)   --->   "%flat_array_V_load_14 = load i14* %flat_array_V_addr_14, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 581 'load' 'flat_array_V_load_14' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_10 : Operation 582 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_14 = load i9* %dense_1_weights_V_ad_14, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 582 'load' 'dense_1_weights_V_lo_14' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_10 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_15 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_13, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 583 'partselect' 'tmp_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln14_16 = zext i9 %or_ln13_14 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 584 'zext' 'zext_ln14_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln1117_31 = zext i15 %add_ln1117_15 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 585 'zext' 'zext_ln1117_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 586 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_15 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_31" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 586 'getelementptr' 'dense_1_weights_V_ad_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 587 [1/1] (0.00ns)   --->   "%flat_array_V_addr_15 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_16" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 587 'getelementptr' 'flat_array_V_addr_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 588 [2/2] (3.25ns)   --->   "%flat_array_V_load_15 = load i14* %flat_array_V_addr_15, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 588 'load' 'flat_array_V_load_15' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_10 : Operation 589 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_15 = load i9* %dense_1_weights_V_ad_15, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 589 'load' 'dense_1_weights_V_lo_15' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 11 <SV = 10> <Delay = 12.6>
ST_11 : Operation 590 [1/2] (3.25ns)   --->   "%flat_array_V_load_14 = load i14* %flat_array_V_addr_14, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 590 'load' 'flat_array_V_load_14' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_11 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i14 %flat_array_V_load_14 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 591 'sext' 'sext_ln1192_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 592 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_14 = load i9* %dense_1_weights_V_ad_14, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 592 'load' 'dense_1_weights_V_lo_14' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_11 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i9 %dense_1_weights_V_lo_14 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 593 'sext' 'sext_ln1192_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 594 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_14)   --->   "%mul_ln1192_14 = mul i22 %sext_ln1192_29, %sext_ln1192_28" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 594 'mul' 'mul_ln1192_14' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 595 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_15, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 595 'bitconcatenate' 'shl_ln728_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 596 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_14 = add i22 %mul_ln1192_14, %shl_ln728_13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 596 'add' 'add_ln1192_14' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 597 [1/2] (3.25ns)   --->   "%flat_array_V_load_15 = load i14* %flat_array_V_addr_15, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 597 'load' 'flat_array_V_load_15' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_11 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i14 %flat_array_V_load_15 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 598 'sext' 'sext_ln1192_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 599 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_15 = load i9* %dense_1_weights_V_ad_15, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 599 'load' 'dense_1_weights_V_lo_15' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_11 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln1192_31 = sext i9 %dense_1_weights_V_lo_15 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 600 'sext' 'sext_ln1192_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 601 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_15)   --->   "%mul_ln1192_15 = mul i22 %sext_ln1192_31, %sext_ln1192_30" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 601 'mul' 'mul_ln1192_15' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_16 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_14, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 602 'partselect' 'tmp_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 603 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_16, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 603 'bitconcatenate' 'shl_ln728_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 604 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_15 = add i22 %mul_ln1192_15, %shl_ln728_14" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 604 'add' 'add_ln1192_15' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln14_17 = zext i9 %add_ln13 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 605 'zext' 'zext_ln14_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln1117_33 = zext i15 %add_ln1117_16 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 606 'zext' 'zext_ln1117_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 607 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_16 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_33" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 607 'getelementptr' 'dense_1_weights_V_ad_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 608 [1/1] (0.00ns)   --->   "%flat_array_V_addr_16 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_17" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 608 'getelementptr' 'flat_array_V_addr_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 609 [2/2] (3.25ns)   --->   "%flat_array_V_load_16 = load i14* %flat_array_V_addr_16, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 609 'load' 'flat_array_V_load_16' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_11 : Operation 610 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_16 = load i9* %dense_1_weights_V_ad_16, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 610 'load' 'dense_1_weights_V_lo_16' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_11 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_17 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_15, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 611 'partselect' 'tmp_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln14_18 = zext i9 %add_ln13_1 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 612 'zext' 'zext_ln14_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln1117_35 = zext i15 %add_ln1117_17 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 613 'zext' 'zext_ln1117_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 614 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_17 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_35" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 614 'getelementptr' 'dense_1_weights_V_ad_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 615 [1/1] (0.00ns)   --->   "%flat_array_V_addr_17 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_18" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 615 'getelementptr' 'flat_array_V_addr_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 616 [2/2] (3.25ns)   --->   "%flat_array_V_load_17 = load i14* %flat_array_V_addr_17, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 616 'load' 'flat_array_V_load_17' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_11 : Operation 617 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_17 = load i9* %dense_1_weights_V_ad_17, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 617 'load' 'dense_1_weights_V_lo_17' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 12 <SV = 11> <Delay = 12.6>
ST_12 : Operation 618 [1/2] (3.25ns)   --->   "%flat_array_V_load_16 = load i14* %flat_array_V_addr_16, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 618 'load' 'flat_array_V_load_16' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_12 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln1192_32 = sext i14 %flat_array_V_load_16 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 619 'sext' 'sext_ln1192_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 620 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_16 = load i9* %dense_1_weights_V_ad_16, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 620 'load' 'dense_1_weights_V_lo_16' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_12 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln1192_33 = sext i9 %dense_1_weights_V_lo_16 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 621 'sext' 'sext_ln1192_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 622 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_16)   --->   "%mul_ln1192_16 = mul i22 %sext_ln1192_33, %sext_ln1192_32" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 622 'mul' 'mul_ln1192_16' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 623 [1/1] (0.00ns)   --->   "%shl_ln728_15 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_17, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 623 'bitconcatenate' 'shl_ln728_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 624 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_16 = add i22 %mul_ln1192_16, %shl_ln728_15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 624 'add' 'add_ln1192_16' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 625 [1/2] (3.25ns)   --->   "%flat_array_V_load_17 = load i14* %flat_array_V_addr_17, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 625 'load' 'flat_array_V_load_17' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_12 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln1192_34 = sext i14 %flat_array_V_load_17 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 626 'sext' 'sext_ln1192_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 627 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_17 = load i9* %dense_1_weights_V_ad_17, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 627 'load' 'dense_1_weights_V_lo_17' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_12 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln1192_35 = sext i9 %dense_1_weights_V_lo_17 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 628 'sext' 'sext_ln1192_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 629 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_17)   --->   "%mul_ln1192_17 = mul i22 %sext_ln1192_35, %sext_ln1192_34" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 629 'mul' 'mul_ln1192_17' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_18 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_16, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 630 'partselect' 'tmp_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 631 [1/1] (0.00ns)   --->   "%shl_ln728_16 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_18, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 631 'bitconcatenate' 'shl_ln728_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 632 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_17 = add i22 %mul_ln1192_17, %shl_ln728_16" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 632 'add' 'add_ln1192_17' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln14_19 = zext i9 %add_ln13_2 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 633 'zext' 'zext_ln14_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln1117_37 = zext i15 %add_ln1117_18 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 634 'zext' 'zext_ln1117_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 635 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_18 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_37" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 635 'getelementptr' 'dense_1_weights_V_ad_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 636 [1/1] (0.00ns)   --->   "%flat_array_V_addr_18 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_19" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 636 'getelementptr' 'flat_array_V_addr_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 637 [2/2] (3.25ns)   --->   "%flat_array_V_load_18 = load i14* %flat_array_V_addr_18, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 637 'load' 'flat_array_V_load_18' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_12 : Operation 638 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_18 = load i9* %dense_1_weights_V_ad_18, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 638 'load' 'dense_1_weights_V_lo_18' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_12 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_19 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_17, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 639 'partselect' 'tmp_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln14_20 = zext i9 %add_ln13_3 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 640 'zext' 'zext_ln14_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln1117_39 = zext i15 %add_ln1117_19 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 641 'zext' 'zext_ln1117_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 642 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_19 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_39" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 642 'getelementptr' 'dense_1_weights_V_ad_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 643 [1/1] (0.00ns)   --->   "%flat_array_V_addr_19 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_20" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 643 'getelementptr' 'flat_array_V_addr_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 644 [2/2] (3.25ns)   --->   "%flat_array_V_load_19 = load i14* %flat_array_V_addr_19, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 644 'load' 'flat_array_V_load_19' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_12 : Operation 645 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_19 = load i9* %dense_1_weights_V_ad_19, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 645 'load' 'dense_1_weights_V_lo_19' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 13 <SV = 12> <Delay = 12.6>
ST_13 : Operation 646 [1/2] (3.25ns)   --->   "%flat_array_V_load_18 = load i14* %flat_array_V_addr_18, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 646 'load' 'flat_array_V_load_18' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_13 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln1192_36 = sext i14 %flat_array_V_load_18 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 647 'sext' 'sext_ln1192_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 648 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_18 = load i9* %dense_1_weights_V_ad_18, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 648 'load' 'dense_1_weights_V_lo_18' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_13 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln1192_37 = sext i9 %dense_1_weights_V_lo_18 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 649 'sext' 'sext_ln1192_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 650 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_18)   --->   "%mul_ln1192_18 = mul i22 %sext_ln1192_37, %sext_ln1192_36" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 650 'mul' 'mul_ln1192_18' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 651 [1/1] (0.00ns)   --->   "%shl_ln728_17 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_19, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 651 'bitconcatenate' 'shl_ln728_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 652 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_18 = add i22 %mul_ln1192_18, %shl_ln728_17" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 652 'add' 'add_ln1192_18' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 653 [1/2] (3.25ns)   --->   "%flat_array_V_load_19 = load i14* %flat_array_V_addr_19, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 653 'load' 'flat_array_V_load_19' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_13 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln1192_38 = sext i14 %flat_array_V_load_19 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 654 'sext' 'sext_ln1192_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 655 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_19 = load i9* %dense_1_weights_V_ad_19, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 655 'load' 'dense_1_weights_V_lo_19' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_13 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln1192_39 = sext i9 %dense_1_weights_V_lo_19 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 656 'sext' 'sext_ln1192_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 657 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_19)   --->   "%mul_ln1192_19 = mul i22 %sext_ln1192_39, %sext_ln1192_38" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 657 'mul' 'mul_ln1192_19' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_20 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_18, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 658 'partselect' 'tmp_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 659 [1/1] (0.00ns)   --->   "%shl_ln728_18 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_20, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 659 'bitconcatenate' 'shl_ln728_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 660 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_19 = add i22 %mul_ln1192_19, %shl_ln728_18" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 660 'add' 'add_ln1192_19' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln14_21 = zext i9 %add_ln13_4 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 661 'zext' 'zext_ln14_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln1117_41 = zext i15 %add_ln1117_20 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 662 'zext' 'zext_ln1117_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 663 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_20 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_41" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 663 'getelementptr' 'dense_1_weights_V_ad_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 664 [1/1] (0.00ns)   --->   "%flat_array_V_addr_20 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_21" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 664 'getelementptr' 'flat_array_V_addr_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 665 [2/2] (3.25ns)   --->   "%flat_array_V_load_20 = load i14* %flat_array_V_addr_20, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 665 'load' 'flat_array_V_load_20' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_13 : Operation 666 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_20 = load i9* %dense_1_weights_V_ad_20, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 666 'load' 'dense_1_weights_V_lo_20' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_13 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_21 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_19, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 667 'partselect' 'tmp_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln14_22 = zext i9 %add_ln13_5 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 668 'zext' 'zext_ln14_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln1117_43 = zext i15 %add_ln1117_21 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 669 'zext' 'zext_ln1117_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 670 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_21 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_43" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 670 'getelementptr' 'dense_1_weights_V_ad_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 671 [1/1] (0.00ns)   --->   "%flat_array_V_addr_21 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 671 'getelementptr' 'flat_array_V_addr_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 672 [2/2] (3.25ns)   --->   "%flat_array_V_load_21 = load i14* %flat_array_V_addr_21, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 672 'load' 'flat_array_V_load_21' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_13 : Operation 673 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_21 = load i9* %dense_1_weights_V_ad_21, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 673 'load' 'dense_1_weights_V_lo_21' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 14 <SV = 13> <Delay = 12.6>
ST_14 : Operation 674 [1/2] (3.25ns)   --->   "%flat_array_V_load_20 = load i14* %flat_array_V_addr_20, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 674 'load' 'flat_array_V_load_20' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_14 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln1192_40 = sext i14 %flat_array_V_load_20 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 675 'sext' 'sext_ln1192_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 676 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_20 = load i9* %dense_1_weights_V_ad_20, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 676 'load' 'dense_1_weights_V_lo_20' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_14 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln1192_41 = sext i9 %dense_1_weights_V_lo_20 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 677 'sext' 'sext_ln1192_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 678 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1192_20 = mul i22 %sext_ln1192_41, %sext_ln1192_40" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 678 'mul' 'mul_ln1192_20' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 679 [1/1] (0.00ns)   --->   "%shl_ln728_19 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_21, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 679 'bitconcatenate' 'shl_ln728_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 680 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_20 = add i22 %mul_ln1192_20, %shl_ln728_19" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 680 'add' 'add_ln1192_20' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 681 [1/2] (3.25ns)   --->   "%flat_array_V_load_21 = load i14* %flat_array_V_addr_21, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 681 'load' 'flat_array_V_load_21' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_14 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln1192_42 = sext i14 %flat_array_V_load_21 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 682 'sext' 'sext_ln1192_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 683 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_21 = load i9* %dense_1_weights_V_ad_21, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 683 'load' 'dense_1_weights_V_lo_21' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_14 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln1192_43 = sext i9 %dense_1_weights_V_lo_21 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 684 'sext' 'sext_ln1192_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 685 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_21)   --->   "%mul_ln1192_21 = mul i22 %sext_ln1192_43, %sext_ln1192_42" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 685 'mul' 'mul_ln1192_21' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_22 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_20, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 686 'partselect' 'tmp_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 687 [1/1] (0.00ns)   --->   "%shl_ln728_20 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_22, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 687 'bitconcatenate' 'shl_ln728_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 688 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_21 = add i22 %mul_ln1192_21, %shl_ln728_20" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 688 'add' 'add_ln1192_21' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln14_23 = zext i9 %add_ln13_6 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 689 'zext' 'zext_ln14_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln1117_45 = zext i15 %add_ln1117_22 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 690 'zext' 'zext_ln1117_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 691 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_22 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_45" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 691 'getelementptr' 'dense_1_weights_V_ad_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 692 [1/1] (0.00ns)   --->   "%flat_array_V_addr_22 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_23" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 692 'getelementptr' 'flat_array_V_addr_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 693 [2/2] (3.25ns)   --->   "%flat_array_V_load_22 = load i14* %flat_array_V_addr_22, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 693 'load' 'flat_array_V_load_22' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_14 : Operation 694 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_22 = load i9* %dense_1_weights_V_ad_22, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 694 'load' 'dense_1_weights_V_lo_22' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_14 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_23 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_21, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 695 'partselect' 'tmp_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln14_24 = zext i9 %add_ln13_7 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 696 'zext' 'zext_ln14_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln1117_47 = zext i15 %add_ln1117_23 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 697 'zext' 'zext_ln1117_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 698 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_23 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_47" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 698 'getelementptr' 'dense_1_weights_V_ad_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 699 [1/1] (0.00ns)   --->   "%flat_array_V_addr_23 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_24" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 699 'getelementptr' 'flat_array_V_addr_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 700 [2/2] (3.25ns)   --->   "%flat_array_V_load_23 = load i14* %flat_array_V_addr_23, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 700 'load' 'flat_array_V_load_23' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_14 : Operation 701 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_23 = load i9* %dense_1_weights_V_ad_23, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 701 'load' 'dense_1_weights_V_lo_23' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 15 <SV = 14> <Delay = 12.6>
ST_15 : Operation 702 [1/2] (3.25ns)   --->   "%flat_array_V_load_22 = load i14* %flat_array_V_addr_22, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 702 'load' 'flat_array_V_load_22' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_15 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln1192_44 = sext i14 %flat_array_V_load_22 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 703 'sext' 'sext_ln1192_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 704 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_22 = load i9* %dense_1_weights_V_ad_22, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 704 'load' 'dense_1_weights_V_lo_22' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_15 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln1192_45 = sext i9 %dense_1_weights_V_lo_22 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 705 'sext' 'sext_ln1192_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 706 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_22)   --->   "%mul_ln1192_22 = mul i22 %sext_ln1192_45, %sext_ln1192_44" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 706 'mul' 'mul_ln1192_22' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 707 [1/1] (0.00ns)   --->   "%shl_ln728_21 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_23, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 707 'bitconcatenate' 'shl_ln728_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 708 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_22 = add i22 %mul_ln1192_22, %shl_ln728_21" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 708 'add' 'add_ln1192_22' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 709 [1/2] (3.25ns)   --->   "%flat_array_V_load_23 = load i14* %flat_array_V_addr_23, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 709 'load' 'flat_array_V_load_23' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_15 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln1192_46 = sext i14 %flat_array_V_load_23 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 710 'sext' 'sext_ln1192_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 711 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_23 = load i9* %dense_1_weights_V_ad_23, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 711 'load' 'dense_1_weights_V_lo_23' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_15 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln1192_47 = sext i9 %dense_1_weights_V_lo_23 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 712 'sext' 'sext_ln1192_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 713 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_23)   --->   "%mul_ln1192_23 = mul i22 %sext_ln1192_47, %sext_ln1192_46" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 713 'mul' 'mul_ln1192_23' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_24 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_22, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 714 'partselect' 'tmp_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 715 [1/1] (0.00ns)   --->   "%shl_ln728_22 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_24, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 715 'bitconcatenate' 'shl_ln728_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 716 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_23 = add i22 %mul_ln1192_23, %shl_ln728_22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 716 'add' 'add_ln1192_23' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln14_25 = zext i9 %add_ln13_8 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 717 'zext' 'zext_ln14_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln1117_49 = zext i15 %add_ln1117_24 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 718 'zext' 'zext_ln1117_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 719 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_24 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_49" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 719 'getelementptr' 'dense_1_weights_V_ad_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 720 [1/1] (0.00ns)   --->   "%flat_array_V_addr_24 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_25" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 720 'getelementptr' 'flat_array_V_addr_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 721 [2/2] (3.25ns)   --->   "%flat_array_V_load_24 = load i14* %flat_array_V_addr_24, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 721 'load' 'flat_array_V_load_24' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_15 : Operation 722 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_24 = load i9* %dense_1_weights_V_ad_24, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 722 'load' 'dense_1_weights_V_lo_24' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_15 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_25 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_23, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 723 'partselect' 'tmp_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln14_26 = zext i9 %add_ln13_9 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 724 'zext' 'zext_ln14_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln1117_51 = zext i15 %add_ln1117_25 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 725 'zext' 'zext_ln1117_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 726 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_25 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_51" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 726 'getelementptr' 'dense_1_weights_V_ad_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 727 [1/1] (0.00ns)   --->   "%flat_array_V_addr_25 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_26" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 727 'getelementptr' 'flat_array_V_addr_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 728 [2/2] (3.25ns)   --->   "%flat_array_V_load_25 = load i14* %flat_array_V_addr_25, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 728 'load' 'flat_array_V_load_25' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_15 : Operation 729 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_25 = load i9* %dense_1_weights_V_ad_25, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 729 'load' 'dense_1_weights_V_lo_25' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 16 <SV = 15> <Delay = 12.6>
ST_16 : Operation 730 [1/2] (3.25ns)   --->   "%flat_array_V_load_24 = load i14* %flat_array_V_addr_24, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 730 'load' 'flat_array_V_load_24' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_16 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln1192_48 = sext i14 %flat_array_V_load_24 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 731 'sext' 'sext_ln1192_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 732 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_24 = load i9* %dense_1_weights_V_ad_24, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 732 'load' 'dense_1_weights_V_lo_24' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_16 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln1192_49 = sext i9 %dense_1_weights_V_lo_24 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 733 'sext' 'sext_ln1192_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 734 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_24)   --->   "%mul_ln1192_24 = mul i22 %sext_ln1192_49, %sext_ln1192_48" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 734 'mul' 'mul_ln1192_24' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 735 [1/1] (0.00ns)   --->   "%shl_ln728_23 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_25, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 735 'bitconcatenate' 'shl_ln728_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 736 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_24 = add i22 %mul_ln1192_24, %shl_ln728_23" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 736 'add' 'add_ln1192_24' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 737 [1/2] (3.25ns)   --->   "%flat_array_V_load_25 = load i14* %flat_array_V_addr_25, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 737 'load' 'flat_array_V_load_25' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_16 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln1192_50 = sext i14 %flat_array_V_load_25 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 738 'sext' 'sext_ln1192_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 739 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_25 = load i9* %dense_1_weights_V_ad_25, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 739 'load' 'dense_1_weights_V_lo_25' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_16 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln1192_51 = sext i9 %dense_1_weights_V_lo_25 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 740 'sext' 'sext_ln1192_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 741 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_25)   --->   "%mul_ln1192_25 = mul i22 %sext_ln1192_51, %sext_ln1192_50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 741 'mul' 'mul_ln1192_25' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_26 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_24, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 742 'partselect' 'tmp_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 743 [1/1] (0.00ns)   --->   "%shl_ln728_24 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_26, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 743 'bitconcatenate' 'shl_ln728_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 744 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_25 = add i22 %mul_ln1192_25, %shl_ln728_24" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 744 'add' 'add_ln1192_25' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln14_27 = zext i9 %add_ln13_10 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 745 'zext' 'zext_ln14_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln1117_53 = zext i15 %add_ln1117_26 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 746 'zext' 'zext_ln1117_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 747 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_26 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_53" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 747 'getelementptr' 'dense_1_weights_V_ad_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 748 [1/1] (0.00ns)   --->   "%flat_array_V_addr_26 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_27" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 748 'getelementptr' 'flat_array_V_addr_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 749 [2/2] (3.25ns)   --->   "%flat_array_V_load_26 = load i14* %flat_array_V_addr_26, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 749 'load' 'flat_array_V_load_26' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_16 : Operation 750 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_26 = load i9* %dense_1_weights_V_ad_26, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 750 'load' 'dense_1_weights_V_lo_26' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_16 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_27 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_25, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 751 'partselect' 'tmp_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln14_28 = zext i9 %add_ln13_11 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 752 'zext' 'zext_ln14_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln1117_55 = zext i15 %add_ln1117_27 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 753 'zext' 'zext_ln1117_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 754 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_27 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_55" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 754 'getelementptr' 'dense_1_weights_V_ad_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 755 [1/1] (0.00ns)   --->   "%flat_array_V_addr_27 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_28" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 755 'getelementptr' 'flat_array_V_addr_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 756 [2/2] (3.25ns)   --->   "%flat_array_V_load_27 = load i14* %flat_array_V_addr_27, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 756 'load' 'flat_array_V_load_27' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_16 : Operation 757 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_27 = load i9* %dense_1_weights_V_ad_27, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 757 'load' 'dense_1_weights_V_lo_27' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 17 <SV = 16> <Delay = 12.6>
ST_17 : Operation 758 [1/2] (3.25ns)   --->   "%flat_array_V_load_26 = load i14* %flat_array_V_addr_26, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 758 'load' 'flat_array_V_load_26' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_17 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln1192_52 = sext i14 %flat_array_V_load_26 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 759 'sext' 'sext_ln1192_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 760 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_26 = load i9* %dense_1_weights_V_ad_26, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 760 'load' 'dense_1_weights_V_lo_26' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_17 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln1192_53 = sext i9 %dense_1_weights_V_lo_26 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 761 'sext' 'sext_ln1192_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 762 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_26)   --->   "%mul_ln1192_26 = mul i22 %sext_ln1192_53, %sext_ln1192_52" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 762 'mul' 'mul_ln1192_26' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 763 [1/1] (0.00ns)   --->   "%shl_ln728_25 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_27, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 763 'bitconcatenate' 'shl_ln728_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 764 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_26 = add i22 %mul_ln1192_26, %shl_ln728_25" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 764 'add' 'add_ln1192_26' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 765 [1/2] (3.25ns)   --->   "%flat_array_V_load_27 = load i14* %flat_array_V_addr_27, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 765 'load' 'flat_array_V_load_27' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_17 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln1192_54 = sext i14 %flat_array_V_load_27 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 766 'sext' 'sext_ln1192_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 767 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_27 = load i9* %dense_1_weights_V_ad_27, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 767 'load' 'dense_1_weights_V_lo_27' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_17 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln1192_55 = sext i9 %dense_1_weights_V_lo_27 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 768 'sext' 'sext_ln1192_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 769 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_27)   --->   "%mul_ln1192_27 = mul i22 %sext_ln1192_55, %sext_ln1192_54" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 769 'mul' 'mul_ln1192_27' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_28 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_26, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 770 'partselect' 'tmp_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 771 [1/1] (0.00ns)   --->   "%shl_ln728_26 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_28, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 771 'bitconcatenate' 'shl_ln728_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 772 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_27 = add i22 %mul_ln1192_27, %shl_ln728_26" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 772 'add' 'add_ln1192_27' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln14_29 = zext i9 %add_ln13_12 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 773 'zext' 'zext_ln14_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln1117_57 = zext i15 %add_ln1117_28 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 774 'zext' 'zext_ln1117_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 775 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_28 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_57" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 775 'getelementptr' 'dense_1_weights_V_ad_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 776 [1/1] (0.00ns)   --->   "%flat_array_V_addr_28 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_29" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 776 'getelementptr' 'flat_array_V_addr_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 777 [2/2] (3.25ns)   --->   "%flat_array_V_load_28 = load i14* %flat_array_V_addr_28, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 777 'load' 'flat_array_V_load_28' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_17 : Operation 778 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_28 = load i9* %dense_1_weights_V_ad_28, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 778 'load' 'dense_1_weights_V_lo_28' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_17 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_29 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_27, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 779 'partselect' 'tmp_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln14_30 = zext i9 %add_ln13_13 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 780 'zext' 'zext_ln14_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln1117_59 = zext i15 %add_ln1117_29 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 781 'zext' 'zext_ln1117_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 782 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_29 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_59" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 782 'getelementptr' 'dense_1_weights_V_ad_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 783 [1/1] (0.00ns)   --->   "%flat_array_V_addr_29 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_30" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 783 'getelementptr' 'flat_array_V_addr_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 784 [2/2] (3.25ns)   --->   "%flat_array_V_load_29 = load i14* %flat_array_V_addr_29, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 784 'load' 'flat_array_V_load_29' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_17 : Operation 785 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_29 = load i9* %dense_1_weights_V_ad_29, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 785 'load' 'dense_1_weights_V_lo_29' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 18 <SV = 17> <Delay = 12.6>
ST_18 : Operation 786 [1/2] (3.25ns)   --->   "%flat_array_V_load_28 = load i14* %flat_array_V_addr_28, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 786 'load' 'flat_array_V_load_28' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_18 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln1192_56 = sext i14 %flat_array_V_load_28 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 787 'sext' 'sext_ln1192_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 788 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_28 = load i9* %dense_1_weights_V_ad_28, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 788 'load' 'dense_1_weights_V_lo_28' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_18 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln1192_57 = sext i9 %dense_1_weights_V_lo_28 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 789 'sext' 'sext_ln1192_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 790 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_28)   --->   "%mul_ln1192_28 = mul i22 %sext_ln1192_57, %sext_ln1192_56" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 790 'mul' 'mul_ln1192_28' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 791 [1/1] (0.00ns)   --->   "%shl_ln728_27 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_29, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 791 'bitconcatenate' 'shl_ln728_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 792 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_28 = add i22 %mul_ln1192_28, %shl_ln728_27" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 792 'add' 'add_ln1192_28' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 793 [1/2] (3.25ns)   --->   "%flat_array_V_load_29 = load i14* %flat_array_V_addr_29, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 793 'load' 'flat_array_V_load_29' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_18 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln1192_58 = sext i14 %flat_array_V_load_29 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 794 'sext' 'sext_ln1192_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 795 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_29 = load i9* %dense_1_weights_V_ad_29, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 795 'load' 'dense_1_weights_V_lo_29' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_18 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln1192_59 = sext i9 %dense_1_weights_V_lo_29 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 796 'sext' 'sext_ln1192_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 797 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_29)   --->   "%mul_ln1192_29 = mul i22 %sext_ln1192_59, %sext_ln1192_58" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 797 'mul' 'mul_ln1192_29' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_30 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_28, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 798 'partselect' 'tmp_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 799 [1/1] (0.00ns)   --->   "%shl_ln728_28 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_30, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 799 'bitconcatenate' 'shl_ln728_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 800 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_29 = add i22 %mul_ln1192_29, %shl_ln728_28" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 800 'add' 'add_ln1192_29' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln14_31 = zext i9 %add_ln13_14 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 801 'zext' 'zext_ln14_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln1117_61 = zext i15 %add_ln1117_30 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 802 'zext' 'zext_ln1117_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 803 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_30 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_61" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 803 'getelementptr' 'dense_1_weights_V_ad_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 804 [1/1] (0.00ns)   --->   "%flat_array_V_addr_30 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_31" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 804 'getelementptr' 'flat_array_V_addr_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 805 [2/2] (3.25ns)   --->   "%flat_array_V_load_30 = load i14* %flat_array_V_addr_30, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 805 'load' 'flat_array_V_load_30' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_18 : Operation 806 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_30 = load i9* %dense_1_weights_V_ad_30, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 806 'load' 'dense_1_weights_V_lo_30' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_18 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_31 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_29, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 807 'partselect' 'tmp_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln14_32 = zext i9 %add_ln13_15 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 808 'zext' 'zext_ln14_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln1117_63 = zext i15 %add_ln1117_31 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 809 'zext' 'zext_ln1117_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 810 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_31 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_63" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 810 'getelementptr' 'dense_1_weights_V_ad_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 811 [1/1] (0.00ns)   --->   "%flat_array_V_addr_31 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_32" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 811 'getelementptr' 'flat_array_V_addr_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 812 [2/2] (3.25ns)   --->   "%flat_array_V_load_31 = load i14* %flat_array_V_addr_31, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 812 'load' 'flat_array_V_load_31' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_18 : Operation 813 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_31 = load i9* %dense_1_weights_V_ad_31, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 813 'load' 'dense_1_weights_V_lo_31' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 19 <SV = 18> <Delay = 12.6>
ST_19 : Operation 814 [1/2] (3.25ns)   --->   "%flat_array_V_load_30 = load i14* %flat_array_V_addr_30, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 814 'load' 'flat_array_V_load_30' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_19 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln1192_60 = sext i14 %flat_array_V_load_30 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 815 'sext' 'sext_ln1192_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 816 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_30 = load i9* %dense_1_weights_V_ad_30, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 816 'load' 'dense_1_weights_V_lo_30' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_19 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln1192_61 = sext i9 %dense_1_weights_V_lo_30 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 817 'sext' 'sext_ln1192_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 818 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_30)   --->   "%mul_ln1192_30 = mul i22 %sext_ln1192_61, %sext_ln1192_60" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 818 'mul' 'mul_ln1192_30' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 819 [1/1] (0.00ns)   --->   "%shl_ln728_29 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_31, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 819 'bitconcatenate' 'shl_ln728_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 820 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_30 = add i22 %mul_ln1192_30, %shl_ln728_29" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 820 'add' 'add_ln1192_30' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 821 [1/2] (3.25ns)   --->   "%flat_array_V_load_31 = load i14* %flat_array_V_addr_31, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 821 'load' 'flat_array_V_load_31' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_19 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln1192_62 = sext i14 %flat_array_V_load_31 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 822 'sext' 'sext_ln1192_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 823 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_31 = load i9* %dense_1_weights_V_ad_31, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 823 'load' 'dense_1_weights_V_lo_31' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_19 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln1192_63 = sext i9 %dense_1_weights_V_lo_31 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 824 'sext' 'sext_ln1192_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 825 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_31)   --->   "%mul_ln1192_31 = mul i22 %sext_ln1192_63, %sext_ln1192_62" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 825 'mul' 'mul_ln1192_31' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_32 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_30, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 826 'partselect' 'tmp_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 827 [1/1] (0.00ns)   --->   "%shl_ln728_30 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_32, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 827 'bitconcatenate' 'shl_ln728_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 828 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_31 = add i22 %mul_ln1192_31, %shl_ln728_30" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 828 'add' 'add_ln1192_31' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln14_33 = zext i9 %add_ln13_16 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 829 'zext' 'zext_ln14_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln1117_65 = zext i15 %add_ln1117_32 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 830 'zext' 'zext_ln1117_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 831 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_32 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_65" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 831 'getelementptr' 'dense_1_weights_V_ad_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 832 [1/1] (0.00ns)   --->   "%flat_array_V_addr_32 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_33" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 832 'getelementptr' 'flat_array_V_addr_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 833 [2/2] (3.25ns)   --->   "%flat_array_V_load_32 = load i14* %flat_array_V_addr_32, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 833 'load' 'flat_array_V_load_32' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_19 : Operation 834 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_32 = load i9* %dense_1_weights_V_ad_32, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 834 'load' 'dense_1_weights_V_lo_32' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_19 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_33 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_31, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 835 'partselect' 'tmp_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln14_34 = zext i9 %add_ln13_17 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 836 'zext' 'zext_ln14_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln1117_67 = zext i15 %add_ln1117_33 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 837 'zext' 'zext_ln1117_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 838 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_33 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_67" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 838 'getelementptr' 'dense_1_weights_V_ad_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 839 [1/1] (0.00ns)   --->   "%flat_array_V_addr_33 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_34" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 839 'getelementptr' 'flat_array_V_addr_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 840 [2/2] (3.25ns)   --->   "%flat_array_V_load_33 = load i14* %flat_array_V_addr_33, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 840 'load' 'flat_array_V_load_33' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_19 : Operation 841 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_33 = load i9* %dense_1_weights_V_ad_33, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 841 'load' 'dense_1_weights_V_lo_33' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 20 <SV = 19> <Delay = 12.6>
ST_20 : Operation 842 [1/2] (3.25ns)   --->   "%flat_array_V_load_32 = load i14* %flat_array_V_addr_32, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 842 'load' 'flat_array_V_load_32' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_20 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln1192_64 = sext i14 %flat_array_V_load_32 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 843 'sext' 'sext_ln1192_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 844 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_32 = load i9* %dense_1_weights_V_ad_32, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 844 'load' 'dense_1_weights_V_lo_32' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_20 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln1192_65 = sext i9 %dense_1_weights_V_lo_32 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 845 'sext' 'sext_ln1192_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 846 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_32)   --->   "%mul_ln1192_32 = mul i22 %sext_ln1192_65, %sext_ln1192_64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 846 'mul' 'mul_ln1192_32' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 847 [1/1] (0.00ns)   --->   "%shl_ln728_31 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_33, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 847 'bitconcatenate' 'shl_ln728_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 848 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_32 = add i22 %mul_ln1192_32, %shl_ln728_31" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 848 'add' 'add_ln1192_32' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 849 [1/2] (3.25ns)   --->   "%flat_array_V_load_33 = load i14* %flat_array_V_addr_33, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 849 'load' 'flat_array_V_load_33' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_20 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln1192_66 = sext i14 %flat_array_V_load_33 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 850 'sext' 'sext_ln1192_66' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 851 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_33 = load i9* %dense_1_weights_V_ad_33, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 851 'load' 'dense_1_weights_V_lo_33' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_20 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln1192_67 = sext i9 %dense_1_weights_V_lo_33 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 852 'sext' 'sext_ln1192_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 853 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_33)   --->   "%mul_ln1192_33 = mul i22 %sext_ln1192_67, %sext_ln1192_66" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 853 'mul' 'mul_ln1192_33' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_34 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_32, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 854 'partselect' 'tmp_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 855 [1/1] (0.00ns)   --->   "%shl_ln728_32 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_34, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 855 'bitconcatenate' 'shl_ln728_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 856 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_33 = add i22 %mul_ln1192_33, %shl_ln728_32" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 856 'add' 'add_ln1192_33' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln14_35 = zext i9 %add_ln13_18 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 857 'zext' 'zext_ln14_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln1117_69 = zext i15 %add_ln1117_34 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 858 'zext' 'zext_ln1117_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 859 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_34 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_69" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 859 'getelementptr' 'dense_1_weights_V_ad_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 860 [1/1] (0.00ns)   --->   "%flat_array_V_addr_34 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_35" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 860 'getelementptr' 'flat_array_V_addr_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 861 [2/2] (3.25ns)   --->   "%flat_array_V_load_34 = load i14* %flat_array_V_addr_34, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 861 'load' 'flat_array_V_load_34' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_20 : Operation 862 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_34 = load i9* %dense_1_weights_V_ad_34, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 862 'load' 'dense_1_weights_V_lo_34' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_20 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_35 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_33, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 863 'partselect' 'tmp_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln14_36 = zext i9 %add_ln13_19 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 864 'zext' 'zext_ln14_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln1117_71 = zext i15 %add_ln1117_35 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 865 'zext' 'zext_ln1117_71' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 866 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_35 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_71" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 866 'getelementptr' 'dense_1_weights_V_ad_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 867 [1/1] (0.00ns)   --->   "%flat_array_V_addr_35 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_36" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 867 'getelementptr' 'flat_array_V_addr_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 868 [2/2] (3.25ns)   --->   "%flat_array_V_load_35 = load i14* %flat_array_V_addr_35, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 868 'load' 'flat_array_V_load_35' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_20 : Operation 869 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_35 = load i9* %dense_1_weights_V_ad_35, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 869 'load' 'dense_1_weights_V_lo_35' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 21 <SV = 20> <Delay = 12.6>
ST_21 : Operation 870 [1/2] (3.25ns)   --->   "%flat_array_V_load_34 = load i14* %flat_array_V_addr_34, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 870 'load' 'flat_array_V_load_34' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_21 : Operation 871 [1/1] (0.00ns)   --->   "%sext_ln1192_68 = sext i14 %flat_array_V_load_34 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 871 'sext' 'sext_ln1192_68' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 872 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_34 = load i9* %dense_1_weights_V_ad_34, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 872 'load' 'dense_1_weights_V_lo_34' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_21 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln1192_69 = sext i9 %dense_1_weights_V_lo_34 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 873 'sext' 'sext_ln1192_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 874 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_34)   --->   "%mul_ln1192_34 = mul i22 %sext_ln1192_69, %sext_ln1192_68" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 874 'mul' 'mul_ln1192_34' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 875 [1/1] (0.00ns)   --->   "%shl_ln728_33 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_35, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 875 'bitconcatenate' 'shl_ln728_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 876 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_34 = add i22 %mul_ln1192_34, %shl_ln728_33" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 876 'add' 'add_ln1192_34' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 877 [1/2] (3.25ns)   --->   "%flat_array_V_load_35 = load i14* %flat_array_V_addr_35, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 877 'load' 'flat_array_V_load_35' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_21 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln1192_70 = sext i14 %flat_array_V_load_35 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 878 'sext' 'sext_ln1192_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 879 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_35 = load i9* %dense_1_weights_V_ad_35, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 879 'load' 'dense_1_weights_V_lo_35' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_21 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln1192_71 = sext i9 %dense_1_weights_V_lo_35 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 880 'sext' 'sext_ln1192_71' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 881 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_35)   --->   "%mul_ln1192_35 = mul i22 %sext_ln1192_71, %sext_ln1192_70" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 881 'mul' 'mul_ln1192_35' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_36 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_34, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 882 'partselect' 'tmp_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 883 [1/1] (0.00ns)   --->   "%shl_ln728_34 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_36, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 883 'bitconcatenate' 'shl_ln728_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 884 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_35 = add i22 %mul_ln1192_35, %shl_ln728_34" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 884 'add' 'add_ln1192_35' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln14_37 = zext i9 %add_ln13_20 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 885 'zext' 'zext_ln14_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln1117_73 = zext i15 %add_ln1117_36 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 886 'zext' 'zext_ln1117_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 887 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_36 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_73" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 887 'getelementptr' 'dense_1_weights_V_ad_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 888 [1/1] (0.00ns)   --->   "%flat_array_V_addr_36 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_37" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 888 'getelementptr' 'flat_array_V_addr_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 889 [2/2] (3.25ns)   --->   "%flat_array_V_load_36 = load i14* %flat_array_V_addr_36, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 889 'load' 'flat_array_V_load_36' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_21 : Operation 890 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_36 = load i9* %dense_1_weights_V_ad_36, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 890 'load' 'dense_1_weights_V_lo_36' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_21 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_37 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_35, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 891 'partselect' 'tmp_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln14_38 = zext i9 %add_ln13_21 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 892 'zext' 'zext_ln14_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln1117_75 = zext i15 %add_ln1117_37 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 893 'zext' 'zext_ln1117_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 894 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_37 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_75" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 894 'getelementptr' 'dense_1_weights_V_ad_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 895 [1/1] (0.00ns)   --->   "%flat_array_V_addr_37 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_38" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 895 'getelementptr' 'flat_array_V_addr_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 896 [2/2] (3.25ns)   --->   "%flat_array_V_load_37 = load i14* %flat_array_V_addr_37, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 896 'load' 'flat_array_V_load_37' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_21 : Operation 897 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_37 = load i9* %dense_1_weights_V_ad_37, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 897 'load' 'dense_1_weights_V_lo_37' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 22 <SV = 21> <Delay = 12.6>
ST_22 : Operation 898 [1/2] (3.25ns)   --->   "%flat_array_V_load_36 = load i14* %flat_array_V_addr_36, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 898 'load' 'flat_array_V_load_36' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_22 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln1192_72 = sext i14 %flat_array_V_load_36 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 899 'sext' 'sext_ln1192_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 900 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_36 = load i9* %dense_1_weights_V_ad_36, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 900 'load' 'dense_1_weights_V_lo_36' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_22 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln1192_73 = sext i9 %dense_1_weights_V_lo_36 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 901 'sext' 'sext_ln1192_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 902 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_36)   --->   "%mul_ln1192_36 = mul i22 %sext_ln1192_73, %sext_ln1192_72" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 902 'mul' 'mul_ln1192_36' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 903 [1/1] (0.00ns)   --->   "%shl_ln728_35 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_37, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 903 'bitconcatenate' 'shl_ln728_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 904 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_36 = add i22 %mul_ln1192_36, %shl_ln728_35" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 904 'add' 'add_ln1192_36' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 905 [1/2] (3.25ns)   --->   "%flat_array_V_load_37 = load i14* %flat_array_V_addr_37, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 905 'load' 'flat_array_V_load_37' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_22 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln1192_74 = sext i14 %flat_array_V_load_37 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 906 'sext' 'sext_ln1192_74' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 907 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_37 = load i9* %dense_1_weights_V_ad_37, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 907 'load' 'dense_1_weights_V_lo_37' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_22 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln1192_75 = sext i9 %dense_1_weights_V_lo_37 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 908 'sext' 'sext_ln1192_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 909 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_37)   --->   "%mul_ln1192_37 = mul i22 %sext_ln1192_75, %sext_ln1192_74" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 909 'mul' 'mul_ln1192_37' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 910 [1/1] (0.00ns)   --->   "%tmp_38 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_36, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 910 'partselect' 'tmp_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 911 [1/1] (0.00ns)   --->   "%shl_ln728_36 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_38, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 911 'bitconcatenate' 'shl_ln728_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 912 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_37 = add i22 %mul_ln1192_37, %shl_ln728_36" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 912 'add' 'add_ln1192_37' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln14_39 = zext i9 %add_ln13_22 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 913 'zext' 'zext_ln14_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln1117_77 = zext i15 %add_ln1117_38 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 914 'zext' 'zext_ln1117_77' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 915 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_38 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_77" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 915 'getelementptr' 'dense_1_weights_V_ad_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 916 [1/1] (0.00ns)   --->   "%flat_array_V_addr_38 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_39" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 916 'getelementptr' 'flat_array_V_addr_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 917 [2/2] (3.25ns)   --->   "%flat_array_V_load_38 = load i14* %flat_array_V_addr_38, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 917 'load' 'flat_array_V_load_38' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_22 : Operation 918 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_38 = load i9* %dense_1_weights_V_ad_38, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 918 'load' 'dense_1_weights_V_lo_38' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_22 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_39 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_37, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 919 'partselect' 'tmp_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln14_40 = zext i9 %add_ln13_23 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 920 'zext' 'zext_ln14_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln1117_79 = zext i15 %add_ln1117_39 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 921 'zext' 'zext_ln1117_79' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 922 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_39 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_79" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 922 'getelementptr' 'dense_1_weights_V_ad_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 923 [1/1] (0.00ns)   --->   "%flat_array_V_addr_39 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_40" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 923 'getelementptr' 'flat_array_V_addr_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 924 [2/2] (3.25ns)   --->   "%flat_array_V_load_39 = load i14* %flat_array_V_addr_39, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 924 'load' 'flat_array_V_load_39' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_22 : Operation 925 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_39 = load i9* %dense_1_weights_V_ad_39, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 925 'load' 'dense_1_weights_V_lo_39' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 23 <SV = 22> <Delay = 12.6>
ST_23 : Operation 926 [1/2] (3.25ns)   --->   "%flat_array_V_load_38 = load i14* %flat_array_V_addr_38, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 926 'load' 'flat_array_V_load_38' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_23 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln1192_76 = sext i14 %flat_array_V_load_38 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 927 'sext' 'sext_ln1192_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 928 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_38 = load i9* %dense_1_weights_V_ad_38, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 928 'load' 'dense_1_weights_V_lo_38' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_23 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln1192_77 = sext i9 %dense_1_weights_V_lo_38 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 929 'sext' 'sext_ln1192_77' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 930 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_38)   --->   "%mul_ln1192_38 = mul i22 %sext_ln1192_77, %sext_ln1192_76" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 930 'mul' 'mul_ln1192_38' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 931 [1/1] (0.00ns)   --->   "%shl_ln728_37 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_39, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 931 'bitconcatenate' 'shl_ln728_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 932 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_38 = add i22 %mul_ln1192_38, %shl_ln728_37" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 932 'add' 'add_ln1192_38' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 933 [1/2] (3.25ns)   --->   "%flat_array_V_load_39 = load i14* %flat_array_V_addr_39, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 933 'load' 'flat_array_V_load_39' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_23 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln1192_78 = sext i14 %flat_array_V_load_39 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 934 'sext' 'sext_ln1192_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 935 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_39 = load i9* %dense_1_weights_V_ad_39, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 935 'load' 'dense_1_weights_V_lo_39' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_23 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln1192_79 = sext i9 %dense_1_weights_V_lo_39 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 936 'sext' 'sext_ln1192_79' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 937 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_39)   --->   "%mul_ln1192_39 = mul i22 %sext_ln1192_79, %sext_ln1192_78" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 937 'mul' 'mul_ln1192_39' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_40 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_38, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 938 'partselect' 'tmp_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 939 [1/1] (0.00ns)   --->   "%shl_ln728_38 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_40, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 939 'bitconcatenate' 'shl_ln728_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 940 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_39 = add i22 %mul_ln1192_39, %shl_ln728_38" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 940 'add' 'add_ln1192_39' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln14_41 = zext i9 %add_ln13_24 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 941 'zext' 'zext_ln14_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln1117_81 = zext i15 %add_ln1117_40 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 942 'zext' 'zext_ln1117_81' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 943 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_40 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_81" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 943 'getelementptr' 'dense_1_weights_V_ad_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 944 [1/1] (0.00ns)   --->   "%flat_array_V_addr_40 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_41" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 944 'getelementptr' 'flat_array_V_addr_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 945 [2/2] (3.25ns)   --->   "%flat_array_V_load_40 = load i14* %flat_array_V_addr_40, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 945 'load' 'flat_array_V_load_40' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_23 : Operation 946 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_40 = load i9* %dense_1_weights_V_ad_40, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 946 'load' 'dense_1_weights_V_lo_40' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_23 : Operation 947 [1/1] (0.00ns)   --->   "%tmp_41 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_39, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 947 'partselect' 'tmp_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln14_42 = zext i9 %add_ln13_25 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 948 'zext' 'zext_ln14_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln1117_83 = zext i15 %add_ln1117_41 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 949 'zext' 'zext_ln1117_83' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 950 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_41 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_83" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 950 'getelementptr' 'dense_1_weights_V_ad_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 951 [1/1] (0.00ns)   --->   "%flat_array_V_addr_41 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_42" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 951 'getelementptr' 'flat_array_V_addr_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 952 [2/2] (3.25ns)   --->   "%flat_array_V_load_41 = load i14* %flat_array_V_addr_41, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 952 'load' 'flat_array_V_load_41' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_23 : Operation 953 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_41 = load i9* %dense_1_weights_V_ad_41, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 953 'load' 'dense_1_weights_V_lo_41' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 24 <SV = 23> <Delay = 12.6>
ST_24 : Operation 954 [1/2] (3.25ns)   --->   "%flat_array_V_load_40 = load i14* %flat_array_V_addr_40, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 954 'load' 'flat_array_V_load_40' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_24 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln1192_80 = sext i14 %flat_array_V_load_40 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 955 'sext' 'sext_ln1192_80' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 956 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_40 = load i9* %dense_1_weights_V_ad_40, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 956 'load' 'dense_1_weights_V_lo_40' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_24 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln1192_81 = sext i9 %dense_1_weights_V_lo_40 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 957 'sext' 'sext_ln1192_81' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 958 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln1192_40 = mul i22 %sext_ln1192_81, %sext_ln1192_80" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 958 'mul' 'mul_ln1192_40' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 959 [1/1] (0.00ns)   --->   "%shl_ln728_39 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_41, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 959 'bitconcatenate' 'shl_ln728_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 960 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_40 = add i22 %mul_ln1192_40, %shl_ln728_39" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 960 'add' 'add_ln1192_40' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 961 [1/2] (3.25ns)   --->   "%flat_array_V_load_41 = load i14* %flat_array_V_addr_41, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 961 'load' 'flat_array_V_load_41' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_24 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln1192_82 = sext i14 %flat_array_V_load_41 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 962 'sext' 'sext_ln1192_82' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 963 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_41 = load i9* %dense_1_weights_V_ad_41, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 963 'load' 'dense_1_weights_V_lo_41' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_24 : Operation 964 [1/1] (0.00ns)   --->   "%sext_ln1192_83 = sext i9 %dense_1_weights_V_lo_41 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 964 'sext' 'sext_ln1192_83' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 965 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_41)   --->   "%mul_ln1192_41 = mul i22 %sext_ln1192_83, %sext_ln1192_82" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 965 'mul' 'mul_ln1192_41' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_42 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_40, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 966 'partselect' 'tmp_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 967 [1/1] (0.00ns)   --->   "%shl_ln728_40 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_42, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 967 'bitconcatenate' 'shl_ln728_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 968 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_41 = add i22 %mul_ln1192_41, %shl_ln728_40" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 968 'add' 'add_ln1192_41' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 969 [1/1] (0.00ns)   --->   "%zext_ln14_43 = zext i9 %add_ln13_26 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 969 'zext' 'zext_ln14_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln1117_85 = zext i15 %add_ln1117_42 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 970 'zext' 'zext_ln1117_85' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 971 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_42 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_85" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 971 'getelementptr' 'dense_1_weights_V_ad_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 972 [1/1] (0.00ns)   --->   "%flat_array_V_addr_42 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_43" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 972 'getelementptr' 'flat_array_V_addr_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 973 [2/2] (3.25ns)   --->   "%flat_array_V_load_42 = load i14* %flat_array_V_addr_42, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 973 'load' 'flat_array_V_load_42' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_24 : Operation 974 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_42 = load i9* %dense_1_weights_V_ad_42, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 974 'load' 'dense_1_weights_V_lo_42' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_24 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_43 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_41, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 975 'partselect' 'tmp_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln14_44 = zext i9 %add_ln13_27 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 976 'zext' 'zext_ln14_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln1117_87 = zext i15 %add_ln1117_43 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 977 'zext' 'zext_ln1117_87' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 978 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_43 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_87" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 978 'getelementptr' 'dense_1_weights_V_ad_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 979 [1/1] (0.00ns)   --->   "%flat_array_V_addr_43 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_44" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 979 'getelementptr' 'flat_array_V_addr_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 980 [2/2] (3.25ns)   --->   "%flat_array_V_load_43 = load i14* %flat_array_V_addr_43, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 980 'load' 'flat_array_V_load_43' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_24 : Operation 981 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_43 = load i9* %dense_1_weights_V_ad_43, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 981 'load' 'dense_1_weights_V_lo_43' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 25 <SV = 24> <Delay = 12.6>
ST_25 : Operation 982 [1/2] (3.25ns)   --->   "%flat_array_V_load_42 = load i14* %flat_array_V_addr_42, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 982 'load' 'flat_array_V_load_42' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_25 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln1192_84 = sext i14 %flat_array_V_load_42 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 983 'sext' 'sext_ln1192_84' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 984 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_42 = load i9* %dense_1_weights_V_ad_42, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 984 'load' 'dense_1_weights_V_lo_42' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_25 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln1192_85 = sext i9 %dense_1_weights_V_lo_42 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 985 'sext' 'sext_ln1192_85' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 986 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_42)   --->   "%mul_ln1192_42 = mul i22 %sext_ln1192_85, %sext_ln1192_84" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 986 'mul' 'mul_ln1192_42' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 987 [1/1] (0.00ns)   --->   "%shl_ln728_41 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_43, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 987 'bitconcatenate' 'shl_ln728_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 988 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_42 = add i22 %mul_ln1192_42, %shl_ln728_41" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 988 'add' 'add_ln1192_42' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 989 [1/2] (3.25ns)   --->   "%flat_array_V_load_43 = load i14* %flat_array_V_addr_43, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 989 'load' 'flat_array_V_load_43' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_25 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln1192_86 = sext i14 %flat_array_V_load_43 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 990 'sext' 'sext_ln1192_86' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 991 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_43 = load i9* %dense_1_weights_V_ad_43, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 991 'load' 'dense_1_weights_V_lo_43' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_25 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln1192_87 = sext i9 %dense_1_weights_V_lo_43 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 992 'sext' 'sext_ln1192_87' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 993 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_43)   --->   "%mul_ln1192_43 = mul i22 %sext_ln1192_87, %sext_ln1192_86" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 993 'mul' 'mul_ln1192_43' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_44 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_42, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 994 'partselect' 'tmp_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 995 [1/1] (0.00ns)   --->   "%shl_ln728_42 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_44, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 995 'bitconcatenate' 'shl_ln728_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 996 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_43 = add i22 %mul_ln1192_43, %shl_ln728_42" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 996 'add' 'add_ln1192_43' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln14_45 = zext i9 %add_ln13_28 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 997 'zext' 'zext_ln14_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln1117_89 = zext i15 %add_ln1117_44 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 998 'zext' 'zext_ln1117_89' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 999 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_44 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_89" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 999 'getelementptr' 'dense_1_weights_V_ad_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1000 [1/1] (0.00ns)   --->   "%flat_array_V_addr_44 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_45" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1000 'getelementptr' 'flat_array_V_addr_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1001 [2/2] (3.25ns)   --->   "%flat_array_V_load_44 = load i14* %flat_array_V_addr_44, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1001 'load' 'flat_array_V_load_44' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_25 : Operation 1002 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_44 = load i9* %dense_1_weights_V_ad_44, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1002 'load' 'dense_1_weights_V_lo_44' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_25 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_45 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_43, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1003 'partselect' 'tmp_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1004 [1/1] (0.00ns)   --->   "%zext_ln14_46 = zext i9 %add_ln13_29 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1004 'zext' 'zext_ln14_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln1117_91 = zext i15 %add_ln1117_45 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1005 'zext' 'zext_ln1117_91' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1006 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_45 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_91" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1006 'getelementptr' 'dense_1_weights_V_ad_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1007 [1/1] (0.00ns)   --->   "%flat_array_V_addr_45 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_46" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1007 'getelementptr' 'flat_array_V_addr_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1008 [2/2] (3.25ns)   --->   "%flat_array_V_load_45 = load i14* %flat_array_V_addr_45, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1008 'load' 'flat_array_V_load_45' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_25 : Operation 1009 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_45 = load i9* %dense_1_weights_V_ad_45, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1009 'load' 'dense_1_weights_V_lo_45' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 26 <SV = 25> <Delay = 12.6>
ST_26 : Operation 1010 [1/2] (3.25ns)   --->   "%flat_array_V_load_44 = load i14* %flat_array_V_addr_44, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1010 'load' 'flat_array_V_load_44' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_26 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln1192_88 = sext i14 %flat_array_V_load_44 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1011 'sext' 'sext_ln1192_88' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1012 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_44 = load i9* %dense_1_weights_V_ad_44, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1012 'load' 'dense_1_weights_V_lo_44' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_26 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln1192_89 = sext i9 %dense_1_weights_V_lo_44 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1013 'sext' 'sext_ln1192_89' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1014 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_44)   --->   "%mul_ln1192_44 = mul i22 %sext_ln1192_89, %sext_ln1192_88" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1014 'mul' 'mul_ln1192_44' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1015 [1/1] (0.00ns)   --->   "%shl_ln728_43 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_45, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1015 'bitconcatenate' 'shl_ln728_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1016 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_44 = add i22 %mul_ln1192_44, %shl_ln728_43" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1016 'add' 'add_ln1192_44' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1017 [1/2] (3.25ns)   --->   "%flat_array_V_load_45 = load i14* %flat_array_V_addr_45, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1017 'load' 'flat_array_V_load_45' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_26 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln1192_90 = sext i14 %flat_array_V_load_45 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1018 'sext' 'sext_ln1192_90' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1019 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_45 = load i9* %dense_1_weights_V_ad_45, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1019 'load' 'dense_1_weights_V_lo_45' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_26 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln1192_91 = sext i9 %dense_1_weights_V_lo_45 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1020 'sext' 'sext_ln1192_91' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1021 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_45)   --->   "%mul_ln1192_45 = mul i22 %sext_ln1192_91, %sext_ln1192_90" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1021 'mul' 'mul_ln1192_45' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1022 [1/1] (0.00ns)   --->   "%tmp_46 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_44, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1022 'partselect' 'tmp_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1023 [1/1] (0.00ns)   --->   "%shl_ln728_44 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_46, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1023 'bitconcatenate' 'shl_ln728_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1024 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_45 = add i22 %mul_ln1192_45, %shl_ln728_44" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1024 'add' 'add_ln1192_45' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln14_47 = zext i9 %add_ln13_30 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1025 'zext' 'zext_ln14_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1026 [1/1] (0.00ns)   --->   "%zext_ln1117_93 = zext i15 %add_ln1117_46 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1026 'zext' 'zext_ln1117_93' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1027 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_46 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_93" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1027 'getelementptr' 'dense_1_weights_V_ad_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1028 [1/1] (0.00ns)   --->   "%flat_array_V_addr_46 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_47" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1028 'getelementptr' 'flat_array_V_addr_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1029 [2/2] (3.25ns)   --->   "%flat_array_V_load_46 = load i14* %flat_array_V_addr_46, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1029 'load' 'flat_array_V_load_46' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_26 : Operation 1030 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_46 = load i9* %dense_1_weights_V_ad_46, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1030 'load' 'dense_1_weights_V_lo_46' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_26 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_47 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_45, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1031 'partselect' 'tmp_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1032 [1/1] (0.00ns)   --->   "%zext_ln14_48 = zext i9 %add_ln13_31 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1032 'zext' 'zext_ln14_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln1117_95 = zext i15 %add_ln1117_47 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1033 'zext' 'zext_ln1117_95' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1034 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_47 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_95" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1034 'getelementptr' 'dense_1_weights_V_ad_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1035 [1/1] (0.00ns)   --->   "%flat_array_V_addr_47 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_48" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1035 'getelementptr' 'flat_array_V_addr_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1036 [2/2] (3.25ns)   --->   "%flat_array_V_load_47 = load i14* %flat_array_V_addr_47, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1036 'load' 'flat_array_V_load_47' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_26 : Operation 1037 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_47 = load i9* %dense_1_weights_V_ad_47, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1037 'load' 'dense_1_weights_V_lo_47' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 27 <SV = 26> <Delay = 12.6>
ST_27 : Operation 1038 [1/2] (3.25ns)   --->   "%flat_array_V_load_46 = load i14* %flat_array_V_addr_46, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1038 'load' 'flat_array_V_load_46' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_27 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln1192_92 = sext i14 %flat_array_V_load_46 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1039 'sext' 'sext_ln1192_92' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1040 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_46 = load i9* %dense_1_weights_V_ad_46, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1040 'load' 'dense_1_weights_V_lo_46' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_27 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln1192_93 = sext i9 %dense_1_weights_V_lo_46 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1041 'sext' 'sext_ln1192_93' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1042 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_46)   --->   "%mul_ln1192_46 = mul i22 %sext_ln1192_93, %sext_ln1192_92" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1042 'mul' 'mul_ln1192_46' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1043 [1/1] (0.00ns)   --->   "%shl_ln728_45 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_47, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1043 'bitconcatenate' 'shl_ln728_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1044 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_46 = add i22 %mul_ln1192_46, %shl_ln728_45" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1044 'add' 'add_ln1192_46' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1045 [1/2] (3.25ns)   --->   "%flat_array_V_load_47 = load i14* %flat_array_V_addr_47, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1045 'load' 'flat_array_V_load_47' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_27 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln1192_94 = sext i14 %flat_array_V_load_47 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1046 'sext' 'sext_ln1192_94' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1047 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_47 = load i9* %dense_1_weights_V_ad_47, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1047 'load' 'dense_1_weights_V_lo_47' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_27 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln1192_95 = sext i9 %dense_1_weights_V_lo_47 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1048 'sext' 'sext_ln1192_95' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1049 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_47)   --->   "%mul_ln1192_47 = mul i22 %sext_ln1192_95, %sext_ln1192_94" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1049 'mul' 'mul_ln1192_47' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_48 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_46, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1050 'partselect' 'tmp_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1051 [1/1] (0.00ns)   --->   "%shl_ln728_46 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_48, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1051 'bitconcatenate' 'shl_ln728_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1052 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_47 = add i22 %mul_ln1192_47, %shl_ln728_46" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1052 'add' 'add_ln1192_47' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln14_49 = zext i9 %add_ln13_32 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1053 'zext' 'zext_ln14_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln1117_97 = zext i15 %add_ln1117_48 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1054 'zext' 'zext_ln1117_97' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1055 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_48 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_97" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1055 'getelementptr' 'dense_1_weights_V_ad_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1056 [1/1] (0.00ns)   --->   "%flat_array_V_addr_48 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_49" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1056 'getelementptr' 'flat_array_V_addr_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1057 [2/2] (3.25ns)   --->   "%flat_array_V_load_48 = load i14* %flat_array_V_addr_48, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1057 'load' 'flat_array_V_load_48' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_27 : Operation 1058 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_48 = load i9* %dense_1_weights_V_ad_48, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1058 'load' 'dense_1_weights_V_lo_48' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_27 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_49 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_47, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1059 'partselect' 'tmp_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln14_50 = zext i9 %add_ln13_33 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1060 'zext' 'zext_ln14_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln1117_99 = zext i15 %add_ln1117_49 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1061 'zext' 'zext_ln1117_99' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1062 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_49 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_99" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1062 'getelementptr' 'dense_1_weights_V_ad_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1063 [1/1] (0.00ns)   --->   "%flat_array_V_addr_49 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1063 'getelementptr' 'flat_array_V_addr_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1064 [2/2] (3.25ns)   --->   "%flat_array_V_load_49 = load i14* %flat_array_V_addr_49, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1064 'load' 'flat_array_V_load_49' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_27 : Operation 1065 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_49 = load i9* %dense_1_weights_V_ad_49, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1065 'load' 'dense_1_weights_V_lo_49' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 28 <SV = 27> <Delay = 12.6>
ST_28 : Operation 1066 [1/2] (3.25ns)   --->   "%flat_array_V_load_48 = load i14* %flat_array_V_addr_48, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1066 'load' 'flat_array_V_load_48' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_28 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln1192_96 = sext i14 %flat_array_V_load_48 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1067 'sext' 'sext_ln1192_96' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1068 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_48 = load i9* %dense_1_weights_V_ad_48, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1068 'load' 'dense_1_weights_V_lo_48' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_28 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln1192_97 = sext i9 %dense_1_weights_V_lo_48 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1069 'sext' 'sext_ln1192_97' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1070 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_48)   --->   "%mul_ln1192_48 = mul i22 %sext_ln1192_97, %sext_ln1192_96" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1070 'mul' 'mul_ln1192_48' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1071 [1/1] (0.00ns)   --->   "%shl_ln728_47 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_49, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1071 'bitconcatenate' 'shl_ln728_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1072 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_48 = add i22 %mul_ln1192_48, %shl_ln728_47" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1072 'add' 'add_ln1192_48' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1073 [1/2] (3.25ns)   --->   "%flat_array_V_load_49 = load i14* %flat_array_V_addr_49, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1073 'load' 'flat_array_V_load_49' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_28 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln1192_98 = sext i14 %flat_array_V_load_49 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1074 'sext' 'sext_ln1192_98' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1075 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_49 = load i9* %dense_1_weights_V_ad_49, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1075 'load' 'dense_1_weights_V_lo_49' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_28 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln1192_99 = sext i9 %dense_1_weights_V_lo_49 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1076 'sext' 'sext_ln1192_99' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1077 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_49)   --->   "%mul_ln1192_49 = mul i22 %sext_ln1192_99, %sext_ln1192_98" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1077 'mul' 'mul_ln1192_49' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1078 [1/1] (0.00ns)   --->   "%tmp_50 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_48, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1078 'partselect' 'tmp_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1079 [1/1] (0.00ns)   --->   "%shl_ln728_48 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_50, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1079 'bitconcatenate' 'shl_ln728_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1080 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_49 = add i22 %mul_ln1192_49, %shl_ln728_48" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1080 'add' 'add_ln1192_49' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln14_51 = zext i9 %add_ln13_34 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1081 'zext' 'zext_ln14_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1082 [1/1] (0.00ns)   --->   "%zext_ln1117_101 = zext i15 %add_ln1117_50 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1082 'zext' 'zext_ln1117_101' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1083 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_50 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_101" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1083 'getelementptr' 'dense_1_weights_V_ad_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1084 [1/1] (0.00ns)   --->   "%flat_array_V_addr_50 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_51" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1084 'getelementptr' 'flat_array_V_addr_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1085 [2/2] (3.25ns)   --->   "%flat_array_V_load_50 = load i14* %flat_array_V_addr_50, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1085 'load' 'flat_array_V_load_50' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_28 : Operation 1086 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_50 = load i9* %dense_1_weights_V_ad_50, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1086 'load' 'dense_1_weights_V_lo_50' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_28 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_51 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_49, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1087 'partselect' 'tmp_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1088 [1/1] (0.00ns)   --->   "%zext_ln14_52 = zext i9 %add_ln13_35 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1088 'zext' 'zext_ln14_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln1117_103 = zext i15 %add_ln1117_51 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1089 'zext' 'zext_ln1117_103' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1090 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_51 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_103" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1090 'getelementptr' 'dense_1_weights_V_ad_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1091 [1/1] (0.00ns)   --->   "%flat_array_V_addr_51 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_52" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1091 'getelementptr' 'flat_array_V_addr_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1092 [2/2] (3.25ns)   --->   "%flat_array_V_load_51 = load i14* %flat_array_V_addr_51, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1092 'load' 'flat_array_V_load_51' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_28 : Operation 1093 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_51 = load i9* %dense_1_weights_V_ad_51, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1093 'load' 'dense_1_weights_V_lo_51' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 29 <SV = 28> <Delay = 12.6>
ST_29 : Operation 1094 [1/2] (3.25ns)   --->   "%flat_array_V_load_50 = load i14* %flat_array_V_addr_50, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1094 'load' 'flat_array_V_load_50' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_29 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln1192_100 = sext i14 %flat_array_V_load_50 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1095 'sext' 'sext_ln1192_100' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1096 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_50 = load i9* %dense_1_weights_V_ad_50, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1096 'load' 'dense_1_weights_V_lo_50' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_29 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln1192_101 = sext i9 %dense_1_weights_V_lo_50 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1097 'sext' 'sext_ln1192_101' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1098 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_50)   --->   "%mul_ln1192_50 = mul i22 %sext_ln1192_101, %sext_ln1192_100" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1098 'mul' 'mul_ln1192_50' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1099 [1/1] (0.00ns)   --->   "%shl_ln728_49 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_51, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1099 'bitconcatenate' 'shl_ln728_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1100 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_50 = add i22 %mul_ln1192_50, %shl_ln728_49" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1100 'add' 'add_ln1192_50' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1101 [1/2] (3.25ns)   --->   "%flat_array_V_load_51 = load i14* %flat_array_V_addr_51, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1101 'load' 'flat_array_V_load_51' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_29 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln1192_102 = sext i14 %flat_array_V_load_51 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1102 'sext' 'sext_ln1192_102' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1103 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_51 = load i9* %dense_1_weights_V_ad_51, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1103 'load' 'dense_1_weights_V_lo_51' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_29 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln1192_103 = sext i9 %dense_1_weights_V_lo_51 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1104 'sext' 'sext_ln1192_103' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1105 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_51)   --->   "%mul_ln1192_51 = mul i22 %sext_ln1192_103, %sext_ln1192_102" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1105 'mul' 'mul_ln1192_51' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_52 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_50, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1106 'partselect' 'tmp_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1107 [1/1] (0.00ns)   --->   "%shl_ln728_50 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_52, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1107 'bitconcatenate' 'shl_ln728_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1108 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_51 = add i22 %mul_ln1192_51, %shl_ln728_50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1108 'add' 'add_ln1192_51' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln14_53 = zext i9 %add_ln13_36 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1109 'zext' 'zext_ln14_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln1117_105 = zext i15 %add_ln1117_52 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1110 'zext' 'zext_ln1117_105' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1111 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_52 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_105" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1111 'getelementptr' 'dense_1_weights_V_ad_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1112 [1/1] (0.00ns)   --->   "%flat_array_V_addr_52 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_53" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1112 'getelementptr' 'flat_array_V_addr_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1113 [2/2] (3.25ns)   --->   "%flat_array_V_load_52 = load i14* %flat_array_V_addr_52, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1113 'load' 'flat_array_V_load_52' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_29 : Operation 1114 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_52 = load i9* %dense_1_weights_V_ad_52, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1114 'load' 'dense_1_weights_V_lo_52' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_29 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp_53 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_51, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1115 'partselect' 'tmp_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1116 [1/1] (0.00ns)   --->   "%zext_ln14_54 = zext i9 %add_ln13_37 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1116 'zext' 'zext_ln14_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln1117_107 = zext i15 %add_ln1117_53 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1117 'zext' 'zext_ln1117_107' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1118 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_53 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_107" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1118 'getelementptr' 'dense_1_weights_V_ad_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1119 [1/1] (0.00ns)   --->   "%flat_array_V_addr_53 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_54" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1119 'getelementptr' 'flat_array_V_addr_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1120 [2/2] (3.25ns)   --->   "%flat_array_V_load_53 = load i14* %flat_array_V_addr_53, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1120 'load' 'flat_array_V_load_53' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_29 : Operation 1121 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_53 = load i9* %dense_1_weights_V_ad_53, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1121 'load' 'dense_1_weights_V_lo_53' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 30 <SV = 29> <Delay = 12.6>
ST_30 : Operation 1122 [1/2] (3.25ns)   --->   "%flat_array_V_load_52 = load i14* %flat_array_V_addr_52, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1122 'load' 'flat_array_V_load_52' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_30 : Operation 1123 [1/1] (0.00ns)   --->   "%sext_ln1192_104 = sext i14 %flat_array_V_load_52 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1123 'sext' 'sext_ln1192_104' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1124 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_52 = load i9* %dense_1_weights_V_ad_52, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1124 'load' 'dense_1_weights_V_lo_52' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_30 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln1192_105 = sext i9 %dense_1_weights_V_lo_52 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1125 'sext' 'sext_ln1192_105' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1126 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_52)   --->   "%mul_ln1192_52 = mul i22 %sext_ln1192_105, %sext_ln1192_104" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1126 'mul' 'mul_ln1192_52' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1127 [1/1] (0.00ns)   --->   "%shl_ln728_51 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_53, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1127 'bitconcatenate' 'shl_ln728_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1128 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_52 = add i22 %mul_ln1192_52, %shl_ln728_51" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1128 'add' 'add_ln1192_52' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1129 [1/2] (3.25ns)   --->   "%flat_array_V_load_53 = load i14* %flat_array_V_addr_53, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1129 'load' 'flat_array_V_load_53' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_30 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln1192_106 = sext i14 %flat_array_V_load_53 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1130 'sext' 'sext_ln1192_106' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1131 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_53 = load i9* %dense_1_weights_V_ad_53, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1131 'load' 'dense_1_weights_V_lo_53' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_30 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln1192_107 = sext i9 %dense_1_weights_V_lo_53 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1132 'sext' 'sext_ln1192_107' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1133 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_53)   --->   "%mul_ln1192_53 = mul i22 %sext_ln1192_107, %sext_ln1192_106" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1133 'mul' 'mul_ln1192_53' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_54 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_52, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1134 'partselect' 'tmp_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1135 [1/1] (0.00ns)   --->   "%shl_ln728_52 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_54, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1135 'bitconcatenate' 'shl_ln728_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1136 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_53 = add i22 %mul_ln1192_53, %shl_ln728_52" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1136 'add' 'add_ln1192_53' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1137 [1/1] (0.00ns)   --->   "%zext_ln14_55 = zext i9 %add_ln13_38 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1137 'zext' 'zext_ln14_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln1117_109 = zext i15 %add_ln1117_54 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1138 'zext' 'zext_ln1117_109' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1139 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_54 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_109" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1139 'getelementptr' 'dense_1_weights_V_ad_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1140 [1/1] (0.00ns)   --->   "%flat_array_V_addr_54 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_55" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1140 'getelementptr' 'flat_array_V_addr_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1141 [2/2] (3.25ns)   --->   "%flat_array_V_load_54 = load i14* %flat_array_V_addr_54, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1141 'load' 'flat_array_V_load_54' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_30 : Operation 1142 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_54 = load i9* %dense_1_weights_V_ad_54, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1142 'load' 'dense_1_weights_V_lo_54' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_30 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_55 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_53, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1143 'partselect' 'tmp_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1144 [1/1] (0.00ns)   --->   "%zext_ln14_56 = zext i9 %add_ln13_39 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1144 'zext' 'zext_ln14_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln1117_111 = zext i15 %add_ln1117_55 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1145 'zext' 'zext_ln1117_111' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1146 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_55 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_111" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1146 'getelementptr' 'dense_1_weights_V_ad_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1147 [1/1] (0.00ns)   --->   "%flat_array_V_addr_55 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_56" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1147 'getelementptr' 'flat_array_V_addr_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1148 [2/2] (3.25ns)   --->   "%flat_array_V_load_55 = load i14* %flat_array_V_addr_55, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1148 'load' 'flat_array_V_load_55' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_30 : Operation 1149 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_55 = load i9* %dense_1_weights_V_ad_55, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1149 'load' 'dense_1_weights_V_lo_55' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 31 <SV = 30> <Delay = 12.6>
ST_31 : Operation 1150 [1/2] (3.25ns)   --->   "%flat_array_V_load_54 = load i14* %flat_array_V_addr_54, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1150 'load' 'flat_array_V_load_54' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_31 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln1192_108 = sext i14 %flat_array_V_load_54 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1151 'sext' 'sext_ln1192_108' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1152 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_54 = load i9* %dense_1_weights_V_ad_54, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1152 'load' 'dense_1_weights_V_lo_54' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_31 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln1192_109 = sext i9 %dense_1_weights_V_lo_54 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1153 'sext' 'sext_ln1192_109' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1154 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_54)   --->   "%mul_ln1192_54 = mul i22 %sext_ln1192_109, %sext_ln1192_108" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1154 'mul' 'mul_ln1192_54' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1155 [1/1] (0.00ns)   --->   "%shl_ln728_53 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_55, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1155 'bitconcatenate' 'shl_ln728_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1156 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_54 = add i22 %mul_ln1192_54, %shl_ln728_53" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1156 'add' 'add_ln1192_54' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1157 [1/2] (3.25ns)   --->   "%flat_array_V_load_55 = load i14* %flat_array_V_addr_55, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1157 'load' 'flat_array_V_load_55' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_31 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln1192_110 = sext i14 %flat_array_V_load_55 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1158 'sext' 'sext_ln1192_110' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1159 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_55 = load i9* %dense_1_weights_V_ad_55, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1159 'load' 'dense_1_weights_V_lo_55' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_31 : Operation 1160 [1/1] (0.00ns)   --->   "%sext_ln1192_111 = sext i9 %dense_1_weights_V_lo_55 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1160 'sext' 'sext_ln1192_111' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1161 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_55)   --->   "%mul_ln1192_55 = mul i22 %sext_ln1192_111, %sext_ln1192_110" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1161 'mul' 'mul_ln1192_55' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp_56 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_54, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1162 'partselect' 'tmp_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1163 [1/1] (0.00ns)   --->   "%shl_ln728_54 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_56, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1163 'bitconcatenate' 'shl_ln728_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1164 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_55 = add i22 %mul_ln1192_55, %shl_ln728_54" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1164 'add' 'add_ln1192_55' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln14_57 = zext i9 %add_ln13_40 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1165 'zext' 'zext_ln14_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1166 [1/1] (0.00ns)   --->   "%zext_ln1117_113 = zext i15 %add_ln1117_56 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1166 'zext' 'zext_ln1117_113' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1167 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_56 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_113" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1167 'getelementptr' 'dense_1_weights_V_ad_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1168 [1/1] (0.00ns)   --->   "%flat_array_V_addr_56 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_57" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1168 'getelementptr' 'flat_array_V_addr_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1169 [2/2] (3.25ns)   --->   "%flat_array_V_load_56 = load i14* %flat_array_V_addr_56, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1169 'load' 'flat_array_V_load_56' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_31 : Operation 1170 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_56 = load i9* %dense_1_weights_V_ad_56, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1170 'load' 'dense_1_weights_V_lo_56' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_31 : Operation 1171 [1/1] (0.00ns)   --->   "%tmp_57 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_55, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1171 'partselect' 'tmp_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln14_58 = zext i9 %add_ln13_41 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1172 'zext' 'zext_ln14_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln1117_115 = zext i15 %add_ln1117_57 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1173 'zext' 'zext_ln1117_115' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1174 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_57 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_115" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1174 'getelementptr' 'dense_1_weights_V_ad_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1175 [1/1] (0.00ns)   --->   "%flat_array_V_addr_57 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_58" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1175 'getelementptr' 'flat_array_V_addr_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1176 [2/2] (3.25ns)   --->   "%flat_array_V_load_57 = load i14* %flat_array_V_addr_57, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1176 'load' 'flat_array_V_load_57' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_31 : Operation 1177 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_57 = load i9* %dense_1_weights_V_ad_57, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1177 'load' 'dense_1_weights_V_lo_57' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 32 <SV = 31> <Delay = 12.6>
ST_32 : Operation 1178 [1/2] (3.25ns)   --->   "%flat_array_V_load_56 = load i14* %flat_array_V_addr_56, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1178 'load' 'flat_array_V_load_56' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_32 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln1192_112 = sext i14 %flat_array_V_load_56 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1179 'sext' 'sext_ln1192_112' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1180 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_56 = load i9* %dense_1_weights_V_ad_56, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1180 'load' 'dense_1_weights_V_lo_56' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_32 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln1192_113 = sext i9 %dense_1_weights_V_lo_56 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1181 'sext' 'sext_ln1192_113' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1182 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_56)   --->   "%mul_ln1192_56 = mul i22 %sext_ln1192_113, %sext_ln1192_112" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1182 'mul' 'mul_ln1192_56' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1183 [1/1] (0.00ns)   --->   "%shl_ln728_55 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_57, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1183 'bitconcatenate' 'shl_ln728_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1184 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_56 = add i22 %mul_ln1192_56, %shl_ln728_55" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1184 'add' 'add_ln1192_56' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1185 [1/2] (3.25ns)   --->   "%flat_array_V_load_57 = load i14* %flat_array_V_addr_57, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1185 'load' 'flat_array_V_load_57' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_32 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln1192_114 = sext i14 %flat_array_V_load_57 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1186 'sext' 'sext_ln1192_114' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1187 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_57 = load i9* %dense_1_weights_V_ad_57, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1187 'load' 'dense_1_weights_V_lo_57' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_32 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln1192_115 = sext i9 %dense_1_weights_V_lo_57 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1188 'sext' 'sext_ln1192_115' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1189 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_57)   --->   "%mul_ln1192_57 = mul i22 %sext_ln1192_115, %sext_ln1192_114" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1189 'mul' 'mul_ln1192_57' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1190 [1/1] (0.00ns)   --->   "%tmp_58 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_56, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1190 'partselect' 'tmp_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1191 [1/1] (0.00ns)   --->   "%shl_ln728_56 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_58, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1191 'bitconcatenate' 'shl_ln728_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1192 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_57 = add i22 %mul_ln1192_57, %shl_ln728_56" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1192 'add' 'add_ln1192_57' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln14_59 = zext i9 %add_ln13_42 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1193 'zext' 'zext_ln14_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln1117_117 = zext i15 %add_ln1117_58 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1194 'zext' 'zext_ln1117_117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1195 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_58 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_117" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1195 'getelementptr' 'dense_1_weights_V_ad_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1196 [1/1] (0.00ns)   --->   "%flat_array_V_addr_58 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_59" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1196 'getelementptr' 'flat_array_V_addr_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1197 [2/2] (3.25ns)   --->   "%flat_array_V_load_58 = load i14* %flat_array_V_addr_58, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1197 'load' 'flat_array_V_load_58' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_32 : Operation 1198 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_58 = load i9* %dense_1_weights_V_ad_58, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1198 'load' 'dense_1_weights_V_lo_58' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_32 : Operation 1199 [1/1] (0.00ns)   --->   "%tmp_59 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_57, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1199 'partselect' 'tmp_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln14_60 = zext i9 %add_ln13_43 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1200 'zext' 'zext_ln14_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1201 [1/1] (0.00ns)   --->   "%zext_ln1117_119 = zext i15 %add_ln1117_59 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1201 'zext' 'zext_ln1117_119' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1202 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_59 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_119" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1202 'getelementptr' 'dense_1_weights_V_ad_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1203 [1/1] (0.00ns)   --->   "%flat_array_V_addr_59 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_60" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1203 'getelementptr' 'flat_array_V_addr_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 1204 [2/2] (3.25ns)   --->   "%flat_array_V_load_59 = load i14* %flat_array_V_addr_59, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1204 'load' 'flat_array_V_load_59' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_32 : Operation 1205 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_59 = load i9* %dense_1_weights_V_ad_59, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1205 'load' 'dense_1_weights_V_lo_59' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 33 <SV = 32> <Delay = 12.6>
ST_33 : Operation 1206 [1/2] (3.25ns)   --->   "%flat_array_V_load_58 = load i14* %flat_array_V_addr_58, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1206 'load' 'flat_array_V_load_58' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_33 : Operation 1207 [1/1] (0.00ns)   --->   "%sext_ln1192_116 = sext i14 %flat_array_V_load_58 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1207 'sext' 'sext_ln1192_116' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1208 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_58 = load i9* %dense_1_weights_V_ad_58, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1208 'load' 'dense_1_weights_V_lo_58' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_33 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln1192_117 = sext i9 %dense_1_weights_V_lo_58 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1209 'sext' 'sext_ln1192_117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1210 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_58)   --->   "%mul_ln1192_58 = mul i22 %sext_ln1192_117, %sext_ln1192_116" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1210 'mul' 'mul_ln1192_58' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1211 [1/1] (0.00ns)   --->   "%shl_ln728_57 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_59, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1211 'bitconcatenate' 'shl_ln728_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1212 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_58 = add i22 %mul_ln1192_58, %shl_ln728_57" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1212 'add' 'add_ln1192_58' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1213 [1/2] (3.25ns)   --->   "%flat_array_V_load_59 = load i14* %flat_array_V_addr_59, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1213 'load' 'flat_array_V_load_59' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_33 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln1192_118 = sext i14 %flat_array_V_load_59 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1214 'sext' 'sext_ln1192_118' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1215 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_59 = load i9* %dense_1_weights_V_ad_59, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1215 'load' 'dense_1_weights_V_lo_59' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_33 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln1192_119 = sext i9 %dense_1_weights_V_lo_59 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1216 'sext' 'sext_ln1192_119' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1217 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_59)   --->   "%mul_ln1192_59 = mul i22 %sext_ln1192_119, %sext_ln1192_118" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1217 'mul' 'mul_ln1192_59' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_60 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_58, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1218 'partselect' 'tmp_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1219 [1/1] (0.00ns)   --->   "%shl_ln728_58 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_60, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1219 'bitconcatenate' 'shl_ln728_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1220 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_59 = add i22 %mul_ln1192_59, %shl_ln728_58" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1220 'add' 'add_ln1192_59' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1221 [1/1] (0.00ns)   --->   "%zext_ln14_61 = zext i9 %add_ln13_44 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1221 'zext' 'zext_ln14_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln1117_121 = zext i15 %add_ln1117_60 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1222 'zext' 'zext_ln1117_121' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1223 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_60 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_121" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1223 'getelementptr' 'dense_1_weights_V_ad_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1224 [1/1] (0.00ns)   --->   "%flat_array_V_addr_60 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_61" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1224 'getelementptr' 'flat_array_V_addr_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1225 [2/2] (3.25ns)   --->   "%flat_array_V_load_60 = load i14* %flat_array_V_addr_60, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1225 'load' 'flat_array_V_load_60' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_33 : Operation 1226 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_60 = load i9* %dense_1_weights_V_ad_60, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1226 'load' 'dense_1_weights_V_lo_60' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_33 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_61 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_59, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1227 'partselect' 'tmp_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1228 [1/1] (0.00ns)   --->   "%zext_ln14_62 = zext i9 %add_ln13_45 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1228 'zext' 'zext_ln14_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1229 [1/1] (0.00ns)   --->   "%zext_ln1117_123 = zext i15 %add_ln1117_61 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1229 'zext' 'zext_ln1117_123' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1230 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_61 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_123" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1230 'getelementptr' 'dense_1_weights_V_ad_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1231 [1/1] (0.00ns)   --->   "%flat_array_V_addr_61 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_62" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1231 'getelementptr' 'flat_array_V_addr_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_33 : Operation 1232 [2/2] (3.25ns)   --->   "%flat_array_V_load_61 = load i14* %flat_array_V_addr_61, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1232 'load' 'flat_array_V_load_61' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_33 : Operation 1233 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_61 = load i9* %dense_1_weights_V_ad_61, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1233 'load' 'dense_1_weights_V_lo_61' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 34 <SV = 33> <Delay = 12.6>
ST_34 : Operation 1234 [1/2] (3.25ns)   --->   "%flat_array_V_load_60 = load i14* %flat_array_V_addr_60, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1234 'load' 'flat_array_V_load_60' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_34 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln1192_120 = sext i14 %flat_array_V_load_60 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1235 'sext' 'sext_ln1192_120' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1236 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_60 = load i9* %dense_1_weights_V_ad_60, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1236 'load' 'dense_1_weights_V_lo_60' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_34 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln1192_121 = sext i9 %dense_1_weights_V_lo_60 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1237 'sext' 'sext_ln1192_121' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1238 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_60)   --->   "%mul_ln1192_60 = mul i22 %sext_ln1192_121, %sext_ln1192_120" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1238 'mul' 'mul_ln1192_60' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1239 [1/1] (0.00ns)   --->   "%shl_ln728_59 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_61, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1239 'bitconcatenate' 'shl_ln728_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1240 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_60 = add i22 %mul_ln1192_60, %shl_ln728_59" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1240 'add' 'add_ln1192_60' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1241 [1/2] (3.25ns)   --->   "%flat_array_V_load_61 = load i14* %flat_array_V_addr_61, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1241 'load' 'flat_array_V_load_61' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_34 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln1192_122 = sext i14 %flat_array_V_load_61 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1242 'sext' 'sext_ln1192_122' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1243 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_61 = load i9* %dense_1_weights_V_ad_61, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1243 'load' 'dense_1_weights_V_lo_61' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_34 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln1192_123 = sext i9 %dense_1_weights_V_lo_61 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1244 'sext' 'sext_ln1192_123' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1245 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_61)   --->   "%mul_ln1192_61 = mul i22 %sext_ln1192_123, %sext_ln1192_122" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1245 'mul' 'mul_ln1192_61' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_62 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_60, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1246 'partselect' 'tmp_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1247 [1/1] (0.00ns)   --->   "%shl_ln728_60 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_62, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1247 'bitconcatenate' 'shl_ln728_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1248 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_61 = add i22 %mul_ln1192_61, %shl_ln728_60" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1248 'add' 'add_ln1192_61' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln14_63 = zext i9 %add_ln13_46 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1249 'zext' 'zext_ln14_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln1117_125 = zext i15 %add_ln1117_62 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1250 'zext' 'zext_ln1117_125' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1251 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_62 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_125" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1251 'getelementptr' 'dense_1_weights_V_ad_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1252 [1/1] (0.00ns)   --->   "%flat_array_V_addr_62 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_63" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1252 'getelementptr' 'flat_array_V_addr_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1253 [2/2] (3.25ns)   --->   "%flat_array_V_load_62 = load i14* %flat_array_V_addr_62, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1253 'load' 'flat_array_V_load_62' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_34 : Operation 1254 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_62 = load i9* %dense_1_weights_V_ad_62, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1254 'load' 'dense_1_weights_V_lo_62' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_34 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_63 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_61, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1255 'partselect' 'tmp_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln14_64 = zext i9 %add_ln13_47 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1256 'zext' 'zext_ln14_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln1117_127 = zext i15 %add_ln1117_63 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1257 'zext' 'zext_ln1117_127' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1258 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_63 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_127" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1258 'getelementptr' 'dense_1_weights_V_ad_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1259 [1/1] (0.00ns)   --->   "%flat_array_V_addr_63 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1259 'getelementptr' 'flat_array_V_addr_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_34 : Operation 1260 [2/2] (3.25ns)   --->   "%flat_array_V_load_63 = load i14* %flat_array_V_addr_63, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1260 'load' 'flat_array_V_load_63' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_34 : Operation 1261 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_63 = load i9* %dense_1_weights_V_ad_63, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1261 'load' 'dense_1_weights_V_lo_63' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 35 <SV = 34> <Delay = 12.6>
ST_35 : Operation 1262 [1/2] (3.25ns)   --->   "%flat_array_V_load_62 = load i14* %flat_array_V_addr_62, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1262 'load' 'flat_array_V_load_62' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_35 : Operation 1263 [1/1] (0.00ns)   --->   "%sext_ln1192_124 = sext i14 %flat_array_V_load_62 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1263 'sext' 'sext_ln1192_124' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1264 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_62 = load i9* %dense_1_weights_V_ad_62, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1264 'load' 'dense_1_weights_V_lo_62' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_35 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln1192_125 = sext i9 %dense_1_weights_V_lo_62 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1265 'sext' 'sext_ln1192_125' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1266 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_62)   --->   "%mul_ln1192_62 = mul i22 %sext_ln1192_125, %sext_ln1192_124" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1266 'mul' 'mul_ln1192_62' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1267 [1/1] (0.00ns)   --->   "%shl_ln728_61 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_63, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1267 'bitconcatenate' 'shl_ln728_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1268 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_62 = add i22 %mul_ln1192_62, %shl_ln728_61" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1268 'add' 'add_ln1192_62' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1269 [1/2] (3.25ns)   --->   "%flat_array_V_load_63 = load i14* %flat_array_V_addr_63, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1269 'load' 'flat_array_V_load_63' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_35 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln1192_126 = sext i14 %flat_array_V_load_63 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1270 'sext' 'sext_ln1192_126' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1271 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_63 = load i9* %dense_1_weights_V_ad_63, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1271 'load' 'dense_1_weights_V_lo_63' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_35 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln1192_127 = sext i9 %dense_1_weights_V_lo_63 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1272 'sext' 'sext_ln1192_127' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1273 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_63)   --->   "%mul_ln1192_63 = mul i22 %sext_ln1192_127, %sext_ln1192_126" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1273 'mul' 'mul_ln1192_63' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_64 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_62, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1274 'partselect' 'tmp_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1275 [1/1] (0.00ns)   --->   "%shl_ln728_62 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_64, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1275 'bitconcatenate' 'shl_ln728_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1276 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_63 = add i22 %mul_ln1192_63, %shl_ln728_62" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1276 'add' 'add_ln1192_63' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln14_65 = zext i9 %add_ln13_48 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1277 'zext' 'zext_ln14_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1278 [1/1] (0.00ns)   --->   "%zext_ln1117_129 = zext i15 %add_ln1117_64 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1278 'zext' 'zext_ln1117_129' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1279 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_64 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_129" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1279 'getelementptr' 'dense_1_weights_V_ad_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1280 [1/1] (0.00ns)   --->   "%flat_array_V_addr_64 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_65" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1280 'getelementptr' 'flat_array_V_addr_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1281 [2/2] (3.25ns)   --->   "%flat_array_V_load_64 = load i14* %flat_array_V_addr_64, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1281 'load' 'flat_array_V_load_64' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_35 : Operation 1282 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_64 = load i9* %dense_1_weights_V_ad_64, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1282 'load' 'dense_1_weights_V_lo_64' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_35 : Operation 1283 [1/1] (0.00ns)   --->   "%tmp_65 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_63, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1283 'partselect' 'tmp_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1284 [1/1] (0.00ns)   --->   "%zext_ln14_66 = zext i9 %add_ln13_49 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1284 'zext' 'zext_ln14_66' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln1117_131 = zext i15 %add_ln1117_65 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1285 'zext' 'zext_ln1117_131' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1286 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_65 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_131" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1286 'getelementptr' 'dense_1_weights_V_ad_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1287 [1/1] (0.00ns)   --->   "%flat_array_V_addr_65 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_66" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1287 'getelementptr' 'flat_array_V_addr_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_35 : Operation 1288 [2/2] (3.25ns)   --->   "%flat_array_V_load_65 = load i14* %flat_array_V_addr_65, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1288 'load' 'flat_array_V_load_65' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_35 : Operation 1289 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_65 = load i9* %dense_1_weights_V_ad_65, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1289 'load' 'dense_1_weights_V_lo_65' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 36 <SV = 35> <Delay = 12.6>
ST_36 : Operation 1290 [1/2] (3.25ns)   --->   "%flat_array_V_load_64 = load i14* %flat_array_V_addr_64, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1290 'load' 'flat_array_V_load_64' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_36 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln1192_128 = sext i14 %flat_array_V_load_64 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1291 'sext' 'sext_ln1192_128' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1292 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_64 = load i9* %dense_1_weights_V_ad_64, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1292 'load' 'dense_1_weights_V_lo_64' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_36 : Operation 1293 [1/1] (0.00ns)   --->   "%sext_ln1192_129 = sext i9 %dense_1_weights_V_lo_64 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1293 'sext' 'sext_ln1192_129' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1294 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_64)   --->   "%mul_ln1192_64 = mul i22 %sext_ln1192_129, %sext_ln1192_128" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1294 'mul' 'mul_ln1192_64' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1295 [1/1] (0.00ns)   --->   "%shl_ln728_63 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_65, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1295 'bitconcatenate' 'shl_ln728_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1296 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_64 = add i22 %mul_ln1192_64, %shl_ln728_63" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1296 'add' 'add_ln1192_64' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1297 [1/2] (3.25ns)   --->   "%flat_array_V_load_65 = load i14* %flat_array_V_addr_65, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1297 'load' 'flat_array_V_load_65' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_36 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln1192_130 = sext i14 %flat_array_V_load_65 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1298 'sext' 'sext_ln1192_130' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1299 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_65 = load i9* %dense_1_weights_V_ad_65, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1299 'load' 'dense_1_weights_V_lo_65' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_36 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln1192_131 = sext i9 %dense_1_weights_V_lo_65 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1300 'sext' 'sext_ln1192_131' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1301 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_65)   --->   "%mul_ln1192_65 = mul i22 %sext_ln1192_131, %sext_ln1192_130" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1301 'mul' 'mul_ln1192_65' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1302 [1/1] (0.00ns)   --->   "%tmp_66 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_64, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1302 'partselect' 'tmp_66' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1303 [1/1] (0.00ns)   --->   "%shl_ln728_64 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_66, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1303 'bitconcatenate' 'shl_ln728_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1304 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_65 = add i22 %mul_ln1192_65, %shl_ln728_64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1304 'add' 'add_ln1192_65' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1305 [1/1] (0.00ns)   --->   "%zext_ln14_67 = zext i9 %add_ln13_50 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1305 'zext' 'zext_ln14_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln1117_133 = zext i15 %add_ln1117_66 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1306 'zext' 'zext_ln1117_133' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1307 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_66 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_133" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1307 'getelementptr' 'dense_1_weights_V_ad_66' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1308 [1/1] (0.00ns)   --->   "%flat_array_V_addr_66 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_67" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1308 'getelementptr' 'flat_array_V_addr_66' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1309 [2/2] (3.25ns)   --->   "%flat_array_V_load_66 = load i14* %flat_array_V_addr_66, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1309 'load' 'flat_array_V_load_66' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_36 : Operation 1310 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_66 = load i9* %dense_1_weights_V_ad_66, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1310 'load' 'dense_1_weights_V_lo_66' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_36 : Operation 1311 [1/1] (0.00ns)   --->   "%tmp_67 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_65, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1311 'partselect' 'tmp_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln14_68 = zext i9 %add_ln13_51 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1312 'zext' 'zext_ln14_68' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln1117_135 = zext i15 %add_ln1117_67 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1313 'zext' 'zext_ln1117_135' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1314 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_67 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_135" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1314 'getelementptr' 'dense_1_weights_V_ad_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1315 [1/1] (0.00ns)   --->   "%flat_array_V_addr_67 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_68" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1315 'getelementptr' 'flat_array_V_addr_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_36 : Operation 1316 [2/2] (3.25ns)   --->   "%flat_array_V_load_67 = load i14* %flat_array_V_addr_67, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1316 'load' 'flat_array_V_load_67' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_36 : Operation 1317 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_67 = load i9* %dense_1_weights_V_ad_67, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1317 'load' 'dense_1_weights_V_lo_67' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 37 <SV = 36> <Delay = 12.6>
ST_37 : Operation 1318 [1/2] (3.25ns)   --->   "%flat_array_V_load_66 = load i14* %flat_array_V_addr_66, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1318 'load' 'flat_array_V_load_66' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_37 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln1192_132 = sext i14 %flat_array_V_load_66 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1319 'sext' 'sext_ln1192_132' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1320 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_66 = load i9* %dense_1_weights_V_ad_66, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1320 'load' 'dense_1_weights_V_lo_66' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_37 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln1192_133 = sext i9 %dense_1_weights_V_lo_66 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1321 'sext' 'sext_ln1192_133' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1322 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_66)   --->   "%mul_ln1192_66 = mul i22 %sext_ln1192_133, %sext_ln1192_132" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1322 'mul' 'mul_ln1192_66' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1323 [1/1] (0.00ns)   --->   "%shl_ln728_65 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_67, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1323 'bitconcatenate' 'shl_ln728_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1324 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_66 = add i22 %mul_ln1192_66, %shl_ln728_65" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1324 'add' 'add_ln1192_66' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1325 [1/2] (3.25ns)   --->   "%flat_array_V_load_67 = load i14* %flat_array_V_addr_67, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1325 'load' 'flat_array_V_load_67' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_37 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln1192_134 = sext i14 %flat_array_V_load_67 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1326 'sext' 'sext_ln1192_134' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1327 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_67 = load i9* %dense_1_weights_V_ad_67, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1327 'load' 'dense_1_weights_V_lo_67' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_37 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln1192_135 = sext i9 %dense_1_weights_V_lo_67 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1328 'sext' 'sext_ln1192_135' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1329 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_67)   --->   "%mul_ln1192_67 = mul i22 %sext_ln1192_135, %sext_ln1192_134" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1329 'mul' 'mul_ln1192_67' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1330 [1/1] (0.00ns)   --->   "%tmp_68 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_66, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1330 'partselect' 'tmp_68' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1331 [1/1] (0.00ns)   --->   "%shl_ln728_66 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_68, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1331 'bitconcatenate' 'shl_ln728_66' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1332 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_67 = add i22 %mul_ln1192_67, %shl_ln728_66" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1332 'add' 'add_ln1192_67' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln14_69 = zext i9 %add_ln13_52 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1333 'zext' 'zext_ln14_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln1117_137 = zext i15 %add_ln1117_68 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1334 'zext' 'zext_ln1117_137' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1335 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_68 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_137" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1335 'getelementptr' 'dense_1_weights_V_ad_68' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1336 [1/1] (0.00ns)   --->   "%flat_array_V_addr_68 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_69" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1336 'getelementptr' 'flat_array_V_addr_68' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1337 [2/2] (3.25ns)   --->   "%flat_array_V_load_68 = load i14* %flat_array_V_addr_68, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1337 'load' 'flat_array_V_load_68' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_37 : Operation 1338 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_68 = load i9* %dense_1_weights_V_ad_68, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1338 'load' 'dense_1_weights_V_lo_68' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_37 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_69 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_67, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1339 'partselect' 'tmp_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln14_70 = zext i9 %add_ln13_53 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1340 'zext' 'zext_ln14_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1341 [1/1] (0.00ns)   --->   "%zext_ln1117_139 = zext i15 %add_ln1117_69 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1341 'zext' 'zext_ln1117_139' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1342 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_69 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_139" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1342 'getelementptr' 'dense_1_weights_V_ad_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1343 [1/1] (0.00ns)   --->   "%flat_array_V_addr_69 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_70" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1343 'getelementptr' 'flat_array_V_addr_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_37 : Operation 1344 [2/2] (3.25ns)   --->   "%flat_array_V_load_69 = load i14* %flat_array_V_addr_69, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1344 'load' 'flat_array_V_load_69' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_37 : Operation 1345 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_69 = load i9* %dense_1_weights_V_ad_69, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1345 'load' 'dense_1_weights_V_lo_69' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 38 <SV = 37> <Delay = 12.6>
ST_38 : Operation 1346 [1/2] (3.25ns)   --->   "%flat_array_V_load_68 = load i14* %flat_array_V_addr_68, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1346 'load' 'flat_array_V_load_68' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_38 : Operation 1347 [1/1] (0.00ns)   --->   "%sext_ln1192_136 = sext i14 %flat_array_V_load_68 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1347 'sext' 'sext_ln1192_136' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1348 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_68 = load i9* %dense_1_weights_V_ad_68, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1348 'load' 'dense_1_weights_V_lo_68' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_38 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln1192_137 = sext i9 %dense_1_weights_V_lo_68 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1349 'sext' 'sext_ln1192_137' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1350 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_68)   --->   "%mul_ln1192_68 = mul i22 %sext_ln1192_137, %sext_ln1192_136" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1350 'mul' 'mul_ln1192_68' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1351 [1/1] (0.00ns)   --->   "%shl_ln728_67 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_69, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1351 'bitconcatenate' 'shl_ln728_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1352 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_68 = add i22 %mul_ln1192_68, %shl_ln728_67" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1352 'add' 'add_ln1192_68' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1353 [1/2] (3.25ns)   --->   "%flat_array_V_load_69 = load i14* %flat_array_V_addr_69, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1353 'load' 'flat_array_V_load_69' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_38 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln1192_138 = sext i14 %flat_array_V_load_69 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1354 'sext' 'sext_ln1192_138' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1355 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_69 = load i9* %dense_1_weights_V_ad_69, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1355 'load' 'dense_1_weights_V_lo_69' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_38 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln1192_139 = sext i9 %dense_1_weights_V_lo_69 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1356 'sext' 'sext_ln1192_139' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1357 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_69)   --->   "%mul_ln1192_69 = mul i22 %sext_ln1192_139, %sext_ln1192_138" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1357 'mul' 'mul_ln1192_69' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1358 [1/1] (0.00ns)   --->   "%tmp_70 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_68, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1358 'partselect' 'tmp_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1359 [1/1] (0.00ns)   --->   "%shl_ln728_68 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_70, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1359 'bitconcatenate' 'shl_ln728_68' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1360 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_69 = add i22 %mul_ln1192_69, %shl_ln728_68" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1360 'add' 'add_ln1192_69' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln14_71 = zext i9 %add_ln13_54 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1361 'zext' 'zext_ln14_71' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1362 [1/1] (0.00ns)   --->   "%zext_ln1117_141 = zext i15 %add_ln1117_70 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1362 'zext' 'zext_ln1117_141' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1363 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_70 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_141" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1363 'getelementptr' 'dense_1_weights_V_ad_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1364 [1/1] (0.00ns)   --->   "%flat_array_V_addr_70 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_71" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1364 'getelementptr' 'flat_array_V_addr_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1365 [2/2] (3.25ns)   --->   "%flat_array_V_load_70 = load i14* %flat_array_V_addr_70, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1365 'load' 'flat_array_V_load_70' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_38 : Operation 1366 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_70 = load i9* %dense_1_weights_V_ad_70, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1366 'load' 'dense_1_weights_V_lo_70' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_38 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_71 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_69, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1367 'partselect' 'tmp_71' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1368 [1/1] (0.00ns)   --->   "%zext_ln14_72 = zext i9 %add_ln13_55 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1368 'zext' 'zext_ln14_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1369 [1/1] (0.00ns)   --->   "%zext_ln1117_143 = zext i15 %add_ln1117_71 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1369 'zext' 'zext_ln1117_143' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1370 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_71 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_143" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1370 'getelementptr' 'dense_1_weights_V_ad_71' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1371 [1/1] (0.00ns)   --->   "%flat_array_V_addr_71 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_72" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1371 'getelementptr' 'flat_array_V_addr_71' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_38 : Operation 1372 [2/2] (3.25ns)   --->   "%flat_array_V_load_71 = load i14* %flat_array_V_addr_71, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1372 'load' 'flat_array_V_load_71' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_38 : Operation 1373 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_71 = load i9* %dense_1_weights_V_ad_71, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1373 'load' 'dense_1_weights_V_lo_71' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 39 <SV = 38> <Delay = 12.6>
ST_39 : Operation 1374 [1/2] (3.25ns)   --->   "%flat_array_V_load_70 = load i14* %flat_array_V_addr_70, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1374 'load' 'flat_array_V_load_70' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_39 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln1192_140 = sext i14 %flat_array_V_load_70 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1375 'sext' 'sext_ln1192_140' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1376 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_70 = load i9* %dense_1_weights_V_ad_70, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1376 'load' 'dense_1_weights_V_lo_70' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_39 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln1192_141 = sext i9 %dense_1_weights_V_lo_70 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1377 'sext' 'sext_ln1192_141' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1378 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_70)   --->   "%mul_ln1192_70 = mul i22 %sext_ln1192_141, %sext_ln1192_140" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1378 'mul' 'mul_ln1192_70' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1379 [1/1] (0.00ns)   --->   "%shl_ln728_69 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_71, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1379 'bitconcatenate' 'shl_ln728_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1380 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_70 = add i22 %mul_ln1192_70, %shl_ln728_69" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1380 'add' 'add_ln1192_70' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1381 [1/2] (3.25ns)   --->   "%flat_array_V_load_71 = load i14* %flat_array_V_addr_71, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1381 'load' 'flat_array_V_load_71' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_39 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln1192_142 = sext i14 %flat_array_V_load_71 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1382 'sext' 'sext_ln1192_142' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1383 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_71 = load i9* %dense_1_weights_V_ad_71, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1383 'load' 'dense_1_weights_V_lo_71' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_39 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln1192_143 = sext i9 %dense_1_weights_V_lo_71 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1384 'sext' 'sext_ln1192_143' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1385 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_71)   --->   "%mul_ln1192_71 = mul i22 %sext_ln1192_143, %sext_ln1192_142" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1385 'mul' 'mul_ln1192_71' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1386 [1/1] (0.00ns)   --->   "%tmp_72 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_70, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1386 'partselect' 'tmp_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1387 [1/1] (0.00ns)   --->   "%shl_ln728_70 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_72, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1387 'bitconcatenate' 'shl_ln728_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1388 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_71 = add i22 %mul_ln1192_71, %shl_ln728_70" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1388 'add' 'add_ln1192_71' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1389 [1/1] (0.00ns)   --->   "%zext_ln14_73 = zext i9 %add_ln13_56 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1389 'zext' 'zext_ln14_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1390 [1/1] (0.00ns)   --->   "%zext_ln1117_145 = zext i15 %add_ln1117_72 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1390 'zext' 'zext_ln1117_145' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1391 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_72 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_145" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1391 'getelementptr' 'dense_1_weights_V_ad_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1392 [1/1] (0.00ns)   --->   "%flat_array_V_addr_72 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_73" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1392 'getelementptr' 'flat_array_V_addr_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1393 [2/2] (3.25ns)   --->   "%flat_array_V_load_72 = load i14* %flat_array_V_addr_72, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1393 'load' 'flat_array_V_load_72' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_39 : Operation 1394 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_72 = load i9* %dense_1_weights_V_ad_72, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1394 'load' 'dense_1_weights_V_lo_72' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_39 : Operation 1395 [1/1] (0.00ns)   --->   "%tmp_73 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_71, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1395 'partselect' 'tmp_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1396 [1/1] (0.00ns)   --->   "%zext_ln14_74 = zext i9 %add_ln13_57 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1396 'zext' 'zext_ln14_74' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1397 [1/1] (0.00ns)   --->   "%zext_ln1117_147 = zext i15 %add_ln1117_73 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1397 'zext' 'zext_ln1117_147' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1398 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_73 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_147" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1398 'getelementptr' 'dense_1_weights_V_ad_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1399 [1/1] (0.00ns)   --->   "%flat_array_V_addr_73 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_74" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1399 'getelementptr' 'flat_array_V_addr_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_39 : Operation 1400 [2/2] (3.25ns)   --->   "%flat_array_V_load_73 = load i14* %flat_array_V_addr_73, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1400 'load' 'flat_array_V_load_73' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_39 : Operation 1401 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_73 = load i9* %dense_1_weights_V_ad_73, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1401 'load' 'dense_1_weights_V_lo_73' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 40 <SV = 39> <Delay = 12.6>
ST_40 : Operation 1402 [1/2] (3.25ns)   --->   "%flat_array_V_load_72 = load i14* %flat_array_V_addr_72, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1402 'load' 'flat_array_V_load_72' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_40 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln1192_144 = sext i14 %flat_array_V_load_72 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1403 'sext' 'sext_ln1192_144' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1404 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_72 = load i9* %dense_1_weights_V_ad_72, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1404 'load' 'dense_1_weights_V_lo_72' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_40 : Operation 1405 [1/1] (0.00ns)   --->   "%sext_ln1192_145 = sext i9 %dense_1_weights_V_lo_72 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1405 'sext' 'sext_ln1192_145' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1406 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_72)   --->   "%mul_ln1192_72 = mul i22 %sext_ln1192_145, %sext_ln1192_144" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1406 'mul' 'mul_ln1192_72' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1407 [1/1] (0.00ns)   --->   "%shl_ln728_71 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_73, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1407 'bitconcatenate' 'shl_ln728_71' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1408 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_72 = add i22 %mul_ln1192_72, %shl_ln728_71" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1408 'add' 'add_ln1192_72' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1409 [1/2] (3.25ns)   --->   "%flat_array_V_load_73 = load i14* %flat_array_V_addr_73, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1409 'load' 'flat_array_V_load_73' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_40 : Operation 1410 [1/1] (0.00ns)   --->   "%sext_ln1192_146 = sext i14 %flat_array_V_load_73 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1410 'sext' 'sext_ln1192_146' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1411 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_73 = load i9* %dense_1_weights_V_ad_73, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1411 'load' 'dense_1_weights_V_lo_73' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_40 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln1192_147 = sext i9 %dense_1_weights_V_lo_73 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1412 'sext' 'sext_ln1192_147' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1413 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_73)   --->   "%mul_ln1192_73 = mul i22 %sext_ln1192_147, %sext_ln1192_146" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1413 'mul' 'mul_ln1192_73' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1414 [1/1] (0.00ns)   --->   "%tmp_74 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_72, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1414 'partselect' 'tmp_74' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1415 [1/1] (0.00ns)   --->   "%shl_ln728_72 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_74, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1415 'bitconcatenate' 'shl_ln728_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1416 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_73 = add i22 %mul_ln1192_73, %shl_ln728_72" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1416 'add' 'add_ln1192_73' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln14_75 = zext i9 %add_ln13_58 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1417 'zext' 'zext_ln14_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1418 [1/1] (0.00ns)   --->   "%zext_ln1117_149 = zext i15 %add_ln1117_74 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1418 'zext' 'zext_ln1117_149' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1419 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_74 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_149" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1419 'getelementptr' 'dense_1_weights_V_ad_74' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1420 [1/1] (0.00ns)   --->   "%flat_array_V_addr_74 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_75" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1420 'getelementptr' 'flat_array_V_addr_74' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1421 [2/2] (3.25ns)   --->   "%flat_array_V_load_74 = load i14* %flat_array_V_addr_74, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1421 'load' 'flat_array_V_load_74' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_40 : Operation 1422 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_74 = load i9* %dense_1_weights_V_ad_74, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1422 'load' 'dense_1_weights_V_lo_74' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_40 : Operation 1423 [1/1] (0.00ns)   --->   "%tmp_75 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_73, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1423 'partselect' 'tmp_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1424 [1/1] (0.00ns)   --->   "%zext_ln14_76 = zext i9 %add_ln13_59 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1424 'zext' 'zext_ln14_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1425 [1/1] (0.00ns)   --->   "%zext_ln1117_151 = zext i15 %add_ln1117_75 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1425 'zext' 'zext_ln1117_151' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1426 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_75 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_151" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1426 'getelementptr' 'dense_1_weights_V_ad_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1427 [1/1] (0.00ns)   --->   "%flat_array_V_addr_75 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_76" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1427 'getelementptr' 'flat_array_V_addr_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_40 : Operation 1428 [2/2] (3.25ns)   --->   "%flat_array_V_load_75 = load i14* %flat_array_V_addr_75, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1428 'load' 'flat_array_V_load_75' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_40 : Operation 1429 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_75 = load i9* %dense_1_weights_V_ad_75, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1429 'load' 'dense_1_weights_V_lo_75' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 41 <SV = 40> <Delay = 12.6>
ST_41 : Operation 1430 [1/2] (3.25ns)   --->   "%flat_array_V_load_74 = load i14* %flat_array_V_addr_74, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1430 'load' 'flat_array_V_load_74' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_41 : Operation 1431 [1/1] (0.00ns)   --->   "%sext_ln1192_148 = sext i14 %flat_array_V_load_74 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1431 'sext' 'sext_ln1192_148' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1432 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_74 = load i9* %dense_1_weights_V_ad_74, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1432 'load' 'dense_1_weights_V_lo_74' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_41 : Operation 1433 [1/1] (0.00ns)   --->   "%sext_ln1192_149 = sext i9 %dense_1_weights_V_lo_74 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1433 'sext' 'sext_ln1192_149' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1434 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_74)   --->   "%mul_ln1192_74 = mul i22 %sext_ln1192_149, %sext_ln1192_148" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1434 'mul' 'mul_ln1192_74' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1435 [1/1] (0.00ns)   --->   "%shl_ln728_73 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_75, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1435 'bitconcatenate' 'shl_ln728_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1436 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_74 = add i22 %mul_ln1192_74, %shl_ln728_73" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1436 'add' 'add_ln1192_74' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1437 [1/2] (3.25ns)   --->   "%flat_array_V_load_75 = load i14* %flat_array_V_addr_75, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1437 'load' 'flat_array_V_load_75' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_41 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln1192_150 = sext i14 %flat_array_V_load_75 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1438 'sext' 'sext_ln1192_150' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1439 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_75 = load i9* %dense_1_weights_V_ad_75, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1439 'load' 'dense_1_weights_V_lo_75' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_41 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln1192_151 = sext i9 %dense_1_weights_V_lo_75 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1440 'sext' 'sext_ln1192_151' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1441 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_75)   --->   "%mul_ln1192_75 = mul i22 %sext_ln1192_151, %sext_ln1192_150" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1441 'mul' 'mul_ln1192_75' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1442 [1/1] (0.00ns)   --->   "%tmp_76 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_74, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1442 'partselect' 'tmp_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1443 [1/1] (0.00ns)   --->   "%shl_ln728_74 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_76, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1443 'bitconcatenate' 'shl_ln728_74' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1444 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_75 = add i22 %mul_ln1192_75, %shl_ln728_74" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1444 'add' 'add_ln1192_75' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln14_77 = zext i9 %add_ln13_60 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1445 'zext' 'zext_ln14_77' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln1117_153 = zext i15 %add_ln1117_76 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1446 'zext' 'zext_ln1117_153' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1447 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_76 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_153" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1447 'getelementptr' 'dense_1_weights_V_ad_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1448 [1/1] (0.00ns)   --->   "%flat_array_V_addr_76 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_77" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1448 'getelementptr' 'flat_array_V_addr_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1449 [2/2] (3.25ns)   --->   "%flat_array_V_load_76 = load i14* %flat_array_V_addr_76, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1449 'load' 'flat_array_V_load_76' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_41 : Operation 1450 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_76 = load i9* %dense_1_weights_V_ad_76, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1450 'load' 'dense_1_weights_V_lo_76' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_41 : Operation 1451 [1/1] (0.00ns)   --->   "%tmp_77 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_75, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1451 'partselect' 'tmp_77' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln14_78 = zext i9 %add_ln13_61 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1452 'zext' 'zext_ln14_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1453 [1/1] (0.00ns)   --->   "%zext_ln1117_155 = zext i15 %add_ln1117_77 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1453 'zext' 'zext_ln1117_155' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1454 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_77 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_155" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1454 'getelementptr' 'dense_1_weights_V_ad_77' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1455 [1/1] (0.00ns)   --->   "%flat_array_V_addr_77 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_78" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1455 'getelementptr' 'flat_array_V_addr_77' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_41 : Operation 1456 [2/2] (3.25ns)   --->   "%flat_array_V_load_77 = load i14* %flat_array_V_addr_77, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1456 'load' 'flat_array_V_load_77' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_41 : Operation 1457 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_77 = load i9* %dense_1_weights_V_ad_77, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1457 'load' 'dense_1_weights_V_lo_77' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 42 <SV = 41> <Delay = 12.6>
ST_42 : Operation 1458 [1/2] (3.25ns)   --->   "%flat_array_V_load_76 = load i14* %flat_array_V_addr_76, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1458 'load' 'flat_array_V_load_76' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_42 : Operation 1459 [1/1] (0.00ns)   --->   "%sext_ln1192_152 = sext i14 %flat_array_V_load_76 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1459 'sext' 'sext_ln1192_152' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1460 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_76 = load i9* %dense_1_weights_V_ad_76, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1460 'load' 'dense_1_weights_V_lo_76' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_42 : Operation 1461 [1/1] (0.00ns)   --->   "%sext_ln1192_153 = sext i9 %dense_1_weights_V_lo_76 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1461 'sext' 'sext_ln1192_153' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1462 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_76)   --->   "%mul_ln1192_76 = mul i22 %sext_ln1192_153, %sext_ln1192_152" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1462 'mul' 'mul_ln1192_76' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1463 [1/1] (0.00ns)   --->   "%shl_ln728_75 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_77, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1463 'bitconcatenate' 'shl_ln728_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1464 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_76 = add i22 %mul_ln1192_76, %shl_ln728_75" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1464 'add' 'add_ln1192_76' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1465 [1/2] (3.25ns)   --->   "%flat_array_V_load_77 = load i14* %flat_array_V_addr_77, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1465 'load' 'flat_array_V_load_77' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_42 : Operation 1466 [1/1] (0.00ns)   --->   "%sext_ln1192_154 = sext i14 %flat_array_V_load_77 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1466 'sext' 'sext_ln1192_154' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1467 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_77 = load i9* %dense_1_weights_V_ad_77, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1467 'load' 'dense_1_weights_V_lo_77' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_42 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln1192_155 = sext i9 %dense_1_weights_V_lo_77 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1468 'sext' 'sext_ln1192_155' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1469 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_77)   --->   "%mul_ln1192_77 = mul i22 %sext_ln1192_155, %sext_ln1192_154" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1469 'mul' 'mul_ln1192_77' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1470 [1/1] (0.00ns)   --->   "%tmp_78 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_76, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1470 'partselect' 'tmp_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1471 [1/1] (0.00ns)   --->   "%shl_ln728_76 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_78, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1471 'bitconcatenate' 'shl_ln728_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1472 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_77 = add i22 %mul_ln1192_77, %shl_ln728_76" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1472 'add' 'add_ln1192_77' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1473 [1/1] (0.00ns)   --->   "%zext_ln14_79 = zext i9 %add_ln13_62 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1473 'zext' 'zext_ln14_79' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1474 [1/1] (0.00ns)   --->   "%zext_ln1117_157 = zext i15 %add_ln1117_78 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1474 'zext' 'zext_ln1117_157' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1475 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_78 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_157" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1475 'getelementptr' 'dense_1_weights_V_ad_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1476 [1/1] (0.00ns)   --->   "%flat_array_V_addr_78 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_79" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1476 'getelementptr' 'flat_array_V_addr_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1477 [2/2] (3.25ns)   --->   "%flat_array_V_load_78 = load i14* %flat_array_V_addr_78, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1477 'load' 'flat_array_V_load_78' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_42 : Operation 1478 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_78 = load i9* %dense_1_weights_V_ad_78, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1478 'load' 'dense_1_weights_V_lo_78' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_42 : Operation 1479 [1/1] (0.00ns)   --->   "%tmp_79 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_77, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1479 'partselect' 'tmp_79' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1480 [1/1] (0.00ns)   --->   "%zext_ln14_80 = zext i9 %add_ln13_63 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1480 'zext' 'zext_ln14_80' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1481 [1/1] (0.00ns)   --->   "%zext_ln1117_159 = zext i15 %add_ln1117_79 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1481 'zext' 'zext_ln1117_159' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1482 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad_79 = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_159" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1482 'getelementptr' 'dense_1_weights_V_ad_79' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1483 [1/1] (0.00ns)   --->   "%flat_array_V_addr_79 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_80" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1483 'getelementptr' 'flat_array_V_addr_79' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_42 : Operation 1484 [2/2] (3.25ns)   --->   "%flat_array_V_load_79 = load i14* %flat_array_V_addr_79, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1484 'load' 'flat_array_V_load_79' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_42 : Operation 1485 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo_79 = load i9* %dense_1_weights_V_ad_79, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1485 'load' 'dense_1_weights_V_lo_79' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_42 : Operation 1486 [1/1] (1.82ns)   --->   "%add_ln13_64 = add i9 %j_0_0, 80" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 1486 'add' 'add_ln13_64' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 12.6>
ST_43 : Operation 1487 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3467) nounwind" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 1487 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1488 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3467)" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 1488 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1489 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str465) nounwind" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1489 'specpipeline' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1490 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3467, i32 %tmp_9)" [cnn_ap_lp/dense_1.cpp:15]   --->   Operation 1490 'specregionend' 'empty_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1491 [1/2] (3.25ns)   --->   "%flat_array_V_load_78 = load i14* %flat_array_V_addr_78, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1491 'load' 'flat_array_V_load_78' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_43 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln1192_156 = sext i14 %flat_array_V_load_78 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1492 'sext' 'sext_ln1192_156' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1493 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_78 = load i9* %dense_1_weights_V_ad_78, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1493 'load' 'dense_1_weights_V_lo_78' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_43 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln1192_157 = sext i9 %dense_1_weights_V_lo_78 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1494 'sext' 'sext_ln1192_157' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1495 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_78)   --->   "%mul_ln1192_78 = mul i22 %sext_ln1192_157, %sext_ln1192_156" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1495 'mul' 'mul_ln1192_78' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1496 [1/1] (0.00ns)   --->   "%shl_ln728_77 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_79, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1496 'bitconcatenate' 'shl_ln728_77' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1497 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_78 = add i22 %mul_ln1192_78, %shl_ln728_77" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1497 'add' 'add_ln1192_78' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1498 [1/2] (3.25ns)   --->   "%flat_array_V_load_79 = load i14* %flat_array_V_addr_79, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1498 'load' 'flat_array_V_load_79' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_43 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln1192_158 = sext i14 %flat_array_V_load_79 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1499 'sext' 'sext_ln1192_158' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1500 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo_79 = load i9* %dense_1_weights_V_ad_79, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1500 'load' 'dense_1_weights_V_lo_79' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_43 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln1192_159 = sext i9 %dense_1_weights_V_lo_79 to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1501 'sext' 'sext_ln1192_159' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1502 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_79)   --->   "%mul_ln1192_79 = mul i22 %sext_ln1192_159, %sext_ln1192_158" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1502 'mul' 'mul_ln1192_79' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_80 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_78, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1503 'partselect' 'tmp_80' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1504 [1/1] (0.00ns)   --->   "%shl_ln728_78 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_80, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1504 'bitconcatenate' 'shl_ln728_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1505 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_79 = add i22 %mul_ln1192_79, %shl_ln728_78" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1505 'add' 'add_ln1192_79' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1506 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_79, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 1506 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_43 : Operation 1507 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 1507 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 44 <SV = 3> <Delay = 3.25>
ST_44 : Operation 1508 [1/1] (0.00ns)   --->   "%dense_1_bias_V_addr = getelementptr [50 x i6]* @dense_1_bias_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 1508 'getelementptr' 'dense_1_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1509 [2/2] (3.25ns)   --->   "%p_Val2_s = load i6* %dense_1_bias_V_addr, align 1" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 1509 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 45 <SV = 4> <Delay = 8.08>
ST_45 : Operation 1510 [1/2] (3.25ns)   --->   "%p_Val2_s = load i6* %dense_1_bias_V_addr, align 1" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 1510 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_45 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i6 %p_Val2_s to i14" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 1511 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1512 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i14 %p_Val2_0 to i13" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 1512 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1513 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i6 %p_Val2_s to i13" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 1513 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1514 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 %p_Val2_0, %sext_ln1265" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 1514 'add' 'add_ln703' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1515 [1/1] (1.67ns)   --->   "%add_ln203 = add i13 %sext_ln703, %trunc_ln703" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 1515 'add' 'add_ln203' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1516 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 1516 'getelementptr' 'dense_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1517 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [cnn_ap_lp/dense_1.cpp:19]   --->   Operation 1517 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1518 [1/1] (0.69ns)   --->   "%select_ln19 = select i1 %tmp_6, i13 0, i13 %add_ln203" [cnn_ap_lp/dense_1.cpp:19]   --->   Operation 1518 'select' 'select_ln19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1519 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_1_out_V_addr, align 2" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 1519 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_45 : Operation 1520 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2466, i32 %tmp)" [cnn_ap_lp/dense_1.cpp:22]   --->   Operation 1520 'specregionend' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1521 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 1521 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cnn_ap_lp/dense_1.cpp:9) [7]  (1.77 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_lp/dense_1.cpp:9) [7]  (0 ns)
	'add' operation ('i', cnn_ap_lp/dense_1.cpp:9) [10]  (1.83 ns)

 <State 3>: 9.63ns
The critical path consists of the following:
	'phi' operation ('j_0_0', cnn_ap_lp/dense_1.cpp:13) with incoming values : ('add_ln13_64', cnn_ap_lp/dense_1.cpp:13) [20]  (0 ns)
	'mul' operation of DSP[31] ('mul_ln1117', cnn_ap_lp/dense_1.cpp:14) [30]  (3.36 ns)
	'add' operation of DSP[31] ('add_ln1117', cnn_ap_lp/dense_1.cpp:14) [31]  (3.02 ns)
	'getelementptr' operation ('dense_1_weights_V_ad', cnn_ap_lp/dense_1.cpp:14) [33]  (0 ns)
	'load' operation ('dense_1_weights_V_lo', cnn_ap_lp/dense_1.cpp:14) on array 'dense_1_weights_V' [37]  (3.25 ns)

 <State 4>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [35]  (3.25 ns)
	'mul' operation of DSP[41] ('mul_ln1192', cnn_ap_lp/dense_1.cpp:14) [39]  (3.36 ns)
	'add' operation of DSP[41] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14) [41]  (3.02 ns)
	'add' operation of DSP[58] ('add_ln1192_1', cnn_ap_lp/dense_1.cpp:14) [58]  (3.02 ns)

 <State 5>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_2', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [67]  (3.25 ns)
	'mul' operation of DSP[74] ('mul_ln1192_2', cnn_ap_lp/dense_1.cpp:14) [71]  (3.36 ns)
	'add' operation of DSP[74] ('add_ln1192_2', cnn_ap_lp/dense_1.cpp:14) [74]  (3.02 ns)
	'add' operation of DSP[90] ('add_ln1192_3', cnn_ap_lp/dense_1.cpp:14) [90]  (3.02 ns)

 <State 6>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_4', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [99]  (3.25 ns)
	'mul' operation of DSP[106] ('mul_ln1192_4', cnn_ap_lp/dense_1.cpp:14) [103]  (3.36 ns)
	'add' operation of DSP[106] ('add_ln1192_4', cnn_ap_lp/dense_1.cpp:14) [106]  (3.02 ns)
	'add' operation of DSP[122] ('add_ln1192_5', cnn_ap_lp/dense_1.cpp:14) [122]  (3.02 ns)

 <State 7>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_6', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [131]  (3.25 ns)
	'mul' operation of DSP[138] ('mul_ln1192_6', cnn_ap_lp/dense_1.cpp:14) [135]  (3.36 ns)
	'add' operation of DSP[138] ('add_ln1192_6', cnn_ap_lp/dense_1.cpp:14) [138]  (3.02 ns)
	'add' operation of DSP[154] ('add_ln1192_7', cnn_ap_lp/dense_1.cpp:14) [154]  (3.02 ns)

 <State 8>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_8', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [163]  (3.25 ns)
	'mul' operation of DSP[170] ('mul_ln1192_8', cnn_ap_lp/dense_1.cpp:14) [167]  (3.36 ns)
	'add' operation of DSP[170] ('add_ln1192_8', cnn_ap_lp/dense_1.cpp:14) [170]  (3.02 ns)
	'add' operation of DSP[186] ('add_ln1192_9', cnn_ap_lp/dense_1.cpp:14) [186]  (3.02 ns)

 <State 9>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_10', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [195]  (3.25 ns)
	'mul' operation of DSP[202] ('mul_ln1192_10', cnn_ap_lp/dense_1.cpp:14) [199]  (3.36 ns)
	'add' operation of DSP[202] ('add_ln1192_10', cnn_ap_lp/dense_1.cpp:14) [202]  (3.02 ns)
	'add' operation of DSP[218] ('add_ln1192_11', cnn_ap_lp/dense_1.cpp:14) [218]  (3.02 ns)

 <State 10>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_12', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [227]  (3.25 ns)
	'mul' operation of DSP[234] ('mul_ln1192_12', cnn_ap_lp/dense_1.cpp:14) [231]  (3.36 ns)
	'add' operation of DSP[234] ('add_ln1192_12', cnn_ap_lp/dense_1.cpp:14) [234]  (3.02 ns)
	'add' operation of DSP[250] ('add_ln1192_13', cnn_ap_lp/dense_1.cpp:14) [250]  (3.02 ns)

 <State 11>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_14', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [259]  (3.25 ns)
	'mul' operation of DSP[266] ('mul_ln1192_14', cnn_ap_lp/dense_1.cpp:14) [263]  (3.36 ns)
	'add' operation of DSP[266] ('add_ln1192_14', cnn_ap_lp/dense_1.cpp:14) [266]  (3.02 ns)
	'add' operation of DSP[282] ('add_ln1192_15', cnn_ap_lp/dense_1.cpp:14) [282]  (3.02 ns)

 <State 12>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_16', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [291]  (3.25 ns)
	'mul' operation of DSP[298] ('mul_ln1192_16', cnn_ap_lp/dense_1.cpp:14) [295]  (3.36 ns)
	'add' operation of DSP[298] ('add_ln1192_16', cnn_ap_lp/dense_1.cpp:14) [298]  (3.02 ns)
	'add' operation of DSP[314] ('add_ln1192_17', cnn_ap_lp/dense_1.cpp:14) [314]  (3.02 ns)

 <State 13>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_18', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [323]  (3.25 ns)
	'mul' operation of DSP[330] ('mul_ln1192_18', cnn_ap_lp/dense_1.cpp:14) [327]  (3.36 ns)
	'add' operation of DSP[330] ('add_ln1192_18', cnn_ap_lp/dense_1.cpp:14) [330]  (3.02 ns)
	'add' operation of DSP[346] ('add_ln1192_19', cnn_ap_lp/dense_1.cpp:14) [346]  (3.02 ns)

 <State 14>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_20', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [355]  (3.25 ns)
	'mul' operation of DSP[362] ('mul_ln1192_20', cnn_ap_lp/dense_1.cpp:14) [359]  (3.36 ns)
	'add' operation of DSP[362] ('add_ln1192_20', cnn_ap_lp/dense_1.cpp:14) [362]  (3.02 ns)
	'add' operation of DSP[378] ('add_ln1192_21', cnn_ap_lp/dense_1.cpp:14) [378]  (3.02 ns)

 <State 15>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_22', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [387]  (3.25 ns)
	'mul' operation of DSP[394] ('mul_ln1192_22', cnn_ap_lp/dense_1.cpp:14) [391]  (3.36 ns)
	'add' operation of DSP[394] ('add_ln1192_22', cnn_ap_lp/dense_1.cpp:14) [394]  (3.02 ns)
	'add' operation of DSP[410] ('add_ln1192_23', cnn_ap_lp/dense_1.cpp:14) [410]  (3.02 ns)

 <State 16>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_24', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [419]  (3.25 ns)
	'mul' operation of DSP[426] ('mul_ln1192_24', cnn_ap_lp/dense_1.cpp:14) [423]  (3.36 ns)
	'add' operation of DSP[426] ('add_ln1192_24', cnn_ap_lp/dense_1.cpp:14) [426]  (3.02 ns)
	'add' operation of DSP[442] ('add_ln1192_25', cnn_ap_lp/dense_1.cpp:14) [442]  (3.02 ns)

 <State 17>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_26', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [451]  (3.25 ns)
	'mul' operation of DSP[458] ('mul_ln1192_26', cnn_ap_lp/dense_1.cpp:14) [455]  (3.36 ns)
	'add' operation of DSP[458] ('add_ln1192_26', cnn_ap_lp/dense_1.cpp:14) [458]  (3.02 ns)
	'add' operation of DSP[474] ('add_ln1192_27', cnn_ap_lp/dense_1.cpp:14) [474]  (3.02 ns)

 <State 18>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_28', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [483]  (3.25 ns)
	'mul' operation of DSP[490] ('mul_ln1192_28', cnn_ap_lp/dense_1.cpp:14) [487]  (3.36 ns)
	'add' operation of DSP[490] ('add_ln1192_28', cnn_ap_lp/dense_1.cpp:14) [490]  (3.02 ns)
	'add' operation of DSP[506] ('add_ln1192_29', cnn_ap_lp/dense_1.cpp:14) [506]  (3.02 ns)

 <State 19>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_30', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [515]  (3.25 ns)
	'mul' operation of DSP[522] ('mul_ln1192_30', cnn_ap_lp/dense_1.cpp:14) [519]  (3.36 ns)
	'add' operation of DSP[522] ('add_ln1192_30', cnn_ap_lp/dense_1.cpp:14) [522]  (3.02 ns)
	'add' operation of DSP[538] ('add_ln1192_31', cnn_ap_lp/dense_1.cpp:14) [538]  (3.02 ns)

 <State 20>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_32', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [547]  (3.25 ns)
	'mul' operation of DSP[554] ('mul_ln1192_32', cnn_ap_lp/dense_1.cpp:14) [551]  (3.36 ns)
	'add' operation of DSP[554] ('add_ln1192_32', cnn_ap_lp/dense_1.cpp:14) [554]  (3.02 ns)
	'add' operation of DSP[570] ('add_ln1192_33', cnn_ap_lp/dense_1.cpp:14) [570]  (3.02 ns)

 <State 21>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_34', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [579]  (3.25 ns)
	'mul' operation of DSP[586] ('mul_ln1192_34', cnn_ap_lp/dense_1.cpp:14) [583]  (3.36 ns)
	'add' operation of DSP[586] ('add_ln1192_34', cnn_ap_lp/dense_1.cpp:14) [586]  (3.02 ns)
	'add' operation of DSP[602] ('add_ln1192_35', cnn_ap_lp/dense_1.cpp:14) [602]  (3.02 ns)

 <State 22>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_36', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [611]  (3.25 ns)
	'mul' operation of DSP[618] ('mul_ln1192_36', cnn_ap_lp/dense_1.cpp:14) [615]  (3.36 ns)
	'add' operation of DSP[618] ('add_ln1192_36', cnn_ap_lp/dense_1.cpp:14) [618]  (3.02 ns)
	'add' operation of DSP[634] ('add_ln1192_37', cnn_ap_lp/dense_1.cpp:14) [634]  (3.02 ns)

 <State 23>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_38', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [643]  (3.25 ns)
	'mul' operation of DSP[650] ('mul_ln1192_38', cnn_ap_lp/dense_1.cpp:14) [647]  (3.36 ns)
	'add' operation of DSP[650] ('add_ln1192_38', cnn_ap_lp/dense_1.cpp:14) [650]  (3.02 ns)
	'add' operation of DSP[666] ('add_ln1192_39', cnn_ap_lp/dense_1.cpp:14) [666]  (3.02 ns)

 <State 24>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_40', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [675]  (3.25 ns)
	'mul' operation of DSP[682] ('mul_ln1192_40', cnn_ap_lp/dense_1.cpp:14) [679]  (3.36 ns)
	'add' operation of DSP[682] ('add_ln1192_40', cnn_ap_lp/dense_1.cpp:14) [682]  (3.02 ns)
	'add' operation of DSP[698] ('add_ln1192_41', cnn_ap_lp/dense_1.cpp:14) [698]  (3.02 ns)

 <State 25>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_42', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [707]  (3.25 ns)
	'mul' operation of DSP[714] ('mul_ln1192_42', cnn_ap_lp/dense_1.cpp:14) [711]  (3.36 ns)
	'add' operation of DSP[714] ('add_ln1192_42', cnn_ap_lp/dense_1.cpp:14) [714]  (3.02 ns)
	'add' operation of DSP[730] ('add_ln1192_43', cnn_ap_lp/dense_1.cpp:14) [730]  (3.02 ns)

 <State 26>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_44', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [739]  (3.25 ns)
	'mul' operation of DSP[746] ('mul_ln1192_44', cnn_ap_lp/dense_1.cpp:14) [743]  (3.36 ns)
	'add' operation of DSP[746] ('add_ln1192_44', cnn_ap_lp/dense_1.cpp:14) [746]  (3.02 ns)
	'add' operation of DSP[762] ('add_ln1192_45', cnn_ap_lp/dense_1.cpp:14) [762]  (3.02 ns)

 <State 27>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_46', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [771]  (3.25 ns)
	'mul' operation of DSP[778] ('mul_ln1192_46', cnn_ap_lp/dense_1.cpp:14) [775]  (3.36 ns)
	'add' operation of DSP[778] ('add_ln1192_46', cnn_ap_lp/dense_1.cpp:14) [778]  (3.02 ns)
	'add' operation of DSP[794] ('add_ln1192_47', cnn_ap_lp/dense_1.cpp:14) [794]  (3.02 ns)

 <State 28>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_48', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [803]  (3.25 ns)
	'mul' operation of DSP[810] ('mul_ln1192_48', cnn_ap_lp/dense_1.cpp:14) [807]  (3.36 ns)
	'add' operation of DSP[810] ('add_ln1192_48', cnn_ap_lp/dense_1.cpp:14) [810]  (3.02 ns)
	'add' operation of DSP[826] ('add_ln1192_49', cnn_ap_lp/dense_1.cpp:14) [826]  (3.02 ns)

 <State 29>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_50', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [835]  (3.25 ns)
	'mul' operation of DSP[842] ('mul_ln1192_50', cnn_ap_lp/dense_1.cpp:14) [839]  (3.36 ns)
	'add' operation of DSP[842] ('add_ln1192_50', cnn_ap_lp/dense_1.cpp:14) [842]  (3.02 ns)
	'add' operation of DSP[858] ('add_ln1192_51', cnn_ap_lp/dense_1.cpp:14) [858]  (3.02 ns)

 <State 30>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_52', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [867]  (3.25 ns)
	'mul' operation of DSP[874] ('mul_ln1192_52', cnn_ap_lp/dense_1.cpp:14) [871]  (3.36 ns)
	'add' operation of DSP[874] ('add_ln1192_52', cnn_ap_lp/dense_1.cpp:14) [874]  (3.02 ns)
	'add' operation of DSP[890] ('add_ln1192_53', cnn_ap_lp/dense_1.cpp:14) [890]  (3.02 ns)

 <State 31>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_54', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [899]  (3.25 ns)
	'mul' operation of DSP[906] ('mul_ln1192_54', cnn_ap_lp/dense_1.cpp:14) [903]  (3.36 ns)
	'add' operation of DSP[906] ('add_ln1192_54', cnn_ap_lp/dense_1.cpp:14) [906]  (3.02 ns)
	'add' operation of DSP[922] ('add_ln1192_55', cnn_ap_lp/dense_1.cpp:14) [922]  (3.02 ns)

 <State 32>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_56', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [931]  (3.25 ns)
	'mul' operation of DSP[938] ('mul_ln1192_56', cnn_ap_lp/dense_1.cpp:14) [935]  (3.36 ns)
	'add' operation of DSP[938] ('add_ln1192_56', cnn_ap_lp/dense_1.cpp:14) [938]  (3.02 ns)
	'add' operation of DSP[954] ('add_ln1192_57', cnn_ap_lp/dense_1.cpp:14) [954]  (3.02 ns)

 <State 33>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_58', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [963]  (3.25 ns)
	'mul' operation of DSP[970] ('mul_ln1192_58', cnn_ap_lp/dense_1.cpp:14) [967]  (3.36 ns)
	'add' operation of DSP[970] ('add_ln1192_58', cnn_ap_lp/dense_1.cpp:14) [970]  (3.02 ns)
	'add' operation of DSP[986] ('add_ln1192_59', cnn_ap_lp/dense_1.cpp:14) [986]  (3.02 ns)

 <State 34>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_60', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [995]  (3.25 ns)
	'mul' operation of DSP[1002] ('mul_ln1192_60', cnn_ap_lp/dense_1.cpp:14) [999]  (3.36 ns)
	'add' operation of DSP[1002] ('add_ln1192_60', cnn_ap_lp/dense_1.cpp:14) [1002]  (3.02 ns)
	'add' operation of DSP[1018] ('add_ln1192_61', cnn_ap_lp/dense_1.cpp:14) [1018]  (3.02 ns)

 <State 35>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_62', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [1027]  (3.25 ns)
	'mul' operation of DSP[1034] ('mul_ln1192_62', cnn_ap_lp/dense_1.cpp:14) [1031]  (3.36 ns)
	'add' operation of DSP[1034] ('add_ln1192_62', cnn_ap_lp/dense_1.cpp:14) [1034]  (3.02 ns)
	'add' operation of DSP[1050] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) [1050]  (3.02 ns)

 <State 36>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_64', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [1059]  (3.25 ns)
	'mul' operation of DSP[1066] ('mul_ln1192_64', cnn_ap_lp/dense_1.cpp:14) [1063]  (3.36 ns)
	'add' operation of DSP[1066] ('add_ln1192_64', cnn_ap_lp/dense_1.cpp:14) [1066]  (3.02 ns)
	'add' operation of DSP[1082] ('add_ln1192_65', cnn_ap_lp/dense_1.cpp:14) [1082]  (3.02 ns)

 <State 37>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_66', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [1091]  (3.25 ns)
	'mul' operation of DSP[1098] ('mul_ln1192_66', cnn_ap_lp/dense_1.cpp:14) [1095]  (3.36 ns)
	'add' operation of DSP[1098] ('add_ln1192_66', cnn_ap_lp/dense_1.cpp:14) [1098]  (3.02 ns)
	'add' operation of DSP[1114] ('add_ln1192_67', cnn_ap_lp/dense_1.cpp:14) [1114]  (3.02 ns)

 <State 38>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_68', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [1123]  (3.25 ns)
	'mul' operation of DSP[1130] ('mul_ln1192_68', cnn_ap_lp/dense_1.cpp:14) [1127]  (3.36 ns)
	'add' operation of DSP[1130] ('add_ln1192_68', cnn_ap_lp/dense_1.cpp:14) [1130]  (3.02 ns)
	'add' operation of DSP[1146] ('add_ln1192_69', cnn_ap_lp/dense_1.cpp:14) [1146]  (3.02 ns)

 <State 39>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_70', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [1155]  (3.25 ns)
	'mul' operation of DSP[1162] ('mul_ln1192_70', cnn_ap_lp/dense_1.cpp:14) [1159]  (3.36 ns)
	'add' operation of DSP[1162] ('add_ln1192_70', cnn_ap_lp/dense_1.cpp:14) [1162]  (3.02 ns)
	'add' operation of DSP[1178] ('add_ln1192_71', cnn_ap_lp/dense_1.cpp:14) [1178]  (3.02 ns)

 <State 40>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_72', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [1187]  (3.25 ns)
	'mul' operation of DSP[1194] ('mul_ln1192_72', cnn_ap_lp/dense_1.cpp:14) [1191]  (3.36 ns)
	'add' operation of DSP[1194] ('add_ln1192_72', cnn_ap_lp/dense_1.cpp:14) [1194]  (3.02 ns)
	'add' operation of DSP[1210] ('add_ln1192_73', cnn_ap_lp/dense_1.cpp:14) [1210]  (3.02 ns)

 <State 41>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_74', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [1219]  (3.25 ns)
	'mul' operation of DSP[1226] ('mul_ln1192_74', cnn_ap_lp/dense_1.cpp:14) [1223]  (3.36 ns)
	'add' operation of DSP[1226] ('add_ln1192_74', cnn_ap_lp/dense_1.cpp:14) [1226]  (3.02 ns)
	'add' operation of DSP[1242] ('add_ln1192_75', cnn_ap_lp/dense_1.cpp:14) [1242]  (3.02 ns)

 <State 42>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_76', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [1251]  (3.25 ns)
	'mul' operation of DSP[1258] ('mul_ln1192_76', cnn_ap_lp/dense_1.cpp:14) [1255]  (3.36 ns)
	'add' operation of DSP[1258] ('add_ln1192_76', cnn_ap_lp/dense_1.cpp:14) [1258]  (3.02 ns)
	'add' operation of DSP[1274] ('add_ln1192_77', cnn_ap_lp/dense_1.cpp:14) [1274]  (3.02 ns)

 <State 43>: 12.7ns
The critical path consists of the following:
	'load' operation ('flat_array_V_load_78', cnn_ap_lp/dense_1.cpp:14) on array 'flat_array_V' [1283]  (3.25 ns)
	'mul' operation of DSP[1290] ('mul_ln1192_78', cnn_ap_lp/dense_1.cpp:14) [1287]  (3.36 ns)
	'add' operation of DSP[1290] ('add_ln1192_78', cnn_ap_lp/dense_1.cpp:14) [1290]  (3.02 ns)
	'add' operation of DSP[1306] ('add_ln1192_79', cnn_ap_lp/dense_1.cpp:14) [1306]  (3.02 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dense_1_bias_V_addr', cnn_ap_lp/dense_1.cpp:17) [1311]  (0 ns)
	'load' operation ('__Val2__', cnn_ap_lp/dense_1.cpp:17) on array 'dense_1_bias_V' [1312]  (3.25 ns)

 <State 45>: 8.09ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_lp/dense_1.cpp:17) on array 'dense_1_bias_V' [1312]  (3.25 ns)
	'add' operation ('add_ln703', cnn_ap_lp/dense_1.cpp:17) [1316]  (1.81 ns)
	'select' operation ('select_ln19', cnn_ap_lp/dense_1.cpp:19) [1320]  (0.7 ns)
	'store' operation ('store_ln17', cnn_ap_lp/dense_1.cpp:17) of variable 'select_ln19', cnn_ap_lp/dense_1.cpp:19 on array 'dense_1_out_V' [1321]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
