<stg><name>pooling2d_cl<array,array<ap_fixed,8u>,config6></name>


<trans_list>

<trans id="250" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i27* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:16  br label %0

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i12 [ 0, %codeRepl ], [ %add_ln233, %ReadInputWidth_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln233 = icmp eq i12 %indvar_flatten, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln233 = add i12 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln233"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233, label %"pooling2d_buffer_cl<array<ap_fixed<27, 9, 4, 0, 0>, 8u>, array<ap_fixed<27, 9, 5, 3, 0>, 8u>, config6>.exit", label %ReadInputWidth_begin

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="216" op_0_bw="216" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27">
<![CDATA[
ReadInputWidth_begin:5  %empty_29 = call { i27, i27, i27, i27, i27, i27, i27, i27 } @_ssdm_op_Read.ap_fifo.volatile.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P(i27* %data_V_data_0_V, i27* %data_V_data_1_V, i27* %data_V_data_2_V, i27* %data_V_data_3_V, i27* %data_V_data_4_V, i27* %data_V_data_5_V, i27* %data_V_data_6_V, i27* %data_V_data_7_V)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="27" op_0_bw="216">
<![CDATA[
ReadInputWidth_begin:6  %tmp_data_0_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27 } %empty_29, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="27" op_0_bw="216">
<![CDATA[
ReadInputWidth_begin:7  %tmp_data_1_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27 } %empty_29, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="27" op_0_bw="216">
<![CDATA[
ReadInputWidth_begin:8  %tmp_data_2_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27 } %empty_29, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="27" op_0_bw="216">
<![CDATA[
ReadInputWidth_begin:9  %tmp_data_3_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27 } %empty_29, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="27" op_0_bw="216">
<![CDATA[
ReadInputWidth_begin:10  %tmp_data_4_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27 } %empty_29, 4

]]></Node>
<StgValue><ssdm name="tmp_data_4_V"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="27" op_0_bw="216">
<![CDATA[
ReadInputWidth_begin:11  %tmp_data_5_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27 } %empty_29, 5

]]></Node>
<StgValue><ssdm name="tmp_data_5_V"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="27" op_0_bw="216">
<![CDATA[
ReadInputWidth_begin:12  %tmp_data_6_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27 } %empty_29, 6

]]></Node>
<StgValue><ssdm name="tmp_data_6_V"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="27" op_0_bw="216">
<![CDATA[
ReadInputWidth_begin:13  %tmp_data_7_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27 } %empty_29, 7

]]></Node>
<StgValue><ssdm name="tmp_data_7_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReadInputWidth_begin:1  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:2  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str37) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln234"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:3  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str37)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReadInputWidth_begin:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln236"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:14  %kernel_data_V_3_8_load = load i27* @kernel_data_V_3_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_8_load"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:15  %kernel_data_V_3_9_load = load i27* @kernel_data_V_3_9, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_9_load"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:16  %kernel_data_V_3_10_load = load i27* @kernel_data_V_3_10, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_load"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:17  %kernel_data_V_3_11_load = load i27* @kernel_data_V_3_11, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_load"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:18  %kernel_data_V_3_12_load = load i27* @kernel_data_V_3_12, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:19  %kernel_data_V_3_13_load = load i27* @kernel_data_V_3_13, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:20  %kernel_data_V_3_14_load = load i27* @kernel_data_V_3_14, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:21  %kernel_data_V_3_15_load = load i27* @kernel_data_V_3_15, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:22  %kernel_data_V_3_16_load = load i27* @kernel_data_V_3_16, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_16_load"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:23  %kernel_data_V_3_17_load = load i27* @kernel_data_V_3_17, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_17_load"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:24  %kernel_data_V_3_18_load = load i27* @kernel_data_V_3_18, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_18_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:25  %kernel_data_V_3_19_load = load i27* @kernel_data_V_3_19, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_19_load"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:26  %kernel_data_V_3_20_load = load i27* @kernel_data_V_3_20, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_20_load"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:27  %kernel_data_V_3_21_load = load i27* @kernel_data_V_3_21, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_21_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:28  %kernel_data_V_3_22_load = load i27* @kernel_data_V_3_22, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_22_load"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:29  %kernel_data_V_3_23_load = load i27* @kernel_data_V_3_23, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_23_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:30  %kernel_data_V_3_24_load = load i27* @kernel_data_V_3_24, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:31  %kernel_data_V_3_25_load = load i27* @kernel_data_V_3_25, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:32  %kernel_data_V_3_26_load = load i27* @kernel_data_V_3_26, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:33  %kernel_data_V_3_27_load = load i27* @kernel_data_V_3_27, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:34  %kernel_data_V_3_28_load = load i27* @kernel_data_V_3_28, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:35  %kernel_data_V_3_29_load = load i27* @kernel_data_V_3_29, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:36  %kernel_data_V_3_30_load = load i27* @kernel_data_V_3_30, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_30_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:37  %kernel_data_V_3_31_load = load i27* @kernel_data_V_3_31, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_31_load"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:38  %kernel_data_V_3_40_load = load i27* @kernel_data_V_3_40, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_40_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:39  %kernel_data_V_3_41_load = load i27* @kernel_data_V_3_41, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_41_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:40  %kernel_data_V_3_42_load = load i27* @kernel_data_V_3_42, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_42_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:41  %kernel_data_V_3_43_load = load i27* @kernel_data_V_3_43, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_43_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:42  %kernel_data_V_3_44_load = load i27* @kernel_data_V_3_44, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_44_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:43  %kernel_data_V_3_45_load = load i27* @kernel_data_V_3_45, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_45_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:44  %kernel_data_V_3_46_load = load i27* @kernel_data_V_3_46, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_46_load"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:45  %kernel_data_V_3_47_load = load i27* @kernel_data_V_3_47, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_47_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:46  %kernel_data_V_3_48_load = load i27* @kernel_data_V_3_48, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_48_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:47  %kernel_data_V_3_49_load = load i27* @kernel_data_V_3_49, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_49_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:48  %kernel_data_V_3_50_load = load i27* @kernel_data_V_3_50, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_50_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:49  %kernel_data_V_3_51_load = load i27* @kernel_data_V_3_51, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_51_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:50  %kernel_data_V_3_52_load = load i27* @kernel_data_V_3_52, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_52_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:51  %kernel_data_V_3_53_load = load i27* @kernel_data_V_3_53, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_53_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:52  %kernel_data_V_3_54_load = load i27* @kernel_data_V_3_54, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_54_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:53  %kernel_data_V_3_55_load = load i27* @kernel_data_V_3_55, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_55_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:54  %kernel_data_V_3_56_load = load i27* @kernel_data_V_3_56, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_56_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:55  %kernel_data_V_3_57_load = load i27* @kernel_data_V_3_57, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_57_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:56  %kernel_data_V_3_58_load = load i27* @kernel_data_V_3_58, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_58_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:57  %kernel_data_V_3_59_load = load i27* @kernel_data_V_3_59, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_59_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:58  %kernel_data_V_3_60_load = load i27* @kernel_data_V_3_60, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_60_load"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:59  %kernel_data_V_3_61_load = load i27* @kernel_data_V_3_61, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_61_load"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:60  %kernel_data_V_3_62_load = load i27* @kernel_data_V_3_62, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_62_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="27" op_0_bw="27">
<![CDATA[
ReadInputWidth_begin:61  %kernel_data_V_3_63_load = load i27* @kernel_data_V_3_63, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_63_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1728" op_0_bw="1728" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="27" op_11_bw="27" op_12_bw="27" op_13_bw="27" op_14_bw="27" op_15_bw="27" op_16_bw="27" op_17_bw="27" op_18_bw="27" op_19_bw="27" op_20_bw="27" op_21_bw="27" op_22_bw="27" op_23_bw="27" op_24_bw="27" op_25_bw="27" op_26_bw="27" op_27_bw="27" op_28_bw="27" op_29_bw="27" op_30_bw="27" op_31_bw="27" op_32_bw="27" op_33_bw="27" op_34_bw="27" op_35_bw="27" op_36_bw="27" op_37_bw="27" op_38_bw="27" op_39_bw="27" op_40_bw="27" op_41_bw="27" op_42_bw="27" op_43_bw="27" op_44_bw="27" op_45_bw="27" op_46_bw="27" op_47_bw="27" op_48_bw="27" op_49_bw="27" op_50_bw="27" op_51_bw="27" op_52_bw="27" op_53_bw="27" op_54_bw="27" op_55_bw="27" op_56_bw="27" op_57_bw="27" op_58_bw="27" op_59_bw="27" op_60_bw="27" op_61_bw="27" op_62_bw="27" op_63_bw="27" op_64_bw="27">
<![CDATA[
ReadInputWidth_begin:62  %call_ret = call fastcc { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } @"shift_line_buffer<array<ap_fixed,8u>,config6>"(i27 %tmp_data_0_V, i27 %tmp_data_1_V, i27 %tmp_data_2_V, i27 %tmp_data_3_V, i27 %tmp_data_4_V, i27 %tmp_data_5_V, i27 %tmp_data_6_V, i27 %tmp_data_7_V, i27 %kernel_data_V_3_8_load, i27 %kernel_data_V_3_9_load, i27 %kernel_data_V_3_10_load, i27 %kernel_data_V_3_11_load, i27 %kernel_data_V_3_12_load, i27 %kernel_data_V_3_13_load, i27 %kernel_data_V_3_14_load, i27 %kernel_data_V_3_15_load, i27 %kernel_data_V_3_16_load, i27 %kernel_data_V_3_17_load, i27 %kernel_data_V_3_18_load, i27 %kernel_data_V_3_19_load, i27 %kernel_data_V_3_20_load, i27 %kernel_data_V_3_21_load, i27 %kernel_data_V_3_22_load, i27 %kernel_data_V_3_23_load, i27 %kernel_data_V_3_24_load, i27 %kernel_data_V_3_25_load, i27 %kernel_data_V_3_26_load, i27 %kernel_data_V_3_27_load, i27 %kernel_data_V_3_28_load, i27 %kernel_data_V_3_29_load, i27 %kernel_data_V_3_30_load, i27 %kernel_data_V_3_31_load, i27 %kernel_data_V_3_40_load, i27 %kernel_data_V_3_41_load, i27 %kernel_data_V_3_42_load, i27 %kernel_data_V_3_43_load, i27 %kernel_data_V_3_44_load, i27 %kernel_data_V_3_45_load, i27 %kernel_data_V_3_46_load, i27 %kernel_data_V_3_47_load, i27 %kernel_data_V_3_48_load, i27 %kernel_data_V_3_49_load, i27 %kernel_data_V_3_50_load, i27 %kernel_data_V_3_51_load, i27 %kernel_data_V_3_52_load, i27 %kernel_data_V_3_53_load, i27 %kernel_data_V_3_54_load, i27 %kernel_data_V_3_55_load, i27 %kernel_data_V_3_56_load, i27 %kernel_data_V_3_57_load, i27 %kernel_data_V_3_58_load, i27 %kernel_data_V_3_59_load, i27 %kernel_data_V_3_60_load, i27 %kernel_data_V_3_61_load, i27 %kernel_data_V_3_62_load, i27 %kernel_data_V_3_63_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:63  %pool_window_4_V_7 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 15

]]></Node>
<StgValue><ssdm name="pool_window_4_V_7"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:64  %pool_window_4_V_6 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 14

]]></Node>
<StgValue><ssdm name="pool_window_4_V_6"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:65  %pool_window_4_V_5 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 13

]]></Node>
<StgValue><ssdm name="pool_window_4_V_5"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:66  %pool_window_4_V_4 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 12

]]></Node>
<StgValue><ssdm name="pool_window_4_V_4"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:67  %pool_window_4_V_3 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 11

]]></Node>
<StgValue><ssdm name="pool_window_4_V_3"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:68  %pool_window_4_V_2 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 10

]]></Node>
<StgValue><ssdm name="pool_window_4_V_2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:69  %pool_window_4_V_1 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 9

]]></Node>
<StgValue><ssdm name="pool_window_4_V_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:70  %pool_window_4_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="pool_window_4_V"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:71  %pool_window_0_V_7 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="pool_window_0_V_7"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:72  %pool_window_0_V_6 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="pool_window_0_V_6"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:73  %pool_window_0_V_5 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="pool_window_0_V_5"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:74  %pool_window_0_V_4 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="pool_window_0_V_4"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:75  %pool_window_0_V_3 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="pool_window_0_V_3"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:76  %pool_window_0_V_2 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="pool_window_0_V_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:77  %pool_window_0_V_1 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="pool_window_0_V_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:78  %pool_window_0_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="pool_window_0_V"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:79  %pool_window_1_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 16

]]></Node>
<StgValue><ssdm name="pool_window_1_V"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:80  store i27 %pool_window_1_V, i27* @kernel_data_V_3_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:81  %pool_window_1_V_1 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 17

]]></Node>
<StgValue><ssdm name="pool_window_1_V_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:82  store i27 %pool_window_1_V_1, i27* @kernel_data_V_3_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:83  %pool_window_1_V_2 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 18

]]></Node>
<StgValue><ssdm name="pool_window_1_V_2"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:84  store i27 %pool_window_1_V_2, i27* @kernel_data_V_3_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:85  %pool_window_1_V_3 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 19

]]></Node>
<StgValue><ssdm name="pool_window_1_V_3"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:86  store i27 %pool_window_1_V_3, i27* @kernel_data_V_3_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:87  %pool_window_1_V_4 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 20

]]></Node>
<StgValue><ssdm name="pool_window_1_V_4"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:88  store i27 %pool_window_1_V_4, i27* @kernel_data_V_3_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:89  %pool_window_1_V_5 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 21

]]></Node>
<StgValue><ssdm name="pool_window_1_V_5"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:90  store i27 %pool_window_1_V_5, i27* @kernel_data_V_3_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:91  %pool_window_1_V_6 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 22

]]></Node>
<StgValue><ssdm name="pool_window_1_V_6"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:92  store i27 %pool_window_1_V_6, i27* @kernel_data_V_3_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:93  %pool_window_1_V_7 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 23

]]></Node>
<StgValue><ssdm name="pool_window_1_V_7"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:94  store i27 %pool_window_1_V_7, i27* @kernel_data_V_3_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:95  %pool_window_2_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 24

]]></Node>
<StgValue><ssdm name="pool_window_2_V"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:96  store i27 %pool_window_2_V, i27* @kernel_data_V_3_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:97  %pool_window_2_V_1 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 25

]]></Node>
<StgValue><ssdm name="pool_window_2_V_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:98  store i27 %pool_window_2_V_1, i27* @kernel_data_V_3_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:99  %pool_window_2_V_2 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 26

]]></Node>
<StgValue><ssdm name="pool_window_2_V_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:100  store i27 %pool_window_2_V_2, i27* @kernel_data_V_3_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:101  %pool_window_2_V_3 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 27

]]></Node>
<StgValue><ssdm name="pool_window_2_V_3"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:102  store i27 %pool_window_2_V_3, i27* @kernel_data_V_3_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:103  %pool_window_2_V_4 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 28

]]></Node>
<StgValue><ssdm name="pool_window_2_V_4"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:104  store i27 %pool_window_2_V_4, i27* @kernel_data_V_3_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:105  %pool_window_2_V_5 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 29

]]></Node>
<StgValue><ssdm name="pool_window_2_V_5"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:106  store i27 %pool_window_2_V_5, i27* @kernel_data_V_3_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:107  %pool_window_2_V_6 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 30

]]></Node>
<StgValue><ssdm name="pool_window_2_V_6"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:108  store i27 %pool_window_2_V_6, i27* @kernel_data_V_3_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:109  %pool_window_2_V_7 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 31

]]></Node>
<StgValue><ssdm name="pool_window_2_V_7"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:110  store i27 %pool_window_2_V_7, i27* @kernel_data_V_3_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:111  %pool_window_3_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 32

]]></Node>
<StgValue><ssdm name="pool_window_3_V"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:112  store i27 %pool_window_3_V, i27* @kernel_data_V_3_24, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:113  %pool_window_3_V_1 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 33

]]></Node>
<StgValue><ssdm name="pool_window_3_V_1"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:114  store i27 %pool_window_3_V_1, i27* @kernel_data_V_3_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:115  %pool_window_3_V_2 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 34

]]></Node>
<StgValue><ssdm name="pool_window_3_V_2"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:116  store i27 %pool_window_3_V_2, i27* @kernel_data_V_3_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:117  %pool_window_3_V_3 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 35

]]></Node>
<StgValue><ssdm name="pool_window_3_V_3"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:118  store i27 %pool_window_3_V_3, i27* @kernel_data_V_3_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:119  %pool_window_3_V_4 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 36

]]></Node>
<StgValue><ssdm name="pool_window_3_V_4"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:120  store i27 %pool_window_3_V_4, i27* @kernel_data_V_3_28, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:121  %pool_window_3_V_5 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 37

]]></Node>
<StgValue><ssdm name="pool_window_3_V_5"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:122  store i27 %pool_window_3_V_5, i27* @kernel_data_V_3_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:123  %pool_window_3_V_6 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 38

]]></Node>
<StgValue><ssdm name="pool_window_3_V_6"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:124  store i27 %pool_window_3_V_6, i27* @kernel_data_V_3_30, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:125  %pool_window_3_V_7 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 39

]]></Node>
<StgValue><ssdm name="pool_window_3_V_7"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:126  store i27 %pool_window_3_V_7, i27* @kernel_data_V_3_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:127  %pool_window_5_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 40

]]></Node>
<StgValue><ssdm name="pool_window_5_V"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:128  store i27 %pool_window_5_V, i27* @kernel_data_V_3_40, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:129  %pool_window_5_V_1 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 41

]]></Node>
<StgValue><ssdm name="pool_window_5_V_1"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:130  store i27 %pool_window_5_V_1, i27* @kernel_data_V_3_41, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:131  %pool_window_5_V_2 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 42

]]></Node>
<StgValue><ssdm name="pool_window_5_V_2"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:132  store i27 %pool_window_5_V_2, i27* @kernel_data_V_3_42, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:133  %pool_window_5_V_3 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 43

]]></Node>
<StgValue><ssdm name="pool_window_5_V_3"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:134  store i27 %pool_window_5_V_3, i27* @kernel_data_V_3_43, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:135  %pool_window_5_V_4 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 44

]]></Node>
<StgValue><ssdm name="pool_window_5_V_4"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:136  store i27 %pool_window_5_V_4, i27* @kernel_data_V_3_44, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:137  %pool_window_5_V_5 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 45

]]></Node>
<StgValue><ssdm name="pool_window_5_V_5"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:138  store i27 %pool_window_5_V_5, i27* @kernel_data_V_3_45, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:139  %pool_window_5_V_6 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 46

]]></Node>
<StgValue><ssdm name="pool_window_5_V_6"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:140  store i27 %pool_window_5_V_6, i27* @kernel_data_V_3_46, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:141  %pool_window_5_V_7 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 47

]]></Node>
<StgValue><ssdm name="pool_window_5_V_7"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:142  store i27 %pool_window_5_V_7, i27* @kernel_data_V_3_47, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:143  %pool_window_6_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 48

]]></Node>
<StgValue><ssdm name="pool_window_6_V"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:144  store i27 %pool_window_6_V, i27* @kernel_data_V_3_48, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:145  %pool_window_6_V_1 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 49

]]></Node>
<StgValue><ssdm name="pool_window_6_V_1"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:146  store i27 %pool_window_6_V_1, i27* @kernel_data_V_3_49, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:147  %pool_window_6_V_2 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 50

]]></Node>
<StgValue><ssdm name="pool_window_6_V_2"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:148  store i27 %pool_window_6_V_2, i27* @kernel_data_V_3_50, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:149  %pool_window_6_V_3 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 51

]]></Node>
<StgValue><ssdm name="pool_window_6_V_3"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:150  store i27 %pool_window_6_V_3, i27* @kernel_data_V_3_51, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:151  %pool_window_6_V_4 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 52

]]></Node>
<StgValue><ssdm name="pool_window_6_V_4"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:152  store i27 %pool_window_6_V_4, i27* @kernel_data_V_3_52, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:153  %pool_window_6_V_5 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 53

]]></Node>
<StgValue><ssdm name="pool_window_6_V_5"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:154  store i27 %pool_window_6_V_5, i27* @kernel_data_V_3_53, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:155  %pool_window_6_V_6 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 54

]]></Node>
<StgValue><ssdm name="pool_window_6_V_6"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:156  store i27 %pool_window_6_V_6, i27* @kernel_data_V_3_54, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:157  %pool_window_6_V_7 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 55

]]></Node>
<StgValue><ssdm name="pool_window_6_V_7"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:158  store i27 %pool_window_6_V_7, i27* @kernel_data_V_3_55, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:159  %pool_window_7_V = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 56

]]></Node>
<StgValue><ssdm name="pool_window_7_V"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:160  store i27 %pool_window_7_V, i27* @kernel_data_V_3_56, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:161  %pool_window_7_V_1 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 57

]]></Node>
<StgValue><ssdm name="pool_window_7_V_1"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:162  store i27 %pool_window_7_V_1, i27* @kernel_data_V_3_57, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:163  %pool_window_7_V_2 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 58

]]></Node>
<StgValue><ssdm name="pool_window_7_V_2"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:164  store i27 %pool_window_7_V_2, i27* @kernel_data_V_3_58, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:165  %pool_window_7_V_3 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 59

]]></Node>
<StgValue><ssdm name="pool_window_7_V_3"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:166  store i27 %pool_window_7_V_3, i27* @kernel_data_V_3_59, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:167  %pool_window_7_V_4 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 60

]]></Node>
<StgValue><ssdm name="pool_window_7_V_4"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:168  store i27 %pool_window_7_V_4, i27* @kernel_data_V_3_60, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:169  %pool_window_7_V_5 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 61

]]></Node>
<StgValue><ssdm name="pool_window_7_V_5"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:170  store i27 %pool_window_7_V_5, i27* @kernel_data_V_3_61, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:171  %pool_window_7_V_6 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 62

]]></Node>
<StgValue><ssdm name="pool_window_7_V_6"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:172  store i27 %pool_window_7_V_6, i27* @kernel_data_V_3_62, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="27" op_0_bw="1728">
<![CDATA[
ReadInputWidth_begin:173  %pool_window_7_V_7 = extractvalue { i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27, i27 } %call_ret, 63

]]></Node>
<StgValue><ssdm name="pool_window_7_V_7"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="27">
<![CDATA[
ReadInputWidth_begin:174  store i27 %pool_window_7_V_7, i27* @kernel_data_V_3_63, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:175  %sX_load = load i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="sX_load"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReadInputWidth_begin:176  %icmp_ln185 = icmp eq i32 %sX_load, 3

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:177  %sY_load = load i32* @sY, align 4

]]></Node>
<StgValue><ssdm name="sY_load"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReadInputWidth_begin:178  %icmp_ln185_1 = icmp eq i32 %sY_load, 1

]]></Node>
<StgValue><ssdm name="icmp_ln185_1"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:179  %pY_load = load i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="pY_load"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReadInputWidth_begin:180  %icmp_ln185_2 = icmp sgt i32 %pY_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln185_2"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:181  %pX_load = load i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="pX_load"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReadInputWidth_begin:182  %icmp_ln185_3 = icmp sgt i32 %pX_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln185_3"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:183  %and_ln185 = and i1 %icmp_ln185, %icmp_ln185_1

]]></Node>
<StgValue><ssdm name="and_ln185"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:184  %and_ln185_1 = and i1 %icmp_ln185_2, %icmp_ln185_3

]]></Node>
<StgValue><ssdm name="and_ln185_1"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:185  %and_ln185_2 = and i1 %and_ln185_1, %and_ln185

]]></Node>
<StgValue><ssdm name="and_ln185_2"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReadInputWidth_begin:186  br i1 %and_ln185_2, label %.preheader.i.i.0, label %._crit_edge37.i.i

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27">
<![CDATA[
.preheader.i.i.0:0  %tmp_data_0_V_1 = call fastcc i27 @"reduce<ap_fixed,8,Op_max<ap_fixed<27,9,4,0,0>>>"(i27 %pool_window_0_V, i27 %pool_window_1_V, i27 %pool_window_2_V, i27 %pool_window_3_V, i27 %pool_window_4_V, i27 %pool_window_5_V, i27 %pool_window_6_V, i27 %pool_window_7_V)

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_1"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27">
<![CDATA[
.preheader.i.i.0:1  %tmp_data_1_V_1 = call fastcc i27 @"reduce<ap_fixed,8,Op_max<ap_fixed<27,9,4,0,0>>>"(i27 %pool_window_0_V_1, i27 %pool_window_1_V_1, i27 %pool_window_2_V_1, i27 %pool_window_3_V_1, i27 %pool_window_4_V_1, i27 %pool_window_5_V_1, i27 %pool_window_6_V_1, i27 %pool_window_7_V_1)

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_1"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27">
<![CDATA[
.preheader.i.i.0:2  %tmp_data_2_V_1 = call fastcc i27 @"reduce<ap_fixed,8,Op_max<ap_fixed<27,9,4,0,0>>>"(i27 %pool_window_0_V_2, i27 %pool_window_1_V_2, i27 %pool_window_2_V_2, i27 %pool_window_3_V_2, i27 %pool_window_4_V_2, i27 %pool_window_5_V_2, i27 %pool_window_6_V_2, i27 %pool_window_7_V_2)

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_1"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27">
<![CDATA[
.preheader.i.i.0:3  %tmp_data_3_V_1 = call fastcc i27 @"reduce<ap_fixed,8,Op_max<ap_fixed<27,9,4,0,0>>>"(i27 %pool_window_0_V_3, i27 %pool_window_1_V_3, i27 %pool_window_2_V_3, i27 %pool_window_3_V_3, i27 %pool_window_4_V_3, i27 %pool_window_5_V_3, i27 %pool_window_6_V_3, i27 %pool_window_7_V_3)

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_1"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27">
<![CDATA[
.preheader.i.i.0:4  %tmp_data_4_V_1 = call fastcc i27 @"reduce<ap_fixed,8,Op_max<ap_fixed<27,9,4,0,0>>>"(i27 %pool_window_0_V_4, i27 %pool_window_1_V_4, i27 %pool_window_2_V_4, i27 %pool_window_3_V_4, i27 %pool_window_4_V_4, i27 %pool_window_5_V_4, i27 %pool_window_6_V_4, i27 %pool_window_7_V_4)

]]></Node>
<StgValue><ssdm name="tmp_data_4_V_1"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27">
<![CDATA[
.preheader.i.i.0:5  %tmp_data_5_V_1 = call fastcc i27 @"reduce<ap_fixed,8,Op_max<ap_fixed<27,9,4,0,0>>>"(i27 %pool_window_0_V_5, i27 %pool_window_1_V_5, i27 %pool_window_2_V_5, i27 %pool_window_3_V_5, i27 %pool_window_4_V_5, i27 %pool_window_5_V_5, i27 %pool_window_6_V_5, i27 %pool_window_7_V_5)

]]></Node>
<StgValue><ssdm name="tmp_data_5_V_1"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27">
<![CDATA[
.preheader.i.i.0:6  %tmp_data_6_V_1 = call fastcc i27 @"reduce<ap_fixed,8,Op_max<ap_fixed<27,9,4,0,0>>>"(i27 %pool_window_0_V_6, i27 %pool_window_1_V_6, i27 %pool_window_2_V_6, i27 %pool_window_3_V_6, i27 %pool_window_4_V_6, i27 %pool_window_5_V_6, i27 %pool_window_6_V_6, i27 %pool_window_7_V_6)

]]></Node>
<StgValue><ssdm name="tmp_data_6_V_1"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27">
<![CDATA[
.preheader.i.i.0:7  %tmp_data_7_V_1 = call fastcc i27 @"reduce<ap_fixed,8,Op_max<ap_fixed<27,9,4,0,0>>>"(i27 %pool_window_0_V_7, i27 %pool_window_1_V_7, i27 %pool_window_2_V_7, i27 %pool_window_3_V_7, i27 %pool_window_4_V_7, i27 %pool_window_5_V_7, i27 %pool_window_6_V_7, i27 %pool_window_7_V_7)

]]></Node>
<StgValue><ssdm name="tmp_data_7_V_1"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge37.i.i:0  %icmp_ln203 = icmp eq i32 %pX_load, 63

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge37.i.i:1  br i1 %icmp_ln203, label %1, label %5

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln216 = add nsw i32 %pX_load, 1

]]></Node>
<StgValue><ssdm name="add_ln216"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln216, i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln218 = add i32 %sX_load, 1

]]></Node>
<StgValue><ssdm name="add_ln218"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln218 = select i1 %icmp_ln185, i32 0, i32 %add_ln218

]]></Node>
<StgValue><ssdm name="select_ln218"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln218, i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln207 = icmp eq i32 %pY_load, 31

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln207, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln211 = add nsw i32 %pY_load, 1

]]></Node>
<StgValue><ssdm name="add_ln211"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln211, i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln213 = add i32 %sY_load, 1

]]></Node>
<StgValue><ssdm name="add_ln213"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln213 = select i1 %icmp_ln185_1, i32 0, i32 %add_ln213

]]></Node>
<StgValue><ssdm name="select_ln213"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
<literal name="icmp_ln203" val="1"/>
<literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReadInputWidth_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str37, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
ReadInputWidth_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="244" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="27" op_11_bw="27" op_12_bw="27" op_13_bw="27" op_14_bw="27" op_15_bw="27" op_16_bw="27">
<![CDATA[
.preheader.i.i.0:8  call void @_ssdm_op_Write.ap_fifo.volatile.i27P.i27P.i27P.i27P.i27P.i27P.i27P.i27P(i27* %res_V_data_0_V, i27* %res_V_data_1_V, i27* %res_V_data_2_V, i27* %res_V_data_3_V, i27* %res_V_data_4_V, i27* %res_V_data_5_V, i27* %res_V_data_6_V, i27* %res_V_data_7_V, i27 %tmp_data_0_V_1, i27 %tmp_data_1_V_1, i27 %tmp_data_2_V_1, i27 %tmp_data_3_V_1, i27 %tmp_data_4_V_1, i27 %tmp_data_5_V_1, i27 %tmp_data_6_V_1, i27 %tmp_data_7_V_1)

]]></Node>
<StgValue><ssdm name="write_ln199"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln185_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.0:9  br label %._crit_edge37.i.i

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge_i_i = phi i32 [ %select_ln213, %3 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="storemerge_i_i"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge_i_i, i32* @sY, align 4

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0">
<![CDATA[
pooling2d_buffer_cl<array<ap_fixed<27, 9, 4, 0, 0>, 8u>, array<ap_fixed<27, 9, 5, 3, 0>, 8u>, config6>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln257"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
