

================================================================
== Vitis HLS Report for 'HLS_CISR_spmv_accel'
================================================================
* Date:           Sat May  7 19:54:08 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HLS_CISR_runtime_spmv
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.024 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       24|  0.228 us|  0.288 us|   20|   25|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        4|        4|         2|          2|          1|     2|       yes|
        |- VITIS_LOOP_67_1  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    401|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        0|    -|      64|      4|    -|
|Multiplexer      |        -|    -|       -|    492|    -|
|Register         |        -|    -|     486|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     898|   1608|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  711|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |      Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |row_len_slot_arr_U  |row_len_slot_arr  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln114_1_fu_660_p2    |         +|   0|  0|  39|          32|           2|
    |add_ln114_fu_648_p2      |         +|   0|  0|  39|          32|           2|
    |add_ln25_fu_343_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln58_1_fu_505_p2     |         +|   0|  0|  39|          32|           1|
    |add_ln58_fu_474_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln67_fu_517_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln85_fu_575_p2       |         +|   0|  0|  11|           3|           3|
    |add_ln86_fu_586_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln91_fu_624_p2       |         +|   0|  0|  39|          32|           1|
    |grp_fu_309_p2            |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln25_fu_349_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln67_fu_523_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln79_fu_549_p2      |      icmp|   0|  0|  18|          32|           1|
    |or_ln36_1_fu_383_p2      |        or|   0|  0|   4|           4|           2|
    |or_ln36_2_fu_398_p2      |        or|   0|  0|   4|           4|           2|
    |or_ln36_fu_368_p2        |        or|   0|  0|   4|           4|           1|
    |select_ln79_fu_541_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln85_fu_563_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |xor_ln57_fu_494_p2       |       xor|   0|  0|   4|           3|           4|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 401|         287|          98|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  106|         21|    1|         21|
    |ap_enable_reg_pp1_iter1                     |   14|          3|    1|          3|
    |ap_sig_allocacmp_slot_row_counter_0_load_1  |    9|          2|   32|         64|
    |ap_sig_allocacmp_slot_row_counter_1_load_1  |    9|          2|   32|         64|
    |grp_fu_289_p0                               |   14|          3|   32|         96|
    |grp_fu_289_p1                               |   14|          3|   32|         96|
    |grp_fu_293_p0                               |   14|          3|   32|         96|
    |grp_fu_293_p1                               |   14|          3|   32|         96|
    |grp_load_fu_315_p1                          |   14|          3|   32|         96|
    |grp_load_fu_319_p1                          |   14|          3|   32|         96|
    |inp_vec_address0                            |   14|          3|    3|          9|
    |max_row_id                                  |    9|          2|   32|         64|
    |output_vec_address0                         |   14|          3|    3|          9|
    |output_vec_d0                               |   14|          3|   32|         96|
    |row_len_slot_arr_address0                   |   25|          5|    3|         15|
    |row_len_slot_arr_address1                   |   20|          4|    3|         12|
    |row_len_slot_arr_d0                         |   14|          3|   32|         96|
    |row_len_slot_arr_d1                         |   14|          3|   32|         96|
    |slot_arr_row_len_address0                   |   14|          3|    1|          3|
    |slot_counter_0                              |    9|          2|   32|         64|
    |slot_counter_1                              |    9|          2|   32|         64|
    |slot_data_arr_address0                      |   14|          3|    1|          3|
    |slot_id2_reg_278                            |    9|          2|    2|          4|
    |slot_id_reg_267                             |    9|          2|    2|          4|
    |slot_res_arr_0                              |    9|          2|   32|         64|
    |slot_res_arr_1                              |    9|          2|   32|         64|
    |slot_row_counter_0                          |   14|          3|   32|         96|
    |slot_row_counter_1                          |   14|          3|   32|         96|
    |slot_row_id_0                               |    9|          2|    3|          6|
    |slot_row_id_1                               |    9|          2|    3|          6|
    |slot_row_len_id_0                           |    9|          2|   32|         64|
    |slot_row_len_id_1                           |    9|          2|   32|         64|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  492|        104|  666|       1727|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln25_reg_762                 |   2|   0|    2|          0|
    |ap_CS_fsm                        |  20|   0|   20|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |icmp_ln79_reg_812                |   1|   0|    1|          0|
    |max_row_id                       |  32|   0|   32|          0|
    |mul_1_i_reg_879                  |  32|   0|   32|          0|
    |mul_i_reg_871                    |  32|   0|   32|          0|
    |reg_333                          |  32|   0|   32|          0|
    |row_len_slot_arr_addr_5_reg_770  |   1|   0|    3|          2|
    |row_len_slot_arr_addr_6_reg_775  |   1|   0|    3|          2|
    |slot_counter_0                   |  32|   0|   32|          0|
    |slot_counter_1                   |  32|   0|   32|          0|
    |slot_id2_reg_278                 |   2|   0|    2|          0|
    |slot_id_reg_267                  |   2|   0|    2|          0|
    |slot_res_arr_0                   |  32|   0|   32|          0|
    |slot_res_arr_1                   |  32|   0|   32|          0|
    |slot_row_counter_0               |  32|   0|   32|          0|
    |slot_row_counter_1               |  32|   0|   32|          0|
    |slot_row_id_0                    |   3|   0|    3|          0|
    |slot_row_id_1                    |   3|   0|    3|          0|
    |slot_row_len_id_0                |  32|   0|   32|          0|
    |slot_row_len_id_1                |  32|   0|   32|          0|
    |trunc_ln106_1_reg_851            |  32|   0|   32|          0|
    |trunc_ln106_reg_826              |  32|   0|   32|          0|
    |trunc_ln85_reg_808               |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 486|   0|  490|          4|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|cmd_start                  |   in|    1|     ap_none|            cmd_start|        scalar|
|inp_vec_address0           |  out|    3|   ap_memory|              inp_vec|         array|
|inp_vec_ce0                |  out|    1|   ap_memory|              inp_vec|         array|
|inp_vec_q0                 |   in|   32|   ap_memory|              inp_vec|         array|
|slot_data_arr_address0     |  out|    1|   ap_memory|        slot_data_arr|         array|
|slot_data_arr_ce0          |  out|    1|   ap_memory|        slot_data_arr|         array|
|slot_data_arr_q0           |   in|   64|   ap_memory|        slot_data_arr|         array|
|slot_arr_row_len_address0  |  out|    1|   ap_memory|     slot_arr_row_len|         array|
|slot_arr_row_len_ce0       |  out|    1|   ap_memory|     slot_arr_row_len|         array|
|slot_arr_row_len_q0        |   in|   32|   ap_memory|     slot_arr_row_len|         array|
|output_vec_address0        |  out|    3|   ap_memory|           output_vec|         array|
|output_vec_ce0             |  out|    1|   ap_memory|           output_vec|         array|
|output_vec_we0             |  out|    1|   ap_memory|           output_vec|         array|
|output_vec_d0              |  out|   32|   ap_memory|           output_vec|         array|
+---------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 2
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 9 8 
8 --> 7 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 22 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cmd_start"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cmd_start, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_vec, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inp_vec"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %slot_data_arr, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %slot_data_arr"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %slot_arr_row_len, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %slot_arr_row_len"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_vec, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_vec"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cmd_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmd_start" [HLS_CISR_spmv_accel.c:139]   --->   Operation 33 'read' 'cmd_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %cmd_start_read, void %initialize.exit, void" [HLS_CISR_spmv_accel.c:21]   --->   Operation 34 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 0, i32 %max_row_id" [HLS_CISR_spmv_accel.c:23]   --->   Operation 35 'store' 'store_ln23' <Predicate = (cmd_start_read)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%br_ln25 = br void" [HLS_CISR_spmv_accel.c:25]   --->   Operation 36 'br' 'br_ln25' <Predicate = (cmd_start_read)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.28>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%slot_id = phi i2 %add_ln25, void %.split4613, i2 0, void" [HLS_CISR_spmv_accel.c:25]   --->   Operation 37 'phi' 'slot_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.56ns)   --->   "%add_ln25 = add i2 %slot_id, i2 1" [HLS_CISR_spmv_accel.c:25]   --->   Operation 38 'add' 'add_ln25' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.95ns)   --->   "%icmp_ln25 = icmp_eq  i2 %slot_id, i2 2" [HLS_CISR_spmv_accel.c:25]   --->   Operation 40 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split4, void %initialize.exit.loopexit" [HLS_CISR_spmv_accel.c:25]   --->   Operation 42 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %slot_id, i2 0" [HLS_CISR_spmv_accel.c:36]   --->   Operation 43 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %tmp" [HLS_CISR_spmv_accel.c:36]   --->   Operation 44 'zext' 'zext_ln36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_3 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln36" [HLS_CISR_spmv_accel.c:36]   --->   Operation 45 'getelementptr' 'row_len_slot_arr_addr_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln36 = or i4 %tmp, i4 1" [HLS_CISR_spmv_accel.c:36]   --->   Operation 46 'or' 'or_ln36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln36" [HLS_CISR_spmv_accel.c:36]   --->   Operation 47 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_4 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_1" [HLS_CISR_spmv_accel.c:36]   --->   Operation 48 'getelementptr' 'row_len_slot_arr_addr_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln36_1 = or i4 %tmp, i4 2" [HLS_CISR_spmv_accel.c:36]   --->   Operation 49 'or' 'or_ln36_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln36_1" [HLS_CISR_spmv_accel.c:36]   --->   Operation 50 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_5 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_2" [HLS_CISR_spmv_accel.c:36]   --->   Operation 51 'getelementptr' 'row_len_slot_arr_addr_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln36_2 = or i4 %tmp, i4 3" [HLS_CISR_spmv_accel.c:36]   --->   Operation 52 'or' 'or_ln36_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln36_2" [HLS_CISR_spmv_accel.c:36]   --->   Operation 53 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_6 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_3" [HLS_CISR_spmv_accel.c:36]   --->   Operation 54 'getelementptr' 'row_len_slot_arr_addr_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [HLS_CISR_spmv_accel.c:25]   --->   Operation 55 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i2 %slot_id" [HLS_CISR_spmv_accel.c:28]   --->   Operation 56 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %trunc_ln28, void %branch18, void %branch19" [HLS_CISR_spmv_accel.c:28]   --->   Operation 57 'br' 'br_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:28]   --->   Operation 58 'store' 'store_ln28' <Predicate = (!icmp_ln25 & !trunc_ln28)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln28 = br void %.split430" [HLS_CISR_spmv_accel.c:28]   --->   Operation 59 'br' 'br_ln28' <Predicate = (!icmp_ln25 & !trunc_ln28)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:28]   --->   Operation 60 'store' 'store_ln28' <Predicate = (!icmp_ln25 & trunc_ln28)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln28 = br void %.split430" [HLS_CISR_spmv_accel.c:28]   --->   Operation 61 'br' 'br_ln28' <Predicate = (!icmp_ln25 & trunc_ln28)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %trunc_ln28, void %branch20, void %branch21" [HLS_CISR_spmv_accel.c:29]   --->   Operation 62 'br' 'br_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:29]   --->   Operation 63 'store' 'store_ln29' <Predicate = (!icmp_ln25 & !trunc_ln28)> <Delay = 1.58>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln29 = br void %.split43034" [HLS_CISR_spmv_accel.c:29]   --->   Operation 64 'br' 'br_ln29' <Predicate = (!icmp_ln25 & !trunc_ln28)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:29]   --->   Operation 65 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln28)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln29 = br void %.split43034" [HLS_CISR_spmv_accel.c:29]   --->   Operation 66 'br' 'br_ln29' <Predicate = (!icmp_ln25 & trunc_ln28)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %trunc_ln28, void %branch14, void %branch15" [HLS_CISR_spmv_accel.c:30]   --->   Operation 67 'br' 'br_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.70ns)   --->   "%store_ln30 = store i32 0, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:30]   --->   Operation 68 'store' 'store_ln30' <Predicate = (!icmp_ln25 & !trunc_ln28)> <Delay = 1.70>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split423" [HLS_CISR_spmv_accel.c:30]   --->   Operation 69 'br' 'br_ln30' <Predicate = (!icmp_ln25 & !trunc_ln28)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.70ns)   --->   "%store_ln30 = store i32 0, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:30]   --->   Operation 70 'store' 'store_ln30' <Predicate = (!icmp_ln25 & trunc_ln28)> <Delay = 1.70>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split423" [HLS_CISR_spmv_accel.c:30]   --->   Operation 71 'br' 'br_ln30' <Predicate = (!icmp_ln25 & trunc_ln28)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %trunc_ln28, void %branch4, void %branch5" [HLS_CISR_spmv_accel.c:31]   --->   Operation 72 'br' 'br_ln31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:31]   --->   Operation 73 'store' 'store_ln31' <Predicate = (!icmp_ln25 & !trunc_ln28)> <Delay = 1.58>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split46" [HLS_CISR_spmv_accel.c:31]   --->   Operation 74 'br' 'br_ln31' <Predicate = (!icmp_ln25 & !trunc_ln28)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:31]   --->   Operation 75 'store' 'store_ln31' <Predicate = (!icmp_ln25 & trunc_ln28)> <Delay = 1.58>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split46" [HLS_CISR_spmv_accel.c:31]   --->   Operation 76 'br' 'br_ln31' <Predicate = (!icmp_ln25 & trunc_ln28)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %trunc_ln28, void %branch8, void %branch9" [HLS_CISR_spmv_accel.c:32]   --->   Operation 77 'br' 'br_ln32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln32 = store i3 0, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:32]   --->   Operation 78 'store' 'store_ln32' <Predicate = (!icmp_ln25 & !trunc_ln28)> <Delay = 1.58>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln32 = br void %.split4613" [HLS_CISR_spmv_accel.c:32]   --->   Operation 79 'br' 'br_ln32' <Predicate = (!icmp_ln25 & !trunc_ln28)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln32 = store i3 0, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:32]   --->   Operation 80 'store' 'store_ln32' <Predicate = (!icmp_ln25 & trunc_ln28)> <Delay = 1.58>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln32 = br void %.split4613" [HLS_CISR_spmv_accel.c:32]   --->   Operation 81 'br' 'br_ln32' <Predicate = (!icmp_ln25 & trunc_ln28)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.32ns)   --->   "%store_ln36 = store i32 0, i3 %row_len_slot_arr_addr_3" [HLS_CISR_spmv_accel.c:36]   --->   Operation 82 'store' 'store_ln36' <Predicate = (!icmp_ln25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln36 = store i32 0, i3 %row_len_slot_arr_addr_4" [HLS_CISR_spmv_accel.c:36]   --->   Operation 83 'store' 'store_ln36' <Predicate = (!icmp_ln25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 84 [1/1] (2.32ns)   --->   "%store_ln36 = store i32 0, i3 %row_len_slot_arr_addr_5" [HLS_CISR_spmv_accel.c:36]   --->   Operation 84 'store' 'store_ln36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln36 = store i32 0, i3 %row_len_slot_arr_addr_6" [HLS_CISR_spmv_accel.c:36]   --->   Operation 85 'store' 'store_ln36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.32>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %initialize.exit"   --->   Operation 87 'br' 'br_ln0' <Predicate = (cmd_start_read)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr = getelementptr i32 %slot_arr_row_len, i64 0, i64 0" [HLS_CISR_spmv_accel.c:54]   --->   Operation 88 'getelementptr' 'slot_arr_row_len_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i1 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:54]   --->   Operation 89 'load' 'slot_arr_row_len_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 5 <SV = 3> <Delay = 7.11>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%slot_row_count = load i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:52]   --->   Operation 90 'load' 'slot_row_count' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i1 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:54]   --->   Operation 91 'load' 'slot_arr_row_len_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 92 [1/1] (2.47ns)   --->   "%icmp_ln54 = icmp_eq  i32 %slot_arr_row_len_load, i32 4294967295" [HLS_CISR_spmv_accel.c:54]   --->   Operation 92 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void, void %initialize.exit._crit_edge" [HLS_CISR_spmv_accel.c:54]   --->   Operation 93 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i32 %slot_row_count" [HLS_CISR_spmv_accel.c:57]   --->   Operation 94 'zext' 'zext_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln57" [HLS_CISR_spmv_accel.c:57]   --->   Operation 95 'getelementptr' 'row_len_slot_arr_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln57 = store i32 %slot_arr_row_len_load, i3 %row_len_slot_arr_addr" [HLS_CISR_spmv_accel.c:57]   --->   Operation 96 'store' 'store_ln57' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 97 [1/1] (2.55ns)   --->   "%add_ln58 = add i32 %slot_row_count, i32 1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 97 'add' 'add_ln58' <Predicate = (!icmp_ln54)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln58 = store i32 %add_ln58, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:58]   --->   Operation 98 'store' 'store_ln58' <Predicate = (!icmp_ln54)> <Delay = 1.58>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln59 = br void %initialize.exit._crit_edge" [HLS_CISR_spmv_accel.c:59]   --->   Operation 99 'br' 'br_ln59' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr_1 = getelementptr i32 %slot_arr_row_len, i64 0, i64 1" [HLS_CISR_spmv_accel.c:54]   --->   Operation 100 'getelementptr' 'slot_arr_row_len_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load_1 = load i1 %slot_arr_row_len_addr_1" [HLS_CISR_spmv_accel.c:54]   --->   Operation 101 'load' 'slot_arr_row_len_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 4> <Delay = 7.11>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%slot_row_count_1 = load i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:52]   --->   Operation 102 'load' 'slot_row_count_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load_1 = load i1 %slot_arr_row_len_addr_1" [HLS_CISR_spmv_accel.c:54]   --->   Operation 103 'load' 'slot_arr_row_len_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 104 [1/1] (2.47ns)   --->   "%icmp_ln54_1 = icmp_eq  i32 %slot_arr_row_len_load_1, i32 4294967295" [HLS_CISR_spmv_accel.c:54]   --->   Operation 104 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54_1, void, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:54]   --->   Operation 105 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i32 %slot_row_count_1" [HLS_CISR_spmv_accel.c:57]   --->   Operation 106 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.96ns)   --->   "%xor_ln57 = xor i3 %trunc_ln57, i3 4" [HLS_CISR_spmv_accel.c:57]   --->   Operation 107 'xor' 'xor_ln57' <Predicate = (!icmp_ln54_1)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i3 %xor_ln57" [HLS_CISR_spmv_accel.c:57]   --->   Operation 108 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_1 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln57_1" [HLS_CISR_spmv_accel.c:57]   --->   Operation 109 'getelementptr' 'row_len_slot_arr_addr_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (2.32ns)   --->   "%store_ln57 = store i32 %slot_arr_row_len_load_1, i3 %row_len_slot_arr_addr_1" [HLS_CISR_spmv_accel.c:57]   --->   Operation 110 'store' 'store_ln57' <Predicate = (!icmp_ln54_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 111 [1/1] (2.55ns)   --->   "%add_ln58_1 = add i32 %slot_row_count_1, i32 1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 111 'add' 'add_ln58_1' <Predicate = (!icmp_ln54_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln58 = store i32 %add_ln58_1, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 112 'store' 'store_ln58' <Predicate = (!icmp_ln54_1)> <Delay = 1.58>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln59 = br void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:59]   --->   Operation 113 'br' 'br_ln59' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.58ns)   --->   "%br_ln67 = br void" [HLS_CISR_spmv_accel.c:67]   --->   Operation 114 'br' 'br_ln67' <Predicate = true> <Delay = 1.58>

State 7 <SV = 5> <Delay = 5.03>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%slot_id2 = phi i2 %add_ln67, void %.split._crit_edge, i2 0, void %store_row_len_arr.exit" [HLS_CISR_spmv_accel.c:67]   --->   Operation 115 'phi' 'slot_id2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.56ns)   --->   "%add_ln67 = add i2 %slot_id2, i2 1" [HLS_CISR_spmv_accel.c:67]   --->   Operation 116 'add' 'add_ln67' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 117 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.95ns)   --->   "%icmp_ln67 = icmp_eq  i2 %slot_id2, i2 2" [HLS_CISR_spmv_accel.c:67]   --->   Operation 118 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 119 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %.split, void %CISR_decoder.exit" [HLS_CISR_spmv_accel.c:67]   --->   Operation 120 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i2 %slot_id2" [HLS_CISR_spmv_accel.c:85]   --->   Operation 121 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln85, i2 0" [HLS_CISR_spmv_accel.c:67]   --->   Operation 122 'bitconcatenate' 'tmp_4_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [HLS_CISR_spmv_accel.c:67]   --->   Operation 123 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load_1 = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:79]   --->   Operation 124 'load' 'slot_row_counter_0_load_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load_1 = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:79]   --->   Operation 125 'load' 'slot_row_counter_1_load_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79)   --->   "%select_ln79 = select i1 %trunc_ln85, i32 %slot_row_counter_1_load_1, i32 %slot_row_counter_0_load_1" [HLS_CISR_spmv_accel.c:79]   --->   Operation 126 'select' 'select_ln79' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln79 = icmp_eq  i32 %select_ln79, i32 0" [HLS_CISR_spmv_accel.c:79]   --->   Operation 127 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln67)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %.split._crit_edge, void" [HLS_CISR_spmv_accel.c:79]   --->   Operation 128 'br' 'br_ln79' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %trunc_ln85, void %branch16, void %branch17" [HLS_CISR_spmv_accel.c:82]   --->   Operation 129 'br' 'br_ln82' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (1.58ns)   --->   "%store_ln82 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:82]   --->   Operation 130 'store' 'store_ln82' <Predicate = (!icmp_ln67 & icmp_ln79 & !trunc_ln85)> <Delay = 1.58>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln82 = br void" [HLS_CISR_spmv_accel.c:82]   --->   Operation 131 'br' 'br_ln82' <Predicate = (!icmp_ln67 & icmp_ln79 & !trunc_ln85)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln82 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:82]   --->   Operation 132 'store' 'store_ln82' <Predicate = (!icmp_ln67 & icmp_ln79 & trunc_ln85)> <Delay = 1.58>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln82 = br void" [HLS_CISR_spmv_accel.c:82]   --->   Operation 133 'br' 'br_ln82' <Predicate = (!icmp_ln67 & icmp_ln79 & trunc_ln85)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%slot_row_len_id_0_load = load i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:85]   --->   Operation 134 'load' 'slot_row_len_id_0_load' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%slot_row_len_id_1_load = load i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:85]   --->   Operation 135 'load' 'slot_row_len_id_1_load' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.69ns)   --->   "%select_ln85 = select i1 %trunc_ln85, i32 %slot_row_len_id_1_load, i32 %slot_row_len_id_0_load" [HLS_CISR_spmv_accel.c:85]   --->   Operation 136 'select' 'select_ln85' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i32 %select_ln85" [HLS_CISR_spmv_accel.c:85]   --->   Operation 137 'trunc' 'trunc_ln85_1' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (1.65ns)   --->   "%add_ln85 = add i3 %tmp_4_cast, i3 %trunc_ln85_1" [HLS_CISR_spmv_accel.c:85]   --->   Operation 138 'add' 'add_ln85' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i3 %add_ln85" [HLS_CISR_spmv_accel.c:85]   --->   Operation 139 'zext' 'zext_ln85' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_2 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln85" [HLS_CISR_spmv_accel.c:85]   --->   Operation 140 'getelementptr' 'row_len_slot_arr_addr_2' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 141 [2/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_2" [HLS_CISR_spmv_accel.c:85]   --->   Operation 141 'load' 'row_len_slot_arr_load' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %trunc_ln85, void %branch10, void %branch11" [HLS_CISR_spmv_accel.c:85]   --->   Operation 142 'br' 'br_ln85' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (2.55ns)   --->   "%add_ln86 = add i32 %select_ln85, i32 1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 143 'add' 'add_ln86' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %trunc_ln85, void %branch0, void %branch1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 144 'br' 'br_ln86' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (1.58ns)   --->   "%store_ln86 = store i32 %add_ln86, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:86]   --->   Operation 145 'store' 'store_ln86' <Predicate = (!icmp_ln67 & icmp_ln79 & !trunc_ln85)> <Delay = 1.58>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 146 'br' 'br_ln86' <Predicate = (!icmp_ln67 & icmp_ln79 & !trunc_ln85)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln86 = store i32 %add_ln86, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 147 'store' 'store_ln86' <Predicate = (!icmp_ln67 & icmp_ln79 & trunc_ln85)> <Delay = 1.58>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 148 'br' 'br_ln86' <Predicate = (!icmp_ln67 & icmp_ln79 & trunc_ln85)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%max_row_id_load = load i32 %max_row_id" [HLS_CISR_spmv_accel.c:90]   --->   Operation 149 'load' 'max_row_id_load' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i32 %max_row_id_load" [HLS_CISR_spmv_accel.c:90]   --->   Operation 150 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %trunc_ln85, void %branch6, void %branch7" [HLS_CISR_spmv_accel.c:90]   --->   Operation 151 'br' 'br_ln90' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (1.58ns)   --->   "%store_ln90 = store i3 %trunc_ln90, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:90]   --->   Operation 152 'store' 'store_ln90' <Predicate = (!icmp_ln67 & icmp_ln79 & !trunc_ln85)> <Delay = 1.58>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln90 = br void" [HLS_CISR_spmv_accel.c:90]   --->   Operation 153 'br' 'br_ln90' <Predicate = (!icmp_ln67 & icmp_ln79 & !trunc_ln85)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (1.58ns)   --->   "%store_ln90 = store i3 %trunc_ln90, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:90]   --->   Operation 154 'store' 'store_ln90' <Predicate = (!icmp_ln67 & icmp_ln79 & trunc_ln85)> <Delay = 1.58>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln90 = br void" [HLS_CISR_spmv_accel.c:90]   --->   Operation 155 'br' 'br_ln90' <Predicate = (!icmp_ln67 & icmp_ln79 & trunc_ln85)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (2.55ns)   --->   "%add_ln91 = add i32 %max_row_id_load, i32 1" [HLS_CISR_spmv_accel.c:91]   --->   Operation 156 'add' 'add_ln91' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (1.58ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %max_row_id" [HLS_CISR_spmv_accel.c:91]   --->   Operation 157 'store' 'store_ln91' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 1.58>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split._crit_edge" [HLS_CISR_spmv_accel.c:93]   --->   Operation 158 'br' 'br_ln93' <Predicate = (!icmp_ln67 & icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 159 'br' 'br_ln0' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 4.02>
ST_8 : Operation 160 [1/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_2" [HLS_CISR_spmv_accel.c:85]   --->   Operation 160 'load' 'row_len_slot_arr_load' <Predicate = (icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 161 [1/1] (1.70ns)   --->   "%store_ln85 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:85]   --->   Operation 161 'store' 'store_ln85' <Predicate = (icmp_ln79 & !trunc_ln85)> <Delay = 1.70>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln85 = br void" [HLS_CISR_spmv_accel.c:85]   --->   Operation 162 'br' 'br_ln85' <Predicate = (icmp_ln79 & !trunc_ln85)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (1.70ns)   --->   "%store_ln85 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:85]   --->   Operation 163 'store' 'store_ln85' <Predicate = (icmp_ln79 & trunc_ln85)> <Delay = 1.70>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln85 = br void" [HLS_CISR_spmv_accel.c:85]   --->   Operation 164 'br' 'br_ln85' <Predicate = (icmp_ln79 & trunc_ln85)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 4.25>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%slot_data_arr_addr = getelementptr i64 %slot_data_arr, i64 0, i64 0" [HLS_CISR_spmv_accel.c:106]   --->   Operation 165 'getelementptr' 'slot_data_arr_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [2/2] (2.32ns)   --->   "%slot_data_arr_load = load i1 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:106]   --->   Operation 166 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:114]   --->   Operation 167 'load' 'slot_row_counter_0_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (2.55ns)   --->   "%add_ln114 = add i32 %slot_row_counter_0_load, i32 4294967295" [HLS_CISR_spmv_accel.c:114]   --->   Operation 168 'add' 'add_ln114' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (1.70ns)   --->   "%store_ln114 = store i32 %add_ln114, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:114]   --->   Operation 169 'store' 'store_ln114' <Predicate = true> <Delay = 1.70>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:114]   --->   Operation 170 'load' 'slot_row_counter_1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (2.55ns)   --->   "%add_ln114_1 = add i32 %slot_row_counter_1_load, i32 4294967295" [HLS_CISR_spmv_accel.c:114]   --->   Operation 171 'add' 'add_ln114_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (1.70ns)   --->   "%store_ln114 = store i32 %add_ln114_1, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:114]   --->   Operation 172 'store' 'store_ln114' <Predicate = true> <Delay = 1.70>

State 10 <SV = 7> <Delay = 4.64>
ST_10 : Operation 173 [1/2] (2.32ns)   --->   "%slot_data_arr_load = load i1 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:106]   --->   Operation 173 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %slot_data_arr_load" [HLS_CISR_spmv_accel.c:106]   --->   Operation 174 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%col_index = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load, i32 32, i32 34" [HLS_CISR_spmv_accel.c:107]   --->   Operation 175 'partselect' 'col_index' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i3 %col_index" [HLS_CISR_spmv_accel.c:110]   --->   Operation 176 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%inp_vec_addr = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln110" [HLS_CISR_spmv_accel.c:110]   --->   Operation 177 'getelementptr' 'inp_vec_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [2/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:110]   --->   Operation 178 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_1 = getelementptr i64 %slot_data_arr, i64 0, i64 1" [HLS_CISR_spmv_accel.c:106]   --->   Operation 179 'getelementptr' 'slot_data_arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [2/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i1 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:106]   --->   Operation 180 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>

State 11 <SV = 8> <Delay = 8.02>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%matrix_val = bitcast i32 %trunc_ln106" [HLS_CISR_spmv_accel.c:106]   --->   Operation 181 'bitcast' 'matrix_val' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:110]   --->   Operation 182 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln110 = bitcast i32 %inp_vec_load" [HLS_CISR_spmv_accel.c:110]   --->   Operation 183 'bitcast' 'bitcast_ln110' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln110" [HLS_CISR_spmv_accel.c:110]   --->   Operation 184 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i1 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:106]   --->   Operation 185 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i64 %slot_data_arr_load_1" [HLS_CISR_spmv_accel.c:106]   --->   Operation 186 'trunc' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%col_index_1 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_1, i32 32, i32 34" [HLS_CISR_spmv_accel.c:107]   --->   Operation 187 'partselect' 'col_index_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i3 %col_index_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 188 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%inp_vec_addr_1 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln110_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 189 'getelementptr' 'inp_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [2/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 190 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 12 <SV = 9> <Delay = 8.02>
ST_12 : Operation 191 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln110" [HLS_CISR_spmv_accel.c:110]   --->   Operation 191 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%matrix_val_1 = bitcast i32 %trunc_ln106_1" [HLS_CISR_spmv_accel.c:106]   --->   Operation 192 'bitcast' 'matrix_val_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 193 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln110_1 = bitcast i32 %inp_vec_load_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 194 'bitcast' 'bitcast_ln110_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [4/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln110_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 195 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 5.70>
ST_13 : Operation 196 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln110" [HLS_CISR_spmv_accel.c:110]   --->   Operation 196 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [3/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln110_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 197 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 5.70>
ST_14 : Operation 198 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln110" [HLS_CISR_spmv_accel.c:110]   --->   Operation 198 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [2/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln110_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 199 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 7.25>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%slot_res_arr_0_load = load i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:110]   --->   Operation 200 'load' 'slot_res_arr_0_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [5/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 201 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [1/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln110_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 202 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 7.25>
ST_16 : Operation 203 [4/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 203 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%slot_res_arr_1_load = load i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 204 'load' 'slot_res_arr_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 205 [5/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 205 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 7.25>
ST_17 : Operation 206 [3/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 206 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [4/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 207 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 7.25>
ST_18 : Operation 208 [2/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 208 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [3/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 209 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 7.25>
ST_19 : Operation 210 [1/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 210 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 211 [2/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 211 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 7.25>
ST_20 : Operation 212 [1/1] (1.58ns)   --->   "%store_ln110 = store i32 %add_i, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:110]   --->   Operation 212 'store' 'store_ln110' <Predicate = true> <Delay = 1.58>
ST_20 : Operation 213 [1/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 213 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%row_index = load i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:129]   --->   Operation 214 'load' 'row_index' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i3 %row_index" [HLS_CISR_spmv_accel.c:130]   --->   Operation 215 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln130 = bitcast i32 %add_i" [HLS_CISR_spmv_accel.c:130]   --->   Operation 216 'bitcast' 'bitcast_ln130' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%output_vec_addr = getelementptr i32 %output_vec, i64 0, i64 %zext_ln130" [HLS_CISR_spmv_accel.c:130]   --->   Operation 217 'getelementptr' 'output_vec_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 218 [1/1] (2.32ns)   --->   "%store_ln130 = store i32 %bitcast_ln130, i3 %output_vec_addr" [HLS_CISR_spmv_accel.c:130]   --->   Operation 218 'store' 'store_ln130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 21 <SV = 18> <Delay = 2.32>
ST_21 : Operation 219 [1/1] (1.58ns)   --->   "%store_ln110 = store i32 %add_1_i, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 219 'store' 'store_ln110' <Predicate = true> <Delay = 1.58>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%row_index_1 = load i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:129]   --->   Operation 220 'load' 'row_index_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i3 %row_index_1" [HLS_CISR_spmv_accel.c:130]   --->   Operation 221 'zext' 'zext_ln130_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln130_1 = bitcast i32 %add_1_i" [HLS_CISR_spmv_accel.c:130]   --->   Operation 222 'bitcast' 'bitcast_ln130_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 223 [1/1] (0.00ns)   --->   "%output_vec_addr_1 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln130_1" [HLS_CISR_spmv_accel.c:130]   --->   Operation 223 'getelementptr' 'output_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 224 [1/1] (2.32ns)   --->   "%store_ln130 = store i32 %bitcast_ln130_1, i3 %output_vec_addr_1" [HLS_CISR_spmv_accel.c:130]   --->   Operation 224 'store' 'store_ln130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%ret_ln199 = ret" [HLS_CISR_spmv_accel.c:199]   --->   Operation 225 'ret' 'ret_ln199' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cmd_start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inp_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ slot_data_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ slot_arr_row_len]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_row_id]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ row_len_slot_arr]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ slot_counter_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_counter_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_res_arr_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_res_arr_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_id_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_id_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0         (spectopmodule    ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000000000000]
cmd_start_read            (read             ) [ 0111100000000000000000]
br_ln21                   (br               ) [ 0000000000000000000000]
store_ln23                (store            ) [ 0000000000000000000000]
br_ln25                   (br               ) [ 0111000000000000000000]
slot_id                   (phi              ) [ 0010000000000000000000]
add_ln25                  (add              ) [ 0111000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 0000000000000000000000]
icmp_ln25                 (icmp             ) [ 0011000000000000000000]
empty                     (speclooptripcount) [ 0000000000000000000000]
br_ln25                   (br               ) [ 0000000000000000000000]
tmp                       (bitconcatenate   ) [ 0000000000000000000000]
zext_ln36                 (zext             ) [ 0000000000000000000000]
row_len_slot_arr_addr_3   (getelementptr    ) [ 0000000000000000000000]
or_ln36                   (or               ) [ 0000000000000000000000]
tmp_1                     (bitconcatenate   ) [ 0000000000000000000000]
row_len_slot_arr_addr_4   (getelementptr    ) [ 0000000000000000000000]
or_ln36_1                 (or               ) [ 0000000000000000000000]
tmp_2                     (bitconcatenate   ) [ 0000000000000000000000]
row_len_slot_arr_addr_5   (getelementptr    ) [ 0001000000000000000000]
or_ln36_2                 (or               ) [ 0000000000000000000000]
tmp_3                     (bitconcatenate   ) [ 0000000000000000000000]
row_len_slot_arr_addr_6   (getelementptr    ) [ 0001000000000000000000]
specloopname_ln25         (specloopname     ) [ 0000000000000000000000]
trunc_ln28                (trunc            ) [ 0011000000000000000000]
br_ln28                   (br               ) [ 0000000000000000000000]
store_ln28                (store            ) [ 0000000000000000000000]
br_ln28                   (br               ) [ 0000000000000000000000]
store_ln28                (store            ) [ 0000000000000000000000]
br_ln28                   (br               ) [ 0000000000000000000000]
br_ln29                   (br               ) [ 0000000000000000000000]
store_ln29                (store            ) [ 0000000000000000000000]
br_ln29                   (br               ) [ 0000000000000000000000]
store_ln29                (store            ) [ 0000000000000000000000]
br_ln29                   (br               ) [ 0000000000000000000000]
br_ln30                   (br               ) [ 0000000000000000000000]
store_ln30                (store            ) [ 0000000000000000000000]
br_ln30                   (br               ) [ 0000000000000000000000]
store_ln30                (store            ) [ 0000000000000000000000]
br_ln30                   (br               ) [ 0000000000000000000000]
br_ln31                   (br               ) [ 0000000000000000000000]
store_ln31                (store            ) [ 0000000000000000000000]
br_ln31                   (br               ) [ 0000000000000000000000]
store_ln31                (store            ) [ 0000000000000000000000]
br_ln31                   (br               ) [ 0000000000000000000000]
br_ln32                   (br               ) [ 0000000000000000000000]
store_ln32                (store            ) [ 0000000000000000000000]
br_ln32                   (br               ) [ 0000000000000000000000]
store_ln32                (store            ) [ 0000000000000000000000]
br_ln32                   (br               ) [ 0000000000000000000000]
store_ln36                (store            ) [ 0000000000000000000000]
store_ln36                (store            ) [ 0000000000000000000000]
store_ln36                (store            ) [ 0000000000000000000000]
store_ln36                (store            ) [ 0000000000000000000000]
br_ln0                    (br               ) [ 0111000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000000]
slot_arr_row_len_addr     (getelementptr    ) [ 0000010000000000000000]
slot_row_count            (load             ) [ 0000000000000000000000]
slot_arr_row_len_load     (load             ) [ 0000000000000000000000]
icmp_ln54                 (icmp             ) [ 0000010000000000000000]
br_ln54                   (br               ) [ 0000000000000000000000]
zext_ln57                 (zext             ) [ 0000000000000000000000]
row_len_slot_arr_addr     (getelementptr    ) [ 0000000000000000000000]
store_ln57                (store            ) [ 0000000000000000000000]
add_ln58                  (add              ) [ 0000000000000000000000]
store_ln58                (store            ) [ 0000000000000000000000]
br_ln59                   (br               ) [ 0000000000000000000000]
slot_arr_row_len_addr_1   (getelementptr    ) [ 0000001000000000000000]
slot_row_count_1          (load             ) [ 0000000000000000000000]
slot_arr_row_len_load_1   (load             ) [ 0000000000000000000000]
icmp_ln54_1               (icmp             ) [ 0000001000000000000000]
br_ln54                   (br               ) [ 0000000000000000000000]
trunc_ln57                (trunc            ) [ 0000000000000000000000]
xor_ln57                  (xor              ) [ 0000000000000000000000]
zext_ln57_1               (zext             ) [ 0000000000000000000000]
row_len_slot_arr_addr_1   (getelementptr    ) [ 0000000000000000000000]
store_ln57                (store            ) [ 0000000000000000000000]
add_ln58_1                (add              ) [ 0000000000000000000000]
store_ln58                (store            ) [ 0000000000000000000000]
br_ln59                   (br               ) [ 0000000000000000000000]
br_ln67                   (br               ) [ 0000001110000000000000]
slot_id2                  (phi              ) [ 0000000110000000000000]
add_ln67                  (add              ) [ 0000001110000000000000]
specpipeline_ln0          (specpipeline     ) [ 0000000000000000000000]
icmp_ln67                 (icmp             ) [ 0000000110000000000000]
empty_19                  (speclooptripcount) [ 0000000000000000000000]
br_ln67                   (br               ) [ 0000000000000000000000]
trunc_ln85                (trunc            ) [ 0000000110000000000000]
tmp_4_cast                (bitconcatenate   ) [ 0000000000000000000000]
specloopname_ln67         (specloopname     ) [ 0000000000000000000000]
slot_row_counter_0_load_1 (load             ) [ 0000000000000000000000]
slot_row_counter_1_load_1 (load             ) [ 0000000000000000000000]
select_ln79               (select           ) [ 0000000000000000000000]
icmp_ln79                 (icmp             ) [ 0000000110000000000000]
br_ln79                   (br               ) [ 0000000000000000000000]
br_ln82                   (br               ) [ 0000000000000000000000]
store_ln82                (store            ) [ 0000000000000000000000]
br_ln82                   (br               ) [ 0000000000000000000000]
store_ln82                (store            ) [ 0000000000000000000000]
br_ln82                   (br               ) [ 0000000000000000000000]
slot_row_len_id_0_load    (load             ) [ 0000000000000000000000]
slot_row_len_id_1_load    (load             ) [ 0000000000000000000000]
select_ln85               (select           ) [ 0000000000000000000000]
trunc_ln85_1              (trunc            ) [ 0000000000000000000000]
add_ln85                  (add              ) [ 0000000000000000000000]
zext_ln85                 (zext             ) [ 0000000000000000000000]
row_len_slot_arr_addr_2   (getelementptr    ) [ 0000000110000000000000]
br_ln85                   (br               ) [ 0000000000000000000000]
add_ln86                  (add              ) [ 0000000000000000000000]
br_ln86                   (br               ) [ 0000000000000000000000]
store_ln86                (store            ) [ 0000000000000000000000]
br_ln86                   (br               ) [ 0000000000000000000000]
store_ln86                (store            ) [ 0000000000000000000000]
br_ln86                   (br               ) [ 0000000000000000000000]
max_row_id_load           (load             ) [ 0000000000000000000000]
trunc_ln90                (trunc            ) [ 0000000000000000000000]
br_ln90                   (br               ) [ 0000000000000000000000]
store_ln90                (store            ) [ 0000000000000000000000]
br_ln90                   (br               ) [ 0000000000000000000000]
store_ln90                (store            ) [ 0000000000000000000000]
br_ln90                   (br               ) [ 0000000000000000000000]
add_ln91                  (add              ) [ 0000000000000000000000]
store_ln91                (store            ) [ 0000000000000000000000]
br_ln93                   (br               ) [ 0000000000000000000000]
br_ln0                    (br               ) [ 0000001110000000000000]
row_len_slot_arr_load     (load             ) [ 0000000000000000000000]
store_ln85                (store            ) [ 0000000000000000000000]
br_ln85                   (br               ) [ 0000000000000000000000]
store_ln85                (store            ) [ 0000000000000000000000]
br_ln85                   (br               ) [ 0000000000000000000000]
slot_data_arr_addr        (getelementptr    ) [ 0000000000100000000000]
slot_row_counter_0_load   (load             ) [ 0000000000000000000000]
add_ln114                 (add              ) [ 0000000000000000000000]
store_ln114               (store            ) [ 0000000000000000000000]
slot_row_counter_1_load   (load             ) [ 0000000000000000000000]
add_ln114_1               (add              ) [ 0000000000000000000000]
store_ln114               (store            ) [ 0000000000000000000000]
slot_data_arr_load        (load             ) [ 0000000000000000000000]
trunc_ln106               (trunc            ) [ 0000000000010000000000]
col_index                 (partselect       ) [ 0000000000000000000000]
zext_ln110                (zext             ) [ 0000000000000000000000]
inp_vec_addr              (getelementptr    ) [ 0000000000010000000000]
slot_data_arr_addr_1      (getelementptr    ) [ 0000000000010000000000]
matrix_val                (bitcast          ) [ 0000000000001110000000]
inp_vec_load              (load             ) [ 0000000000000000000000]
bitcast_ln110             (bitcast          ) [ 0000000000001110000000]
slot_data_arr_load_1      (load             ) [ 0000000000000000000000]
trunc_ln106_1             (trunc            ) [ 0000000000001000000000]
col_index_1               (partselect       ) [ 0000000000000000000000]
zext_ln110_1              (zext             ) [ 0000000000000000000000]
inp_vec_addr_1            (getelementptr    ) [ 0000000000001000000000]
matrix_val_1              (bitcast          ) [ 0000000000000111000000]
inp_vec_load_1            (load             ) [ 0000000000000000000000]
bitcast_ln110_1           (bitcast          ) [ 0000000000000111000000]
mul_i                     (fmul             ) [ 0000000000000001111100]
slot_res_arr_0_load       (load             ) [ 0000000000000000111100]
mul_1_i                   (fmul             ) [ 0000000000000000111110]
slot_res_arr_1_load       (load             ) [ 0000000000000000011110]
add_i                     (fadd             ) [ 0000000000000000000010]
store_ln110               (store            ) [ 0000000000000000000000]
add_1_i                   (fadd             ) [ 0000000000000000000001]
row_index                 (load             ) [ 0000000000000000000000]
zext_ln130                (zext             ) [ 0000000000000000000000]
bitcast_ln130             (bitcast          ) [ 0000000000000000000000]
output_vec_addr           (getelementptr    ) [ 0000000000000000000000]
store_ln130               (store            ) [ 0000000000000000000000]
store_ln110               (store            ) [ 0000000000000000000000]
row_index_1               (load             ) [ 0000000000000000000000]
zext_ln130_1              (zext             ) [ 0000000000000000000000]
bitcast_ln130_1           (bitcast          ) [ 0000000000000000000000]
output_vec_addr_1         (getelementptr    ) [ 0000000000000000000000]
store_ln130               (store            ) [ 0000000000000000000000]
ret_ln199                 (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cmd_start">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmd_start"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inp_vec">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_vec"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="slot_data_arr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_data_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="slot_arr_row_len">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_arr_row_len"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_vec">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_vec"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_row_id">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_row_id"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="row_len_slot_arr">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_len_slot_arr"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="slot_counter_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="slot_counter_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="slot_row_counter_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="slot_row_counter_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="slot_row_len_id_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="slot_row_len_id_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="slot_res_arr_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_res_arr_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="slot_res_arr_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_res_arr_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="slot_row_id_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_id_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="slot_row_id_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_id_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i60.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="cmd_start_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmd_start_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="row_len_slot_arr_addr_3_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_3/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="row_len_slot_arr_addr_4_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="64" slack="0"/>
<pin id="123" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_4/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="row_len_slot_arr_addr_5_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_5/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="row_len_slot_arr_addr_6_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="64" slack="0"/>
<pin id="137" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_6/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="0"/>
<pin id="145" dir="0" index="4" bw="3" slack="0"/>
<pin id="146" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
<pin id="148" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln36/2 store_ln36/2 store_ln36/3 store_ln36/3 store_ln57/5 store_ln57/6 row_len_slot_arr_load/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="slot_arr_row_len_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_arr_row_len_addr/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_arr_row_len_load/4 slot_arr_row_len_load_1/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="row_len_slot_arr_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="slot_arr_row_len_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_arr_row_len_addr_1/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="row_len_slot_arr_addr_1_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="3" slack="0"/>
<pin id="189" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_1/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="row_len_slot_arr_addr_2_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="0"/>
<pin id="198" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_2/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="slot_data_arr_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_data_arr_addr/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_data_arr_load/9 slot_data_arr_load_1/10 "/>
</bind>
</comp>

<comp id="216" class="1004" name="inp_vec_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_vec_addr/10 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_vec_load/10 inp_vec_load_1/11 "/>
</bind>
</comp>

<comp id="229" class="1004" name="slot_data_arr_addr_1_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_data_arr_addr_1/10 "/>
</bind>
</comp>

<comp id="238" class="1004" name="inp_vec_addr_1_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="3" slack="0"/>
<pin id="242" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_vec_addr_1/11 "/>
</bind>
</comp>

<comp id="246" class="1004" name="output_vec_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_vec_addr/20 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/20 store_ln130/21 "/>
</bind>
</comp>

<comp id="259" class="1004" name="output_vec_addr_1_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="3" slack="0"/>
<pin id="263" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_vec_addr_1/21 "/>
</bind>
</comp>

<comp id="267" class="1005" name="slot_id_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="1"/>
<pin id="269" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_id (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="slot_id_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="0"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="slot_id/2 "/>
</bind>
</comp>

<comp id="278" class="1005" name="slot_id2_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="1"/>
<pin id="280" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_id2 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="slot_id2_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="1" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="slot_id2/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="1"/>
<pin id="292" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/15 add_1_i/16 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/11 mul_1_i/12 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 store_ln82/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 store_ln82/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/5 icmp_ln54_1/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_0_load_1/7 slot_row_counter_0_load/9 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_1_load_1/7 slot_row_counter_1_load/9 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="0" index="3" bw="7" slack="0"/>
<pin id="328" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="col_index/10 col_index_1/11 "/>
</bind>
</comp>

<comp id="333" class="1005" name="reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i add_1_i "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln23_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln25_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln25_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="0" index="1" bw="2" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="2" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln36_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="or_ln36_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="0" index="1" bw="4" slack="0"/>
<pin id="371" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="4" slack="0"/>
<pin id="378" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="or_ln36_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="0"/>
<pin id="386" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36_1/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="4" slack="0"/>
<pin id="393" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="or_ln36_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="4" slack="0"/>
<pin id="401" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36_2/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="4" slack="0"/>
<pin id="408" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="trunc_ln28_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="0"/>
<pin id="415" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln29_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln29_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln30_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln30_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln31_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln31_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln32_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="3" slack="0"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln32_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="3" slack="0"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="slot_row_count_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_count/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln57_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln58_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln58_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="slot_row_count_1_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_count_1/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln57_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="xor_ln57_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln57_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln58_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln58_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln67_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="2" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="icmp_ln67_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="2" slack="0"/>
<pin id="525" dir="0" index="1" bw="2" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/7 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln85_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="2" slack="0"/>
<pin id="531" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_4_cast_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="3" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_cast/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln79_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="0" index="2" bw="32" slack="0"/>
<pin id="545" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln79_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="slot_row_len_id_0_load_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_0_load/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="slot_row_len_id_1_load_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_1_load/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="select_ln85_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="0"/>
<pin id="566" dir="0" index="2" bw="32" slack="0"/>
<pin id="567" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="trunc_ln85_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85_1/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln85_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="0"/>
<pin id="577" dir="0" index="1" bw="3" slack="0"/>
<pin id="578" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln85_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln86_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln86_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="store_ln86_store_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="max_row_id_load_load_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_row_id_load/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="trunc_ln90_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln90_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="0"/>
<pin id="614" dir="0" index="1" bw="3" slack="0"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln90_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="3" slack="0"/>
<pin id="620" dir="0" index="1" bw="3" slack="0"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln91_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln91_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/7 "/>
</bind>
</comp>

<comp id="636" class="1004" name="store_ln85_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/8 "/>
</bind>
</comp>

<comp id="642" class="1004" name="store_ln85_store_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/8 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln114_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/9 "/>
</bind>
</comp>

<comp id="654" class="1004" name="store_ln114_store_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/9 "/>
</bind>
</comp>

<comp id="660" class="1004" name="add_ln114_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/9 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln114_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/9 "/>
</bind>
</comp>

<comp id="672" class="1004" name="trunc_ln106_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="0"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/10 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln110_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="3" slack="0"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/10 "/>
</bind>
</comp>

<comp id="681" class="1004" name="matrix_val_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="matrix_val/11 "/>
</bind>
</comp>

<comp id="685" class="1004" name="bitcast_ln110_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110/11 "/>
</bind>
</comp>

<comp id="690" class="1004" name="trunc_ln106_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="64" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_1/11 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln110_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="3" slack="0"/>
<pin id="696" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_1/11 "/>
</bind>
</comp>

<comp id="699" class="1004" name="matrix_val_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="matrix_val_1/12 "/>
</bind>
</comp>

<comp id="703" class="1004" name="bitcast_ln110_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110_1/12 "/>
</bind>
</comp>

<comp id="708" class="1004" name="slot_res_arr_0_load_load_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_res_arr_0_load/15 "/>
</bind>
</comp>

<comp id="713" class="1004" name="slot_res_arr_1_load_load_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_res_arr_1_load/16 "/>
</bind>
</comp>

<comp id="718" class="1004" name="store_ln110_store_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/20 "/>
</bind>
</comp>

<comp id="724" class="1004" name="row_index_load_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="3" slack="0"/>
<pin id="726" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_index/20 "/>
</bind>
</comp>

<comp id="728" class="1004" name="zext_ln130_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="3" slack="0"/>
<pin id="730" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/20 "/>
</bind>
</comp>

<comp id="733" class="1004" name="bitcast_ln130_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln130/20 "/>
</bind>
</comp>

<comp id="738" class="1004" name="store_ln110_store_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/21 "/>
</bind>
</comp>

<comp id="744" class="1004" name="row_index_1_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="3" slack="0"/>
<pin id="746" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_index_1/21 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln130_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="3" slack="0"/>
<pin id="750" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_1/21 "/>
</bind>
</comp>

<comp id="753" class="1004" name="bitcast_ln130_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln130_1/21 "/>
</bind>
</comp>

<comp id="758" class="1005" name="cmd_start_read_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmd_start_read "/>
</bind>
</comp>

<comp id="762" class="1005" name="add_ln25_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="2" slack="0"/>
<pin id="764" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="770" class="1005" name="row_len_slot_arr_addr_5_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="3" slack="1"/>
<pin id="772" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_len_slot_arr_addr_5 "/>
</bind>
</comp>

<comp id="775" class="1005" name="row_len_slot_arr_addr_6_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="3" slack="1"/>
<pin id="777" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_len_slot_arr_addr_6 "/>
</bind>
</comp>

<comp id="783" class="1005" name="slot_arr_row_len_addr_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="slot_arr_row_len_addr "/>
</bind>
</comp>

<comp id="791" class="1005" name="slot_arr_row_len_addr_1_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="slot_arr_row_len_addr_1 "/>
</bind>
</comp>

<comp id="799" class="1005" name="add_ln67_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="2" slack="0"/>
<pin id="801" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="804" class="1005" name="icmp_ln67_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="1"/>
<pin id="806" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="808" class="1005" name="trunc_ln85_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln85 "/>
</bind>
</comp>

<comp id="812" class="1005" name="icmp_ln79_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="1"/>
<pin id="814" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="816" class="1005" name="row_len_slot_arr_addr_2_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="3" slack="1"/>
<pin id="818" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_len_slot_arr_addr_2 "/>
</bind>
</comp>

<comp id="821" class="1005" name="slot_data_arr_addr_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="slot_data_arr_addr "/>
</bind>
</comp>

<comp id="826" class="1005" name="trunc_ln106_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="831" class="1005" name="inp_vec_addr_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="3" slack="1"/>
<pin id="833" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inp_vec_addr "/>
</bind>
</comp>

<comp id="836" class="1005" name="slot_data_arr_addr_1_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="1"/>
<pin id="838" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="slot_data_arr_addr_1 "/>
</bind>
</comp>

<comp id="841" class="1005" name="matrix_val_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrix_val "/>
</bind>
</comp>

<comp id="846" class="1005" name="bitcast_ln110_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110 "/>
</bind>
</comp>

<comp id="851" class="1005" name="trunc_ln106_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="1"/>
<pin id="853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="inp_vec_addr_1_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="3" slack="1"/>
<pin id="858" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inp_vec_addr_1 "/>
</bind>
</comp>

<comp id="861" class="1005" name="matrix_val_1_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrix_val_1 "/>
</bind>
</comp>

<comp id="866" class="1005" name="bitcast_ln110_1_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110_1 "/>
</bind>
</comp>

<comp id="871" class="1005" name="mul_i_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="879" class="1005" name="mul_1_i_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="52" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="72" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="72" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="72" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="72" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="150"><net_src comp="112" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="119" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="72" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="72" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="166"><net_src comp="153" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="72" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="161" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="175"><net_src comp="167" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="72" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="92" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="184"><net_src comp="176" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="72" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="161" pin="3"/><net_sink comp="140" pin=4"/></net>

<net id="193"><net_src comp="185" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="72" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="72" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="72" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="72" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="72" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="92" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="237"><net_src comp="229" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="72" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="72" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="8" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="72" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="259" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="301"><net_src comp="88" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="26" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="88" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="28" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="161" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="50" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="18" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="20" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="100" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="210" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="102" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="104" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="336"><net_src comp="289" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="44" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="10" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="271" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="56" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="271" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="64" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="70" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="271" pin="4"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="54" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="372"><net_src comp="355" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="74" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="76" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="78" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="368" pin="2"/><net_sink comp="374" pin=2"/></net>

<net id="382"><net_src comp="374" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="387"><net_src comp="355" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="80" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="76" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="78" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="383" pin="2"/><net_sink comp="389" pin=2"/></net>

<net id="397"><net_src comp="389" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="402"><net_src comp="355" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="82" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="76" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="78" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="398" pin="2"/><net_sink comp="404" pin=2"/></net>

<net id="412"><net_src comp="404" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="416"><net_src comp="271" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="44" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="14" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="44" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="16" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="44" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="18" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="44" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="20" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="44" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="22" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="44" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="24" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="90" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="30" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="90" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="32" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="14" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="465" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="478"><net_src comp="465" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="60" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="14" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="16" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="94" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="509"><net_src comp="486" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="60" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="16" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="282" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="56" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="282" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="64" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="282" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="96" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="54" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="546"><net_src comp="529" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="319" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="315" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="541" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="44" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="22" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="24" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="529" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="559" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="555" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="574"><net_src comp="563" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="533" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="590"><net_src comp="563" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="60" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="586" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="22" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="586" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="24" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="10" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="604" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="30" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="608" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="32" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="604" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="60" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="10" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="140" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="18" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="140" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="20" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="315" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="50" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="18" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="319" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="50" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="20" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="210" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="323" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="684"><net_src comp="681" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="688"><net_src comp="223" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="693"><net_src comp="210" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="323" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="702"><net_src comp="699" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="706"><net_src comp="223" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="711"><net_src comp="26" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="716"><net_src comp="28" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="722"><net_src comp="333" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="26" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="727"><net_src comp="30" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="724" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="736"><net_src comp="333" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="742"><net_src comp="333" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="28" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="32" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="744" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="756"><net_src comp="333" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="761"><net_src comp="106" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="343" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="773"><net_src comp="126" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="778"><net_src comp="133" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="786"><net_src comp="153" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="794"><net_src comp="176" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="802"><net_src comp="517" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="807"><net_src comp="523" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="529" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="549" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="194" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="824"><net_src comp="202" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="829"><net_src comp="672" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="834"><net_src comp="216" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="839"><net_src comp="229" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="844"><net_src comp="681" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="849"><net_src comp="685" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="854"><net_src comp="690" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="859"><net_src comp="238" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="864"><net_src comp="699" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="869"><net_src comp="703" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="874"><net_src comp="293" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="882"><net_src comp="293" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="289" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_vec | {20 21 }
	Port: max_row_id | {1 7 }
	Port: row_len_slot_arr | {2 3 5 6 }
	Port: slot_counter_0 | {2 5 }
	Port: slot_counter_1 | {2 6 }
	Port: slot_row_counter_0 | {2 8 9 }
	Port: slot_row_counter_1 | {2 8 9 }
	Port: slot_row_len_id_0 | {2 7 }
	Port: slot_row_len_id_1 | {2 7 }
	Port: slot_res_arr_0 | {2 7 20 }
	Port: slot_res_arr_1 | {2 7 21 }
	Port: slot_row_id_0 | {2 7 }
	Port: slot_row_id_1 | {2 7 }
 - Input state : 
	Port: HLS_CISR_spmv_accel : cmd_start | {1 }
	Port: HLS_CISR_spmv_accel : inp_vec | {10 11 12 }
	Port: HLS_CISR_spmv_accel : slot_data_arr | {9 10 11 }
	Port: HLS_CISR_spmv_accel : slot_arr_row_len | {4 5 6 }
	Port: HLS_CISR_spmv_accel : max_row_id | {7 }
	Port: HLS_CISR_spmv_accel : row_len_slot_arr | {7 8 }
	Port: HLS_CISR_spmv_accel : slot_counter_0 | {5 }
	Port: HLS_CISR_spmv_accel : slot_counter_1 | {6 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_0 | {7 9 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_1 | {7 9 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_0 | {7 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_1 | {7 }
	Port: HLS_CISR_spmv_accel : slot_res_arr_0 | {15 }
	Port: HLS_CISR_spmv_accel : slot_res_arr_1 | {16 }
	Port: HLS_CISR_spmv_accel : slot_row_id_0 | {20 }
	Port: HLS_CISR_spmv_accel : slot_row_id_1 | {21 }
  - Chain level:
	State 1
	State 2
		add_ln25 : 1
		icmp_ln25 : 1
		br_ln25 : 2
		tmp : 1
		zext_ln36 : 2
		row_len_slot_arr_addr_3 : 3
		or_ln36 : 2
		tmp_1 : 2
		row_len_slot_arr_addr_4 : 3
		or_ln36_1 : 2
		tmp_2 : 2
		row_len_slot_arr_addr_5 : 3
		or_ln36_2 : 2
		tmp_3 : 2
		row_len_slot_arr_addr_6 : 3
		trunc_ln28 : 1
		br_ln28 : 2
		br_ln29 : 2
		br_ln30 : 2
		br_ln31 : 2
		br_ln32 : 2
		store_ln36 : 4
		store_ln36 : 4
	State 3
	State 4
		slot_arr_row_len_load : 1
	State 5
		icmp_ln54 : 1
		br_ln54 : 2
		zext_ln57 : 1
		row_len_slot_arr_addr : 2
		store_ln57 : 3
		add_ln58 : 1
		store_ln58 : 2
		slot_arr_row_len_load_1 : 1
	State 6
		icmp_ln54_1 : 1
		br_ln54 : 2
		trunc_ln57 : 1
		xor_ln57 : 2
		zext_ln57_1 : 2
		row_len_slot_arr_addr_1 : 3
		store_ln57 : 4
		add_ln58_1 : 1
		store_ln58 : 2
	State 7
		add_ln67 : 1
		icmp_ln67 : 1
		br_ln67 : 2
		trunc_ln85 : 1
		tmp_4_cast : 2
		select_ln79 : 2
		icmp_ln79 : 3
		br_ln79 : 4
		br_ln82 : 2
		select_ln85 : 2
		trunc_ln85_1 : 3
		add_ln85 : 4
		zext_ln85 : 5
		row_len_slot_arr_addr_2 : 6
		row_len_slot_arr_load : 7
		br_ln85 : 2
		add_ln86 : 3
		br_ln86 : 2
		store_ln86 : 4
		store_ln86 : 4
		trunc_ln90 : 1
		br_ln90 : 2
		store_ln90 : 2
		store_ln90 : 2
		add_ln91 : 1
		store_ln91 : 2
	State 8
		store_ln85 : 1
		store_ln85 : 1
	State 9
		slot_data_arr_load : 1
		add_ln114 : 1
		store_ln114 : 2
		add_ln114_1 : 1
		store_ln114 : 2
	State 10
		trunc_ln106 : 1
		col_index : 1
		zext_ln110 : 2
		inp_vec_addr : 3
		inp_vec_load : 4
		slot_data_arr_load_1 : 1
	State 11
		bitcast_ln110 : 1
		mul_i : 2
		trunc_ln106_1 : 1
		col_index_1 : 1
		zext_ln110_1 : 2
		inp_vec_addr_1 : 3
		inp_vec_load_1 : 4
	State 12
		bitcast_ln110_1 : 1
		mul_1_i : 2
	State 13
	State 14
	State 15
		add_i : 1
	State 16
		add_1_i : 1
	State 17
	State 18
	State 19
	State 20
		zext_ln130 : 1
		output_vec_addr : 2
		store_ln130 : 3
	State 21
		zext_ln130_1 : 1
		output_vec_addr_1 : 2
		store_ln130 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_289         |    2    |   205   |   390   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_293         |    3    |   143   |   321   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln25_fu_343      |    0    |    0    |    10   |
|          |       add_ln58_fu_474      |    0    |    0    |    39   |
|          |      add_ln58_1_fu_505     |    0    |    0    |    39   |
|          |       add_ln67_fu_517      |    0    |    0    |    10   |
|    add   |       add_ln85_fu_575      |    0    |    0    |    11   |
|          |       add_ln86_fu_586      |    0    |    0    |    39   |
|          |       add_ln91_fu_624      |    0    |    0    |    39   |
|          |      add_ln114_fu_648      |    0    |    0    |    39   |
|          |     add_ln114_1_fu_660     |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln79_fu_541     |    0    |    0    |    32   |
|          |     select_ln85_fu_563     |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_309         |    0    |    0    |    18   |
|   icmp   |      icmp_ln25_fu_349      |    0    |    0    |    8    |
|          |      icmp_ln67_fu_523      |    0    |    0    |    8    |
|          |      icmp_ln79_fu_549      |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|    xor   |       xor_ln57_fu_494      |    0    |    0    |    3    |
|----------|----------------------------|---------|---------|---------|
|   read   | cmd_start_read_read_fu_106 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|         grp_fu_323         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_355         |    0    |    0    |    0    |
|          |        tmp_1_fu_374        |    0    |    0    |    0    |
|bitconcatenate|        tmp_2_fu_389        |    0    |    0    |    0    |
|          |        tmp_3_fu_404        |    0    |    0    |    0    |
|          |      tmp_4_cast_fu_533     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln36_fu_363      |    0    |    0    |    0    |
|          |      zext_ln57_fu_469      |    0    |    0    |    0    |
|          |     zext_ln57_1_fu_500     |    0    |    0    |    0    |
|   zext   |      zext_ln85_fu_581      |    0    |    0    |    0    |
|          |      zext_ln110_fu_676     |    0    |    0    |    0    |
|          |     zext_ln110_1_fu_694    |    0    |    0    |    0    |
|          |      zext_ln130_fu_728     |    0    |    0    |    0    |
|          |     zext_ln130_1_fu_748    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln36_fu_368       |    0    |    0    |    0    |
|    or    |      or_ln36_1_fu_383      |    0    |    0    |    0    |
|          |      or_ln36_2_fu_398      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln28_fu_413     |    0    |    0    |    0    |
|          |      trunc_ln57_fu_490     |    0    |    0    |    0    |
|          |      trunc_ln85_fu_529     |    0    |    0    |    0    |
|   trunc  |     trunc_ln85_1_fu_571    |    0    |    0    |    0    |
|          |      trunc_ln90_fu_608     |    0    |    0    |    0    |
|          |     trunc_ln106_fu_672     |    0    |    0    |    0    |
|          |    trunc_ln106_1_fu_690    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   348   |   1095  |
|----------|----------------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|row_len_slot_arr|    0   |   64   |    4   |
+----------------+--------+--------+--------+
|      Total     |    0   |   64   |    4   |
+----------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        add_ln25_reg_762       |    2   |
|        add_ln67_reg_799       |    2   |
|    bitcast_ln110_1_reg_866    |   32   |
|     bitcast_ln110_reg_846     |   32   |
|     cmd_start_read_reg_758    |    1   |
|       icmp_ln67_reg_804       |    1   |
|       icmp_ln79_reg_812       |    1   |
|     inp_vec_addr_1_reg_856    |    3   |
|      inp_vec_addr_reg_831     |    3   |
|      matrix_val_1_reg_861     |   32   |
|       matrix_val_reg_841      |   32   |
|        mul_1_i_reg_879        |   32   |
|         mul_i_reg_871         |   32   |
|            reg_333            |   32   |
|row_len_slot_arr_addr_2_reg_816|    3   |
|row_len_slot_arr_addr_5_reg_770|    3   |
|row_len_slot_arr_addr_6_reg_775|    3   |
|slot_arr_row_len_addr_1_reg_791|    1   |
| slot_arr_row_len_addr_reg_783 |    1   |
|  slot_data_arr_addr_1_reg_836 |    1   |
|   slot_data_arr_addr_reg_821  |    1   |
|        slot_id2_reg_278       |    2   |
|        slot_id_reg_267        |    2   |
|     trunc_ln106_1_reg_851     |   32   |
|      trunc_ln106_reg_826      |   32   |
|       trunc_ln85_reg_808      |    1   |
+-------------------------------+--------+
|             Total             |   319  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_140 |  p0  |   5  |   3  |   15   ||    25   |
| grp_access_fu_140 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_140 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_140 |  p4  |   2  |   3  |    6   ||    9    |
| grp_access_fu_161 |  p0  |   4  |   1  |    4   ||    20   |
| grp_access_fu_210 |  p0  |   4  |   1  |    4   ||    20   |
| grp_access_fu_223 |  p0  |   4  |   3  |   12   ||    20   |
| grp_access_fu_253 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_253 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_289    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_289    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_293    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_293    |  p1  |   4  |  32  |   128  ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   559  || 22.3142 ||   193   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  1095  |
|   Memory  |    0   |    -   |    -   |   64   |    4   |
|Multiplexer|    -   |    -   |   22   |    -   |   193  |
|  Register |    -   |    -   |    -   |   319  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   22   |   731  |  1292  |
+-----------+--------+--------+--------+--------+--------+
