// Seed: 3700521590
module module_0 (
    input wor id_0,
    output wire id_1,
    input wand id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5
);
  logic id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output logic id_2,
    input wor id_3,
    input supply1 id_4,
    input wand id_5
);
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_0,
      id_1,
      id_3
  );
  assign modCall_1.id_5 = 0;
  logic id_7;
  assign id_7 = -1'h0;
  initial begin : LABEL_0
    id_2 = id_3;
  end
endmodule
