1187
A1864d
A18635
Scal
A1864d
A18636
Scal
A1864d
A1863c
Scal
A1864d
A66
Scal
A1864d
A6b
Scal
A1864d
A6c
Scal
E902_20191018
bmu_tcipif_dbus_acc_deny
Scal
E902_20191018
bmu_tcipif_dbus_addr
All
E902_20191018
bmu_tcipif_dbus_chk_fail
Scal
E902_20191018
bmu_tcipif_dbus_req
Scal
E902_20191018
bmu_tcipif_dbus_size
All
E902_20191018
bmu_tcipif_dbus_supv_mode
Scal
E902_20191018
bmu_tcipif_dbus_wdata
All
E902_20191018
bmu_tcipif_dbus_write
Scal
E902_20191018
bmu_tcipif_ibus_acc_deny
Scal
E902_20191018
bmu_tcipif_ibus_addr
All
E902_20191018
bmu_tcipif_ibus_req
Scal
E902_20191018
bmu_tcipif_ibus_write
Scal
E902_20191018
clic_cpu_int_hv
Scal
E902_20191018
clic_cpu_int_id
All
E902_20191018
clic_cpu_int_il
All
E902_20191018
clic_cpu_int_priv
All
E902_20191018
cp0_had_cpuid_idx0
All
E902_20191018
cp0_had_int_exit
Scal
E902_20191018
cp0_had_lpmd_b
All
E902_20191018
cp0_had_mcause_data
All
E902_20191018
cp0_yy_be_v2
Scal
E902_20191018
cpu_clic_curid
All
E902_20191018
cpu_clic_int_exit
Scal
E902_20191018
cpurst_b
Scal
E902_20191018
forever_cpuclk
Scal
E902_20191018
forever_cpuclk_nogated
Scal
E902_20191018
forever_jtgclk
Scal
E902_20191018
had_core_dbg_mode_req
Scal
E902_20191018
had_core_exit_dbg
Scal
E902_20191018
had_idu_wbbr_data
All
E902_20191018
had_idu_wbbr_vld
Scal
E902_20191018
had_ifu_inst_bkpt_dbq_req
Scal
E902_20191018
had_ifu_inst_bkpt_dbqexp_req
Scal
E902_20191018
had_ifu_ir
All
E902_20191018
had_ifu_ir_vld
Scal
E902_20191018
had_iu_bkpt_trace_en
Scal
E902_20191018
had_iu_dr_set_req
Scal
E902_20191018
had_iu_force_dbg_en
Scal
E902_20191018
had_iu_int_vld
Scal
E902_20191018
had_iu_mbkpt_fsm_index_mbee
Scal
E902_20191018
had_iu_mem_bkpt_exp_req
Scal
E902_20191018
had_iu_mem_bkpt_mask
Scal
E902_20191018
had_iu_mem_bkpt_req
Scal
E902_20191018
had_iu_pc
All
E902_20191018
had_iu_rte_pc_sel
Scal
E902_20191018
had_iu_trace_req
Scal
E902_20191018
had_iu_trace_req_for_dbg_disable
Scal
E902_20191018
had_iu_xx_fdb
Scal
E902_20191018
had_iu_xx_jdbreq
Scal
E902_20191018
had_tcipif_cmplt
Scal
E902_20191018
had_tcipif_rdata
All
E902_20191018
had_yy_xx_dbg
Scal
E902_20191018
had_yy_xx_dp_index_mbee
Scal
E902_20191018
hadrst_b
Scal
E902_20191018
ifu_had_chg_flw_inst
Scal
E902_20191018
ifu_had_fetch_expt_vld
Scal
E902_20191018
ifu_had_inst_dbg_disable
Scal
E902_20191018
ifu_had_match_pc
All
E902_20191018
ifu_had_split_first
Scal
E902_20191018
iu_had_adr_dbg_ack
Scal
E902_20191018
iu_had_chgflw_dst_pc
All
E902_20191018
iu_had_chgflw_vld
Scal
E902_20191018
iu_had_data_bkpt_occur_vld
Scal
E902_20191018
iu_had_dbg_disable_for_tee
Scal
E902_20191018
iu_had_dr_dbg_ack
Scal
E902_20191018
iu_had_expt_vld
Scal
E902_20191018
iu_had_fast_retire_acc_err_pc_update
Scal
E902_20191018
iu_had_fast_retire_acc_err_pc_val
All
E902_20191018
iu_had_flush
Scal
E902_20191018
iu_had_inst_bkpt_occur_vld
Scal
E902_20191018
iu_had_int_ack
Scal
E902_20191018
iu_had_retire_with_had_int
Scal
E902_20191018
iu_had_trace_occur_vld
Scal
E902_20191018
iu_had_xx_bkpt_inst
Scal
E902_20191018
iu_had_xx_data
All
E902_20191018
iu_had_xx_data_vld
Scal
E902_20191018
iu_had_xx_dbg_ack
Scal
E902_20191018
iu_had_xx_mldst
Scal
E902_20191018
iu_had_xx_retire
Scal
E902_20191018
iu_had_xx_retire_normal
Scal
E902_20191018
iu_had_xx_retire_pc
All
E902_20191018
iu_yy_xx_dbgon
Scal
E902_20191018
lsu_had_addr
All
E902_20191018
lsu_had_addr_vld
Scal
E902_20191018
lsu_had_ex_cmplt
Scal
E902_20191018
lsu_had_st
Scal
E902_20191018
pwrm_cpu_bus_peak_power_limit_en
Scal
E902_20191018
tcipif_bmu_dbus_acc_err
Scal
E902_20191018
tcipif_bmu_dbus_data
All
E902_20191018
tcipif_bmu_dbus_data_vld
Scal
E902_20191018
tcipif_bmu_dbus_grnt
Scal
E902_20191018
tcipif_bmu_dbus_trans_cmplt
Scal
E902_20191018
tcipif_bmu_ibus_acc_err
Scal
E902_20191018
tcipif_bmu_ibus_data
All
E902_20191018
tcipif_bmu_ibus_data_vld
Scal
E902_20191018
tcipif_bmu_ibus_grnt
Scal
E902_20191018
tcipif_bmu_ibus_trans_cmplt
Scal
E902_20191018
tcipif_had_addr
All
E902_20191018
tcipif_had_sel
Scal
E902_20191018
tcipif_had_wdata
All
E902_20191018
tcipif_had_write
Scal
E902_20191018
trst_b
Scal
core_top
biu_pad_haddr
All
core_top
biu_pad_hburst
All
core_top
biu_pad_hprot
All
core_top
biu_pad_hsize
All
core_top
biu_pad_htrans
All
core_top
biu_pad_hwdata
All
core_top
biu_pad_hwrite
Scal
core_top
biu_pad_vec_redrct
Scal
core_top
clk_en
Scal
core_top
cp0_pad_mintstatus
All
core_top
cp0_pad_mstatus
All
core_top
cp0_pad_psr
All
core_top
cpu_pad_dfs_ack
Scal
core_top
ctim_pad_int_vld
Scal
core_top
had_pad_jdb_ack_b
Scal
core_top
had_pad_jdb_pm
All
core_top
had_pad_jtg_tap_on
Scal
core_top
had_pad_jtg_tms_o
Scal
core_top
had_pad_jtg_tms_oe
Scal
core_top
had_pad_wakeup_req_b
Scal
core_top
iahbl_pad_haddr
All
core_top
iahbl_pad_hburst
All
core_top
iahbl_pad_hprot
All
core_top
iahbl_pad_hsize
All
core_top
iahbl_pad_htrans
All
core_top
iahbl_pad_hwdata
All
core_top
iahbl_pad_hwrite
Scal
core_top
iahbl_pad_vec_redrct
Scal
core_top
iu_pad_gpr_data
All
core_top
iu_pad_gpr_index
All
core_top
iu_pad_gpr_we
Scal
core_top
iu_pad_inst_retire
Scal
core_top
iu_pad_inst_split
Scal
core_top
iu_pad_retire_pc
All
core_top
pad_biu_hrdata
All
core_top
pad_biu_hready
Scal
core_top
pad_biu_hresp
Scal
core_top
pad_bmu_iahbl_base
All
core_top
pad_bmu_iahbl_mask
All
core_top
pad_clic_int_cfg
All
core_top
pad_clic_int_vld
All
core_top
pad_cpu_dfs_req
Scal
core_top
pad_cpu_ext_int_b
Scal
core_top
pad_cpu_rst_b
Scal
core_top
pad_ctim_calib
All
core_top
pad_ctim_refclk
Scal
core_top
pad_had_jdb_req_b
Scal
core_top
pad_had_jtg_tap_en
Scal
core_top
pad_had_jtg_tclk
Scal
core_top
pad_had_jtg_tms_i
Scal
core_top
pad_had_jtg_trst_b
Scal
core_top
pad_had_rst_b
Scal
core_top
pad_iahbl_hrdata
All
core_top
pad_iahbl_hready
Scal
core_top
pad_iahbl_hresp
Scal
core_top
pad_sysio_bigend_b
Scal
core_top
pad_sysio_clkratio
All
core_top
pad_sysio_endian_v2
Scal
core_top
pad_yy_gate_clk_en_b
Scal
core_top
pad_yy_test_mode
Scal
core_top
pll_core_cpuclk
Scal
core_top
sysio_pad_dbg_b
Scal
core_top
sysio_pad_ipend_b
Scal
core_top
sysio_pad_lpmd_b
All
core_top
sysio_pad_srst
Scal
core_top
sysio_pad_wakeup_b
Scal
cr_bmu_top
dbus_deny_clk_en
Scal
cr_bmu_top
deny_clk
Scal
cr_bmu_top
ibus_deny_clk_en
Scal
cr_clic_top
arb_ctrl_output_clk_en
Scal
cr_clic_top
cliccfg_cpuclk
Scal
cr_clic_top
cliccfg_data
All
cr_clic_top
clicth_data
All
cr_clic_top
clicthcfg_data
All
cr_clic_top
ctrl_arb_int_sec
All
cr_clic_top
ctrl_arb_prio0_mask
All
cr_clic_top
ctrl_arb_prio10_mask
All
cr_clic_top
ctrl_arb_prio11_mask
All
cr_clic_top
ctrl_arb_prio12_mask
All
cr_clic_top
ctrl_arb_prio13_mask
All
cr_clic_top
ctrl_arb_prio14_mask
All
cr_clic_top
ctrl_arb_prio15_mask
All
cr_clic_top
ctrl_arb_prio1_mask
All
cr_clic_top
ctrl_arb_prio2_mask
All
cr_clic_top
ctrl_arb_prio3_mask
All
cr_clic_top
ctrl_arb_prio4_mask
All
cr_clic_top
ctrl_arb_prio5_mask
All
cr_clic_top
ctrl_arb_prio6_mask
All
cr_clic_top
ctrl_arb_prio7_mask
All
cr_clic_top
ctrl_arb_prio8_mask
All
cr_clic_top
ctrl_arb_prio9_mask
All
cr_clic_top
ctrl_xx_cliccfg_updt_val
All
cr_clic_top
ctrl_xx_cliccfg_updt_vld
Scal
cr_clic_top
ctrl_xx_clicth_updt_val
All
cr_clic_top
ctrl_xx_clicth_updt_vld
Scal
cr_clic_top
ctrl_xx_clicthcfg_hi_updt_vld
Scal
cr_clic_top
ctrl_xx_clicthcfg_lo_updt_vld
Scal
cr_clic_top
ctrl_xx_clicthcfg_updt_val
All
cr_clic_top
ctrl_xx_clicthcfg_updt_vld
Scal
cr_clic_top
ctrl_xx_int_req
All
cr_clic_top
ctrl_xx_intcfg_updt_val
All
cr_clic_top
ctrl_xx_intcfg_updt_vld
All
cr_clic_top
ctrl_xx_intie_updt_val
All
cr_clic_top
ctrl_xx_intie_updt_vld
All
cr_clic_top
ctrl_xx_intip_sw_clear_pending
All
cr_clic_top
ctrl_xx_intip_sw_set_pending
All
cr_clic_top
ctrl_xx_intip_updt_vld
All
cr_clic_top
ctrl_xx_intsec_updt_val
All
cr_clic_top
ctrl_xx_prot_sec
All
cr_clic_top
intcfg_read_data_0
All
cr_clic_top
intcfg_read_data_1
All
cr_clic_top
intcfg_read_data_10
All
cr_clic_top
intcfg_read_data_11
All
cr_clic_top
intcfg_read_data_12
All
cr_clic_top
intcfg_read_data_13
All
cr_clic_top
intcfg_read_data_14
All
cr_clic_top
intcfg_read_data_15
All
cr_clic_top
intcfg_read_data_2
All
cr_clic_top
intcfg_read_data_3
All
cr_clic_top
intcfg_read_data_4
All
cr_clic_top
intcfg_read_data_5
All
cr_clic_top
intcfg_read_data_6
All
cr_clic_top
intcfg_read_data_7
All
cr_clic_top
intcfg_read_data_8
All
cr_clic_top
intcfg_read_data_9
All
cr_clic_top
intie_read_data_0
All
cr_clic_top
intie_read_data_1
All
cr_clic_top
intie_read_data_10
All
cr_clic_top
intie_read_data_11
All
cr_clic_top
intie_read_data_12
All
cr_clic_top
intie_read_data_13
All
cr_clic_top
intie_read_data_14
All
cr_clic_top
intie_read_data_15
All
cr_clic_top
intie_read_data_2
All
cr_clic_top
intie_read_data_3
All
cr_clic_top
intie_read_data_4
All
cr_clic_top
intie_read_data_5
All
cr_clic_top
intie_read_data_6
All
cr_clic_top
intie_read_data_7
All
cr_clic_top
intie_read_data_8
All
cr_clic_top
intie_read_data_9
All
cr_clic_top
intip_read_data_0
All
cr_clic_top
intip_read_data_1
All
cr_clic_top
intip_read_data_10
All
cr_clic_top
intip_read_data_11
All
cr_clic_top
intip_read_data_12
All
cr_clic_top
intip_read_data_13
All
cr_clic_top
intip_read_data_14
All
cr_clic_top
intip_read_data_15
All
cr_clic_top
intip_read_data_2
All
cr_clic_top
intip_read_data_3
All
cr_clic_top
intip_read_data_4
All
cr_clic_top
intip_read_data_5
All
cr_clic_top
intip_read_data_6
All
cr_clic_top
intip_read_data_7
All
cr_clic_top
intip_read_data_8
All
cr_clic_top
intip_read_data_9
All
cr_clic_top
kid_arb_int_req
Scal
cr_clic_top
kid_arb_int_sec
Scal
cr_clic_top
kid_arb_pending_dummy_en
Scal
cr_clic_top
kid_arb_pending_en
All
cr_clic_top
kid_arb_prio0_mask
Scal
cr_clic_top
kid_arb_prio10_mask
Scal
cr_clic_top
kid_arb_prio11_mask
Scal
cr_clic_top
kid_arb_prio12_mask
Scal
cr_clic_top
kid_arb_prio13_mask
Scal
cr_clic_top
kid_arb_prio14_mask
Scal
cr_clic_top
kid_arb_prio15_mask
Scal
cr_clic_top
kid_arb_prio1_mask
Scal
cr_clic_top
kid_arb_prio2_mask
Scal
cr_clic_top
kid_arb_prio3_mask
Scal
cr_clic_top
kid_arb_prio4_mask
Scal
cr_clic_top
kid_arb_prio5_mask
Scal
cr_clic_top
kid_arb_prio6_mask
Scal
cr_clic_top
kid_arb_prio7_mask
Scal
cr_clic_top
kid_arb_prio8_mask
Scal
cr_clic_top
kid_arb_prio9_mask
Scal
cr_clic_top
kid_arb_sample_en
All
cr_clic_top
kid_arb_sample_en0
Scal
cr_clic_top
kid_xx_ie
00000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
cr_clic_top
kid_xx_ie0
All
cr_clic_top
kid_xx_intcfg
00000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
cr_clic_top
kid_xx_intcfg0
All
cr_clic_top
kid_xx_ip
00000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
cr_clic_top
kid_xx_ip0
All
cr_clic_top
m_th_clr_clk_en
Scal
cr_clic_top
out_clk
Scal
cr_clic_top
pending_cpuclk
Scal
cr_clic_top
pri_cpuclk
Scal
cr_clic_top
regs_cpuclk
Scal
cr_clic_top
sample_cpuclk
Scal
cr_core
cp0_ifu_in_lpmd
Scal
cr_core
cp0_ifu_lpmd_req
Scal
cr_core
cp0_iu_data
All
cr_core
cp0_iu_data_vld
Scal
cr_core
cp0_iu_dbg_disable_for_tee
Scal
cr_core
cp0_iu_epc_for_chgflw
All
cr_core
cp0_iu_expt_vec
All
cr_core
cp0_iu_expt_vld
Scal
cr_core
cp0_iu_flush
Scal
cr_core
cp0_iu_flush_chgflw_vld
Scal
cr_core
cp0_iu_il
All
cr_core
cp0_iu_meie
Scal
cr_core
cp0_iu_mie_for_int
Scal
cr_core
cp0_iu_req
Scal
cr_core
cp0_iu_rte_chgflw_vld
Scal
cr_core
cp0_iu_rte_chgflw_vld_for_data
Scal
cr_core
cp0_iu_stall
Scal
cr_core
cp0_iu_vbr
All
cr_core
cp0_iu_vec_mode
All
cr_core
cp0_vector_vec_err_vbr
All
cr_core
cp0_yy_be_v1
Scal
cr_core
cp0_yy_priv_mode
All
cr_core
ifu_cp0_lpmd_ack
Scal
cr_core
ifu_iu_ex_expt_cur
Scal
cr_core
ifu_iu_ex_expt_vld
Scal
cr_core
ifu_iu_ex_inst
All
cr_core
ifu_iu_ex_inst_bkpt
Scal
cr_core
ifu_iu_ex_inst_dbg_disable
Scal
cr_core
ifu_iu_ex_inst_vld
Scal
cr_core
ifu_iu_ex_int_spcu_mask
Scal
cr_core
ifu_iu_ex_int_spcu_vld
Scal
cr_core
ifu_iu_ex_ni
Scal
cr_core
ifu_iu_ex_prvlg_expt_vld
Scal
cr_core
ifu_iu_ex_rand_vld
Scal
cr_core
ifu_iu_ex_sp_oper
Scal
cr_core
ifu_iu_ibus_idle
Scal
cr_core
ifu_iu_inst_bkpt_dbg_occur_vld
Scal
cr_core
ifu_iu_inst_bkpt_dbgexp_occur_vld
Scal
cr_core
ifu_iu_inst_buf_inst_dbg_disable
Scal
cr_core
ifu_iu_inst_buf_inst_vld
Scal
cr_core
ifu_iu_spcu_retire_mask
Scal
cr_core
ifu_iu_vector_ibus_in_idle
Scal
cr_core
ifu_iu_xx_ibus_data
All
cr_core
iu_cp0_ecall
Scal
cr_core
iu_cp0_epc
All
cr_core
iu_cp0_epc_update
Scal
cr_core
iu_cp0_ex_csrrc
Scal
cr_core
iu_cp0_ex_csrrci
Scal
cr_core
iu_cp0_ex_csrrs
Scal
cr_core
iu_cp0_ex_csrrsi
Scal
cr_core
iu_cp0_ex_csrrw
Scal
cr_core
iu_cp0_ex_csrrwi
Scal
cr_core
iu_cp0_ex_data_sel
Scal
cr_core
iu_cp0_ex_func3
All
cr_core
iu_cp0_ex_mret
Scal
cr_core
iu_cp0_ex_rd_reg
All
cr_core
iu_cp0_ex_rs1_reg
All
cr_core
iu_cp0_ex_sel
Scal
cr_core
iu_cp0_ex_wfi
Scal
cr_core
iu_cp0_expt_tval
All
cr_core
iu_cp0_expt_vld
Scal
cr_core
iu_cp0_imm
All
cr_core
iu_cp0_int_vld
Scal
cr_core
iu_cp0_lp_wk_int
Scal
cr_core
iu_cp0_mtval_updt_vld
Scal
cr_core
iu_cp0_nt_int_pending_vld
Scal
cr_core
iu_cp0_oper_mux_en
Scal
cr_core
iu_cp0_rs1
All
cr_core
iu_cp0_syc_rst_b
Scal
cr_core
iu_ifu_addr
All
cr_core
iu_ifu_data_fetch
Scal
cr_core
iu_ifu_data_fetch_for_data
Scal
cr_core
iu_ifu_ex_stall
Scal
cr_core
iu_ifu_ex_stall_noinput
Scal
cr_core
iu_ifu_ex_vld
Scal
cr_core
iu_ifu_inst_fetch
Scal
cr_core
iu_ifu_inst_fetch_for_data
Scal
cr_core
iu_ifu_inst_fetch_mask
Scal
cr_core
iu_ifu_inst_fetch_without_dbg_disable
Scal
cr_core
iu_ifu_kill_inst
Scal
cr_core
iu_ifu_lsu_inst
Scal
cr_core
iu_ifu_security_violation
Scal
cr_core
iu_ifu_wb_ldst
Scal
cr_core
iu_ifu_wb_stall
Scal
cr_core
iu_lsu_base
All
cr_core
iu_lsu_cmp
Scal
cr_core
iu_lsu_data
All
cr_core
iu_lsu_ex_byte
Scal
cr_core
iu_lsu_ex_data_sel
Scal
cr_core
iu_lsu_ex_half
Scal
cr_core
iu_lsu_ex_sel
Scal
cr_core
iu_lsu_ex_store
Scal
cr_core
iu_lsu_ex_uns
Scal
cr_core
iu_lsu_imm_data
All
cr_core
iu_lsu_imm_sel
Scal
cr_core
iu_lsu_imm_write_en
Scal
cr_core
iu_lsu_offset
All
cr_core
iu_lsu_oper_mux_en
Scal
cr_core
iu_lsu_pc
All
cr_core
iu_lsu_pc_sel
Scal
cr_core
iu_lsu_rs1_sel
Scal
cr_core
iu_lsu_rs2
All
cr_core
iu_lsu_stall_without_hready
Scal
cr_core
iu_lsu_wb_ldst
Scal
cr_core
iu_lsu_wb_load
Scal
cr_core
iu_lsu_wb_store
Scal
cr_core
iu_yy_xx_expt_vec
All
cr_core
iu_yy_xx_flush
Scal
cr_core
iu_yy_xx_int_hv
Scal
cr_core
iu_yy_xx_int_il
All
cr_core
iu_yy_xx_int_pending_hv
Scal
cr_core
iu_yy_xx_int_pending_id
All
cr_core
iu_yy_xx_int_pending_il
All
cr_core
iu_yy_xx_int_pending_priv
All
cr_core
lsu_iu_addr
All
cr_core
lsu_iu_addr_vld
Scal
cr_core
lsu_iu_alu_sel
Scal
cr_core
lsu_iu_branch_cout
Scal
cr_core
lsu_iu_branch_rst
All
cr_core
lsu_iu_data
All
cr_core
lsu_iu_data_vld
Scal
cr_core
lsu_iu_expt_vec
All
cr_core
lsu_iu_expt_vld
Scal
cr_core
lsu_iu_fast_retire
Scal
cr_core
lsu_iu_mad_buf
All
cr_core
lsu_iu_req
Scal
cr_core
lsu_iu_stall
Scal
cr_core
lsu_iu_stall_noinput
Scal
cr_core
lsu_iu_store
Scal
cr_core
lsu_iu_wb_acc_err
Scal
cr_core
lsu_iu_wb_bstack_chk_fail
Scal
cr_core
lsu_iu_wb_cmplt
Scal
cr_core
lsu_iu_wb_data_vld
Scal
cr_core
lsu_iu_wb_load_data
All
cr_core
lsu_iu_wfd
Scal
cr_core
split_ifctrl_hs_stall
Scal
cr_core
split_ifctrl_hs_stall_part
Scal
cr_core
vector_cp0_vec_err
Scal
cr_core
vector_cp0_vec_err_epc
All
cr_core
vector_cp0_vec_succeed
Scal
cr_core_top
biu_bmu_dbus_acc_err
Scal
cr_core_top
biu_bmu_dbus_data
All
cr_core_top
biu_bmu_dbus_data_vld
Scal
cr_core_top
biu_bmu_dbus_grnt
Scal
cr_core_top
biu_bmu_dbus_trans_cmplt
Scal
cr_core_top
biu_bmu_ibus_acc_err
Scal
cr_core_top
biu_bmu_ibus_data
All
cr_core_top
biu_bmu_ibus_data_vld
Scal
cr_core_top
biu_bmu_ibus_grnt
Scal
cr_core_top
biu_bmu_ibus_trans_cmplt
Scal
cr_core_top
bmu_biu_dbus_acc_deny
Scal
cr_core_top
bmu_biu_dbus_addr
All
cr_core_top
bmu_biu_dbus_chk_fail
Scal
cr_core_top
bmu_biu_dbus_prot
All
cr_core_top
bmu_biu_dbus_req
Scal
cr_core_top
bmu_biu_dbus_req_without_cmplt
Scal
cr_core_top
bmu_biu_dbus_size
All
cr_core_top
bmu_biu_dbus_wdata
All
cr_core_top
bmu_biu_dbus_write
Scal
cr_core_top
bmu_biu_ibus_acc_deny
Scal
cr_core_top
bmu_biu_ibus_addr
All
cr_core_top
bmu_biu_ibus_hit
Scal
cr_core_top
bmu_biu_ibus_prot
All
cr_core_top
bmu_biu_ibus_req
Scal
cr_core_top
bmu_biu_ibus_req_no_hit
Scal
cr_core_top
bmu_biu_ibus_size
All
cr_core_top
bmu_biu_ibus_vec_redirect
Scal
cr_core_top
bmu_iahbl_dbus_acc_deny
Scal
cr_core_top
bmu_iahbl_dbus_addr
All
cr_core_top
bmu_iahbl_dbus_chk_fail
Scal
cr_core_top
bmu_iahbl_dbus_prot
All
cr_core_top
bmu_iahbl_dbus_req
Scal
cr_core_top
bmu_iahbl_dbus_req_without_cmplt
Scal
cr_core_top
bmu_iahbl_dbus_size
All
cr_core_top
bmu_iahbl_dbus_wdata
All
cr_core_top
bmu_iahbl_dbus_write
Scal
cr_core_top
bmu_iahbl_ibus_acc_deny
Scal
cr_core_top
bmu_iahbl_ibus_addr
All
cr_core_top
bmu_iahbl_ibus_hit
Scal
cr_core_top
bmu_iahbl_ibus_prot
All
cr_core_top
bmu_iahbl_ibus_req
Scal
cr_core_top
bmu_iahbl_ibus_req_no_hit
Scal
cr_core_top
bmu_iahbl_ibus_size
All
cr_core_top
bmu_iahbl_ibus_vec_redirect
Scal
cr_core_top
bmu_lsu_acc_err
Scal
cr_core_top
bmu_lsu_bstack_chk_fail
Scal
cr_core_top
bmu_lsu_data
All
cr_core_top
bmu_lsu_data_vld
Scal
cr_core_top
bmu_lsu_grnt
Scal
cr_core_top
bmu_lsu_trans_cmplt
Scal
cr_core_top
bmu_xx_ibus_acc_err
Scal
cr_core_top
bmu_xx_ibus_data
All
cr_core_top
bmu_xx_ibus_data_vld
Scal
cr_core_top
bmu_xx_ibus_grnt
Scal
cr_core_top
bmu_xx_ibus_trans_cmplt
Scal
cr_core_top
cache_cp0_lpmd_ack
Scal
cr_core_top
cp0_cache_lpmd_req
Scal
cr_core_top
cp0_sysio_ipend_b
Scal
cr_core_top
cp0_sysio_lpmd_b
All
cr_core_top
cp0_yy_clk_en
Scal
cr_core_top
cp0_yy_machine_mode_aft_dbg
Scal
cr_core_top
dahblif_other_mask
Scal
cr_core_top
iahbl_bmu_dbus_acc_err
Scal
cr_core_top
iahbl_bmu_dbus_data
All
cr_core_top
iahbl_bmu_dbus_data_vld
Scal
cr_core_top
iahbl_bmu_dbus_grnt
Scal
cr_core_top
iahbl_bmu_dbus_trans_cmplt
Scal
cr_core_top
iahbl_bmu_ibus_acc_err
Scal
cr_core_top
iahbl_bmu_ibus_data
All
cr_core_top
iahbl_bmu_ibus_data_vld
Scal
cr_core_top
iahbl_bmu_ibus_grnt
Scal
cr_core_top
iahbl_bmu_ibus_trans_cmplt
Scal
cr_core_top
iahblif_other_mask
Scal
cr_core_top
ibus_idle
Scal
cr_core_top
ifu_bmu_addr
All
cr_core_top
ifu_bmu_idle
Scal
cr_core_top
ifu_bmu_prot
All
cr_core_top
ifu_bmu_req
Scal
cr_core_top
ifu_bmu_wfd1
Scal
cr_core_top
iu_bmu_vec_redirect
Scal
cr_core_top
iu_sys_lp_wk_int
Scal
cr_core_top
iu_sysyio_soft_rst
Scal
cr_core_top
lsu_bmu_addr
All
cr_core_top
lsu_bmu_addr_check_fail
Scal
cr_core_top
lsu_bmu_idle
Scal
cr_core_top
lsu_bmu_prot
All
cr_core_top
lsu_bmu_req
Scal
cr_core_top
lsu_bmu_req_without_cmplt
Scal
cr_core_top
lsu_bmu_sg_chk_fail
Scal
cr_core_top
lsu_bmu_size
All
cr_core_top
lsu_bmu_store_error
Scal
cr_core_top
lsu_bmu_wdata
All
cr_core_top
lsu_bmu_wfd1
Scal
cr_core_top
lsu_bmu_write
Scal
cr_core_top
pad_cpu_halt_ff2
Scal
cr_core_top
sahblif_iahblif_mask
Scal
cr_core_top
sbus_idle
Scal
cr_core_top
sysio_cp0_bigend
Scal
cr_core_top
sysio_cp0_clkratio
All
cr_core_top
sysio_cp0_endian_v2
Scal
cr_core_top
sysio_cp0_sys_view_lpmd_b
All
cr_cp0_top
inst_lpmd
Scal
cr_cp0_top
iui_lpmd_inst_lpmd_for_data
Scal
cr_cp0_top
iui_oreg_csr_acc
Scal
cr_cp0_top
iui_oreg_expt
Scal
cr_cp0_top
iui_oreg_imm
All
cr_cp0_top
iui_oreg_inst_csr
Scal
cr_cp0_top
iui_oreg_inst_mret
Scal
cr_cp0_top
iui_oreg_rd_x0
Scal
cr_cp0_top
iui_oreg_rs1
All
cr_cp0_top
iui_oreg_rs1_x0
Scal
cr_cp0_top
iui_oreg_tval
All
cr_cp0_top
lpmd_iui_stall
Scal
cr_cp0_top
lpmd_sm_clk
Scal
cr_cp0_top
lpmd_sm_clk_en
Scal
cr_cp0_top
marchid_value
All
cr_cp0_top
mcause_value
All
cr_cp0_top
mcpuid_value
All
cr_cp0_top
mcycle_value
All
cr_cp0_top
mcycleh_value
All
cr_cp0_top
mepc_value
All
cr_cp0_top
mhartid_value
All
cr_cp0_top
mie_value
All
cr_cp0_top
mimpid_value
All
cr_cp0_top
minstret_value
All
cr_cp0_top
minstreth_value
All
cr_cp0_top
mintstatus_value
All
cr_cp0_top
mip_value
All
cr_cp0_top
misa_value
All
cr_cp0_top
mnxti_value
All
cr_cp0_top
mnxti_vld_int_pending
Scal
cr_cp0_top
mscratch_value
All
cr_cp0_top
mstatus_value
All
cr_cp0_top
mtval_value
All
cr_cp0_top
mtvec_value
All
cr_cp0_top
mtvt_value
All
cr_cp0_top
mvendorid_value
All
cr_cp0_top
oreg_clk
Scal
cr_cp0_top
oreg_clk_en
Scal
cr_cp0_top
oreg_iui_priv_mode
All
cr_cp0_top
oreg_iui_wr_rdonly
Scal
cr_cp0_top
oreg_status_mode
All
cr_cp0_top
randclk_psr_mod_en_w13
Scal
cr_cp0_top
status_oreg_intr
Scal
cr_cp0_top
status_oreg_mpil
All
cr_cp0_top
status_oreg_mxstatus_t
Scal
cr_cp0_top
status_oreg_vector
All
cr_had_top
A110
Scal
cr_had_top
A111
Scal
cr_had_top
A112
Scal
cr_had_top
A113
Scal
cr_had_top
A114
Scal
cr_had_top
A117
Scal
cr_had_top
A118
Scal
cr_had_top
A119
Scal
cr_had_top
A11a
Scal
cr_had_top
A11b
All
cr_had_top
A11c
Scal
cr_had_top
A13c
Scal
cr_had_top
A13d
Scal
cr_had_top
A13e
All
cr_had_top
A144
Scal
cr_had_top
A145
All
cr_had_top
A146
All
cr_had_top
A147
All
cr_had_top
A148
All
cr_had_top
A149
Scal
cr_had_top
A14a
Scal
cr_had_top
A14b
Scal
cr_had_top
A14c
Scal
cr_had_top
A14d
Scal
cr_had_top
A14e
Scal
cr_had_top
A14f
Scal
cr_had_top
A150
All
cr_had_top
A151
Scal
cr_had_top
A152
All
cr_had_top
A153
Scal
cr_had_top
A161
Scal
cr_had_top
A162
Scal
cr_had_top
A1853f
Scal
cr_had_top
A1854e
Scal
cr_had_top
A18550
Scal
cr_had_top
A18551
Scal
cr_had_top
A18552
Scal
cr_had_top
A18553
All
cr_had_top
A18554
Scal
cr_had_top
A18555
Scal
cr_had_top
A18556
Scal
cr_had_top
A18557
All
cr_had_top
A18558
All
cr_had_top
A18559
All
cr_had_top
A1855a
All
cr_had_top
A1855b
All
cr_had_top
A1855c
Scal
cr_had_top
A1855d
Scal
cr_had_top
A1855e
Scal
cr_had_top
A18563
Scal
cr_had_top
A18564
Scal
cr_had_top
A18565
Scal
cr_had_top
A18586
Scal
cr_had_top
A18587
Scal
cr_had_top
A18588
Scal
cr_had_top
A18589
Scal
cr_had_top
A1858a
Scal
cr_had_top
A1858d
Scal
cr_had_top
A1858e
Scal
cr_had_top
A1858f
Scal
cr_had_top
A18590
Scal
cr_had_top
A18591
Scal
cr_iahbl_top
ahbl_clk_en
Scal
cr_iahbl_top
ahbl_gated_clk
Scal
cr_iahbl_top
ahblif_busy
Scal
cr_iahbl_top
ahblif_power_mask
Scal
cr_iahbl_top
cpu_acc_err
Scal
cr_iahbl_top
cpu_addr
All
cr_iahbl_top
cpu_data_vld
Scal
cr_iahbl_top
cpu_prot
All
cr_iahbl_top
cpu_rdata
All
cr_iahbl_top
cpu_req
Scal
cr_iahbl_top
cpu_req_for_grnt
Scal
cr_iahbl_top
cpu_req_for_peak_power
Scal
cr_iahbl_top
cpu_req_grnt
Scal
cr_iahbl_top
cpu_req_power_masked
Scal
cr_iahbl_top
cpu_sec
Scal
cr_iahbl_top
cpu_size
All
cr_iahbl_top
cpu_trans_cmplt
Scal
cr_iahbl_top
cpu_vec_redirect
Scal
cr_iahbl_top
cpu_wdata
All
cr_iahbl_top
cpu_wdata_sel
Scal
cr_iahbl_top
cpu_wr_data
All
cr_iahbl_top
cpu_write
Scal
cr_iahbl_top
ibus_not_granted
Scal
cr_ifu_ibuf
entry0_acc_err
Scal
cr_ifu_ibuf
entry0_create0_en
Scal
cr_ifu_ibuf
entry0_create1_en
Scal
cr_ifu_ibuf
entry0_inst
All
cr_ifu_ibuf
entry0_part_flush
Scal
cr_ifu_ibuf
entry0_randclk_data_mod_en_w16
Scal
cr_ifu_ibuf
entry0_retire0_en
Scal
cr_ifu_ibuf
entry0_retire1_en
Scal
cr_ifu_ibuf
entry0_vld
Scal
cr_ifu_ibuf
entry1_acc_err
Scal
cr_ifu_ibuf
entry1_create0_en
Scal
cr_ifu_ibuf
entry1_create1_en
Scal
cr_ifu_ibuf
entry1_inst
All
cr_ifu_ibuf
entry1_part_flush
Scal
cr_ifu_ibuf
entry1_randclk_data_mod_en_w16
Scal
cr_ifu_ibuf
entry1_retire0_en
Scal
cr_ifu_ibuf
entry1_retire1_en
Scal
cr_ifu_ibuf
entry1_vld
Scal
cr_ifu_ibuf
entry2_acc_err
Scal
cr_ifu_ibuf
entry2_create0_en
Scal
cr_ifu_ibuf
entry2_create1_en
Scal
cr_ifu_ibuf
entry2_inst
All
cr_ifu_ibuf
entry2_part_flush
Scal
cr_ifu_ibuf
entry2_randclk_data_mod_en_w16
Scal
cr_ifu_ibuf
entry2_retire0_en
Scal
cr_ifu_ibuf
entry2_retire1_en
Scal
cr_ifu_ibuf
entry2_vld
Scal
cr_ifu_ibuf
entry3_acc_err
Scal
cr_ifu_ibuf
entry3_create0_en
Scal
cr_ifu_ibuf
entry3_create1_en
Scal
cr_ifu_ibuf
entry3_inst
All
cr_ifu_ibuf
entry3_part_flush
Scal
cr_ifu_ibuf
entry3_randclk_data_mod_en_w16
Scal
cr_ifu_ibuf
entry3_retire0_en
Scal
cr_ifu_ibuf
entry3_retire1_en
Scal
cr_ifu_ibuf
entry3_vld
Scal
cr_ifu_ibuf
entry4_acc_err
Scal
cr_ifu_ibuf
entry4_create0_en
Scal
cr_ifu_ibuf
entry4_create1_en
Scal
cr_ifu_ibuf
entry4_inst
All
cr_ifu_ibuf
entry4_part_flush
Scal
cr_ifu_ibuf
entry4_randclk_data_mod_en_w16
Scal
cr_ifu_ibuf
entry4_retire0_en
Scal
cr_ifu_ibuf
entry4_retire1_en
Scal
cr_ifu_ibuf
entry4_vld
Scal
cr_ifu_ibuf
entry5_acc_err
Scal
cr_ifu_ibuf
entry5_create0_en
Scal
cr_ifu_ibuf
entry5_create1_en
Scal
cr_ifu_ibuf
entry5_inst
All
cr_ifu_ibuf
entry5_part_flush
Scal
cr_ifu_ibuf
entry5_randclk_data_mod_en_w16
Scal
cr_ifu_ibuf
entry5_retire0_en
Scal
cr_ifu_ibuf
entry5_retire1_en
Scal
cr_ifu_ibuf
entry5_vld
Scal
cr_ifu_ibuf
ibuf_flush
Scal
cr_ifu_ibuf
ibuf_no_inst_during_pipe_down
Scal
cr_ifu_top
forever_cpuclk_gated_ifu
Scal
cr_ifu_top
ibuf_ibusif_inst_fetch
Scal
cr_ifu_top
ibuf_ifctrl_inst32_low
Scal
cr_ifu_top
ibuf_ifctrl_inst_vld
Scal
cr_ifu_top
ibuf_ifctrl_pop0_mad32_low
Scal
cr_ifu_top
ibuf_ifdp_inst_dbg_disable
Scal
cr_ifu_top
ibuf_top_clk_en
Scal
cr_ifu_top
ibuf_xx_empty
Scal
cr_ifu_top
ibusif_ibuf_no_trans
Scal
cr_ifu_top
ibusif_ifctrl_inst_mad32_high
Scal
cr_ifu_top
ibusif_ifctrl_inst_no_bypass
Scal
cr_ifu_top
ibusif_top_clk_en
Scal
cr_ifu_top
ibusif_xx_16bit_inst
Scal
cr_ifu_top
ibusif_xx_acc_err
Scal
cr_ifu_top
ibusif_xx_data
All
cr_ifu_top
ibusif_xx_ibus_idle
Scal
cr_ifu_top
ibusif_xx_trans_cmplt
Scal
cr_ifu_top
ibusif_xx_unalign_fetch
Scal
cr_ifu_top
ifctrl_ibuf_bypass_vld
Scal
cr_ifu_top
ifctrl_ibuf_inst_pipe_down
Scal
cr_ifu_top
ifctrl_ibuf_pop_en
Scal
cr_ifu_top
ifctrl_xx_ifcancel
Scal
cr_ifu_top
ifu_misc_clk
Scal
cr_ifu_top
randclk_ibuf_entry_data_mod_en_w16
All
cr_ifu_top
randclk_ibuf_pop_mod_en_w3
Scal
cr_ifu_top
randclk_ibuf_push_mod_en_w3
Scal
cr_iu_oper
oper_rs1_gpr_data
All
cr_iu_oper
oper_rs2_gpr_data
All
cr_iu_oper_gpr
machine_2_randclk_reg_mod_en_w32
Scal
cr_iu_oper_gpr
machine_2_reg_dout
All
cr_iu_oper_gpr
machine_2_write_en
Scal
cr_iu_oper_gpr
user_10_randclk_reg_mod_en_w32
Scal
cr_iu_oper_gpr
user_10_reg_dout
All
cr_iu_oper_gpr
user_10_write_en
Scal
cr_iu_oper_gpr
user_11_randclk_reg_mod_en_w32
Scal
cr_iu_oper_gpr
user_11_reg_dout
All
cr_iu_oper_gpr
user_11_write_en
Scal
cr_iu_oper_gpr
user_12_randclk_reg_mod_en_w32
Scal
cr_iu_oper_gpr
user_12_reg_dout
All
cr_iu_oper_gpr
user_12_write_en
Scal
cr_iu_oper_gpr
user_13_randclk_reg_mod_en_w32
Scal
cr_iu_oper_gpr
user_13_reg_dout
All
cr_iu_oper_gpr
user_13_write_en
Scal
cr_iu_oper_gpr
user_14_randclk_reg_mod_en_w32
Scal
cr_iu_oper_gpr
user_14_reg_dout
All
cr_iu_oper_gpr
user_14_write_en
Scal
cr_iu_oper_gpr
user_15_randclk_reg_mod_en_w32
Scal
cr_iu_oper_gpr
user_15_reg_dout
All
cr_iu_oper_gpr
user_15_write_en
Scal
cr_iu_oper_gpr
user_1_randclk_reg_mod_en_w32
Scal
cr_iu_oper_gpr
user_1_reg_dout
All
cr_iu_oper_gpr
user_1_write_en
Scal
cr_iu_oper_gpr
user_3_randclk_reg_mod_en_w32
Scal
cr_iu_oper_gpr
user_3_reg_dout
All
cr_iu_oper_gpr
user_3_write_en
Scal
cr_iu_oper_gpr
user_4_randclk_reg_mod_en_w32
Scal
cr_iu_oper_gpr
user_4_reg_dout
All
cr_iu_oper_gpr
user_4_write_en
Scal
cr_iu_oper_gpr
user_5_randclk_reg_mod_en_w32
Scal
cr_iu_oper_gpr
user_5_reg_dout
All
cr_iu_oper_gpr
user_5_write_en
Scal
cr_iu_oper_gpr
user_6_randclk_reg_mod_en_w32
Scal
cr_iu_oper_gpr
user_6_reg_dout
All
cr_iu_oper_gpr
user_6_write_en
Scal
cr_iu_oper_gpr
user_7_randclk_reg_mod_en_w32
Scal
cr_iu_oper_gpr
user_7_reg_dout
All
cr_iu_oper_gpr
user_7_write_en
Scal
cr_iu_oper_gpr
user_8_randclk_reg_mod_en_w32
Scal
cr_iu_oper_gpr
user_8_reg_dout
All
cr_iu_oper_gpr
user_8_write_en
Scal
cr_iu_oper_gpr
user_9_randclk_reg_mod_en_w32
Scal
cr_iu_oper_gpr
user_9_reg_dout
All
cr_iu_oper_gpr
user_9_write_en
Scal
cr_iu_oper_gpr
write_data
All
cr_iu_oper_gpr
write_data_for_sp
All
cr_iu_top
alu_mad_adder_of
Scal
cr_iu_top
alu_mad_adder_rst
All
cr_iu_top
alu_mad_rst_cout
Scal
cr_iu_top
alu_rbus_data
All
cr_iu_top
alu_rbus_data_vld
Scal
cr_iu_top
alu_rbus_req
Scal
cr_iu_top
branch_alu_adder_cmp
Scal
cr_iu_top
branch_alu_adder_sel
Scal
cr_iu_top
branch_alu_logic_nz
Scal
cr_iu_top
branch_alu_logic_sel
Scal
cr_iu_top
branch_alu_pc_sel
Scal
cr_iu_top
branch_ctrl_stall
Scal
cr_iu_top
branch_pcgen_add_pc
All
cr_iu_top
branch_pcgen_br_chgflw_vld
Scal
cr_iu_top
branch_pcgen_br_chgflw_vld_for_data
Scal
cr_iu_top
branch_pcgen_br_pc_chgflw_vld
Scal
cr_iu_top
branch_pcgen_branch_chgflw_vld_for_data
Scal
cr_iu_top
branch_pcgen_jmp_chgflw_vld_for_data
Scal
cr_iu_top
branch_pcgen_reg_pc
All
cr_iu_top
branch_rbus_data
All
cr_iu_top
branch_rbus_data_vld
Scal
cr_iu_top
branch_rbus_req
Scal
cr_iu_top
branch_wb_cmp
Scal
cr_iu_top
branch_wb_jmp_reg
Scal
cr_iu_top
ctrl_alu_ex_data_sel
Scal
cr_iu_top
ctrl_alu_ex_sel
Scal
cr_iu_top
ctrl_alu_mad_oper_mux_en
Scal
cr_iu_top
ctrl_alu_oper_mux_en
Scal
cr_iu_top
ctrl_branch_ex_data_sel
Scal
cr_iu_top
ctrl_branch_ex_sel
Scal
cr_iu_top
ctrl_cp0_ex_data_sel
Scal
cr_iu_top
ctrl_lsu_ex_data_sel
Scal
cr_iu_top
ctrl_mad_ex_data_sel
Scal
cr_iu_top
ctrl_mad_ex_sel
Scal
cr_iu_top
ctrl_mad_oper_mux_en
Scal
cr_iu_top
ctrl_oper_lsu_data_sel
Scal
cr_iu_top
ctrl_retire_ni_vld
Scal
cr_iu_top
ctrl_special_ex_data_sel
Scal
cr_iu_top
ctrl_special_ex_sel
Scal
cr_iu_top
ctrl_special_expt_vec
All
cr_iu_top
ctrl_special_expt_vld
Scal
cr_iu_top
ctrl_xx_sp_adjust
Scal
cr_iu_top
decd_alu_dst_vld
Scal
cr_iu_top
decd_alu_func
All
cr_iu_top
decd_alu_rs2_imm_vld
Scal
cr_iu_top
decd_alu_sub_func
All
cr_iu_top
decd_branch_auipc
Scal
cr_iu_top
decd_branch_beq
Scal
cr_iu_top
decd_branch_bge
Scal
cr_iu_top
decd_branch_bgeu
Scal
cr_iu_top
decd_branch_blt
Scal
cr_iu_top
decd_branch_bltu
Scal
cr_iu_top
decd_branch_bne
Scal
cr_iu_top
decd_branch_cbeqz
Scal
cr_iu_top
decd_branch_cbnez
Scal
cr_iu_top
decd_branch_cj
Scal
cr_iu_top
decd_branch_cjal
Scal
cr_iu_top
decd_branch_cjalr
Scal
cr_iu_top
decd_branch_cjr
Scal
cr_iu_top
decd_branch_jal
Scal
cr_iu_top
decd_branch_jalr
Scal
cr_iu_top
decd_ctrl_alu_sel
Scal
cr_iu_top
decd_ctrl_branch_sel
Scal
cr_iu_top
decd_ctrl_cp0_sel
Scal
cr_iu_top
decd_ctrl_expt_bkpt
Scal
cr_iu_top
decd_ctrl_expt_ecall
Scal
cr_iu_top
decd_ctrl_expt_inv
Scal
cr_iu_top
decd_ctrl_expt_wsc
Scal
cr_iu_top
decd_ctrl_lsu_sel
Scal
cr_iu_top
decd_ctrl_mad_sel
Scal
cr_iu_top
decd_mad_inst_div
Scal
cr_iu_top
decd_mad_inst_divu
Scal
cr_iu_top
decd_mad_inst_mul
Scal
cr_iu_top
decd_mad_inst_mulh
Scal
cr_iu_top
decd_mad_inst_mulhsu
Scal
cr_iu_top
decd_mad_inst_mulhu
Scal
cr_iu_top
decd_mad_inst_rem
Scal
cr_iu_top
decd_mad_inst_remu
Scal
cr_iu_top
decd_oper_alu_imm
All
cr_iu_top
decd_oper_branch_imm
All
cr_iu_top
decd_oper_cp0_imm
All
cr_iu_top
decd_oper_lsu_imm
All
cr_iu_top
decd_retire_cp0_inst
Scal
cr_iu_top
decd_retire_inst_mret
Scal
cr_iu_top
decd_special_fencei
Scal
cr_iu_top
decd_wb_tval
All
cr_iu_top
decd_xx_inst_32bit
Scal
cr_iu_top
decd_xx_unit_special_sel
Scal
cr_iu_top
hs_split_iu_ctrl_inst_vld
Scal
cr_iu_top
hs_split_iu_dp_inst_op
All
cr_iu_top
hs_split_iu_hs_retire_mask
Scal
cr_iu_top
hs_split_iu_hs_switch_se
Scal
cr_iu_top
hs_split_iu_nsinst_gpr_rst_b
Scal
cr_iu_top
hs_split_iu_unstack_chgflw
Scal
cr_iu_top
ifu_iu_ex_cnt
All
cr_iu_top
ifu_iu_ex_rd_reg
All
cr_iu_top
ifu_iu_ex_rs1_reg
All
cr_iu_top
ifu_iu_ex_rs2_reg
All
cr_iu_top
ifu_iu_ex_split_on
Scal
cr_iu_top
iu_hs_split_ex_stall
Scal
cr_iu_top
iu_ifu_spcu_int_en
Scal
cr_iu_top
iu_yy_xx_reg_rst_b
Scal
cr_iu_top
iu_yy_xx_retire
Scal
cr_iu_top
mad_alu_data_vld
Scal
cr_iu_top
mad_alu_div_rs2
All
cr_iu_top
mad_alu_div_shift
Scal
cr_iu_top
mad_alu_fst_add
Scal
cr_iu_top
mad_alu_imm_vld
Scal
cr_iu_top
mad_alu_rs1
All
cr_iu_top
mad_alu_rs1_cst_0
Scal
cr_iu_top
mad_alu_rs1_vld
Scal
cr_iu_top
mad_alu_rs2_cst_0
Scal
cr_iu_top
mad_alu_rst
All
cr_iu_top
mad_alu_rst_vld
Scal
cr_iu_top
mad_ctrl_stall
Scal
cr_iu_top
mad_ctrl_stall_noinput
Scal
cr_iu_top
mad_rbus_req
Scal
cr_iu_top
misc_clk
Scal
cr_iu_top
nie_flush_chgflw
Scal
cr_iu_top
oper_alu_rs1_reg
All
cr_iu_top
oper_alu_rs2_imm
All
cr_iu_top
oper_alu_rs2_reg
All
cr_iu_top
oper_branch_rs1_reg
All
cr_iu_top
oper_branch_rs2_imm
All
cr_iu_top
oper_branch_rs2_reg
All
cr_iu_top
oper_mad_rs1
All
cr_iu_top
oper_mad_rs2
All
cr_iu_top
oper_wb_rs1_equal_to_dst
Scal
cr_iu_top
oper_wb_rs2_equal_to_dst
Scal
cr_iu_top
pcgen_ctrl_stall
Scal
cr_iu_top
pcgen_retire_updt_pc
All
cr_iu_top
pcgen_top_abort_clk_en
Scal
cr_iu_top
pcgen_vector_expt_taken
Scal
cr_iu_top
pcgen_xx_cur_pc
All
cr_iu_top
pcgen_xx_ibus_idle
Scal
cr_iu_top
randclk_mad_mod_en_w2
Scal
cr_iu_top
randclk_oper_gpr_mod_en_w32
All
cr_iu_top
randclk_pcgen_mod_en_w32
Scal
cr_iu_top
randclk_retire_mod_en_w2
Scal
cr_iu_top
randclk_wb_buf_mod_en_w32
Scal
cr_iu_top
randclk_wb_ctrl_mod_en_w2
Scal
cr_iu_top
randclk_wb_idx_mod_en_w5
Scal
cr_iu_top
rbus_retire_cmplt
Scal
cr_iu_top
rbus_retire_expt_vec
All
cr_iu_top
rbus_retire_expt_vld
Scal
cr_iu_top
rbus_retire_flush
Scal
cr_iu_top
rbus_retire_split_inst
Scal
cr_iu_top
rbus_wb_cmplt
Scal
cr_iu_top
rbus_wb_data
All
cr_iu_top
rbus_wb_dst_reg
All
cr_iu_top
rbus_wb_inst_cmplt
Scal
cr_iu_top
rbus_wb_load
Scal
cr_iu_top
rbus_wb_store
Scal
cr_iu_top
retire_branch_stall
Scal
cr_iu_top
retire_mad_ex_cancel
Scal
cr_iu_top
retire_pcgen_curpc_update
Scal
cr_iu_top
retire_vector_expt_int_hv
Scal
cr_iu_top
retire_vector_expt_vld
Scal
cr_iu_top
retire_wb_dbg_in_ack
Scal
cr_iu_top
retire_wb_hs_err_epc_sel
Scal
cr_iu_top
retire_wb_mem_bkpt_fast_retire
Scal
cr_iu_top
retire_xx_normal_retire
Scal
cr_iu_top
special_pcgen_chgflw_vld
Scal
cr_iu_top
special_rbus_expt_vec
All
cr_iu_top
special_rbus_expt_vld
Scal
cr_iu_top
special_rbus_flush
Scal
cr_iu_top
special_rbus_req
Scal
cr_iu_top
special_retire_inst_wsc
Scal
cr_iu_top
vec_top_clk_en
Scal
cr_iu_top
vector_ctrl_stall
Scal
cr_iu_top
vector_pcgen_buf_vbr
Scal
cr_iu_top
vector_pcgen_chgflw_vld
Scal
cr_iu_top
vector_pcgen_cur_pc_vld
Scal
cr_iu_top
vector_pcgen_enter_addr
All
cr_iu_top
vector_pcgen_ibus_req
Scal
cr_iu_top
wb_branch_dep_ld
Scal
cr_iu_top
wb_ctrl_stall
Scal
cr_iu_top
wb_ctrl_stall_without_hready
Scal
cr_iu_top
wb_oper_fwd_data_no_load
All
cr_iu_top
wb_oper_fwd_en
Scal
cr_iu_top
wb_oper_write_data
All
cr_iu_top
wb_oper_write_en
Scal
cr_iu_top
wb_oper_write_idx
All
cr_iu_top
wb_oper_write_idx_for_dep
All
cr_iu_top
wb_pcgen_ldst_stall
Scal
cr_iu_top
wb_pcgen_pc_updt_val
All
cr_iu_top
wb_pcgen_switch_ld_pc
Scal
cr_iu_top
wb_rbus_lsu_vec
All
cr_iu_top
wb_rbus_st_aft_load
Scal
cr_iu_top
wb_retire_fast_retire_load_pc
All
cr_iu_top
wb_special_st_uncmplt
Scal
cr_iu_top
wb_special_store
Scal
cr_iu_top
wb_top_machine_mode_clk_en
Scal
cr_iu_top
wb_top_machine_sp_en_clk_en
Scal
cr_iu_top
wb_top_secu_mode_clk_en
Scal
cr_iu_top
wb_top_sp_adjust_clk_en
Scal
cr_iu_top
wb_vector_ldst_wait_cmplt
Scal
cr_iu_top
wb_xx_acc_err_after_retire
Scal
cr_iu_top
wb_xx_lsu_check_fail_after_retire
Scal
cr_lsu_top
ctrl_dp_ldst_info_buf_reuse
Scal
cr_lsu_top
ctrl_dp_ldst_req_grnt
Scal
cr_lsu_top
ctrl_dp_store_buffer_updt
Scal
cr_lsu_top
ctrl_top_req_en
Scal
cr_lsu_top
dp_ctrl_misalign
Scal
cr_lsu_top
lsu_inst_store
Scal
cr_lsu_top
randclk_dp_size_buf_mod_en_w5
Scal
cr_lsu_top
unalign_ctrl_not_last_beat
Scal
cr_lsu_top
unalign_ctrl_stall
Scal
cr_lsu_top
unalign_dp_first_req
Scal
cr_lsu_top
unalign_dp_load_data_byte1_to_byte1
Scal
cr_lsu_top
unalign_dp_load_data_byte1_to_byte2
Scal
cr_lsu_top
unalign_dp_load_data_byte1_to_byte3
Scal
cr_lsu_top
unalign_dp_load_data_byte1_to_byte4
Scal
cr_lsu_top
unalign_dp_load_data_byte2_to_byte1
Scal
cr_lsu_top
unalign_dp_load_data_byte2_to_byte2
Scal
cr_lsu_top
unalign_dp_load_data_byte2_to_byte3
Scal
cr_lsu_top
unalign_dp_load_data_byte2_to_byte4
Scal
cr_lsu_top
unalign_dp_load_data_byte3_to_byte1
Scal
cr_lsu_top
unalign_dp_load_data_byte3_to_byte2
Scal
cr_lsu_top
unalign_dp_load_data_byte3_to_byte3
Scal
cr_lsu_top
unalign_dp_load_data_byte3_to_byte4
Scal
cr_lsu_top
unalign_dp_load_data_byte4_to_byte1
Scal
cr_lsu_top
unalign_dp_load_data_byte4_to_byte2
Scal
cr_lsu_top
unalign_dp_load_data_byte4_to_byte3
Scal
cr_lsu_top
unalign_dp_load_data_byte4_to_byte4
Scal
cr_lsu_top
unalign_dp_store_data_byte1_to_byte1
Scal
cr_lsu_top
unalign_dp_store_data_byte1_to_byte2
Scal
cr_lsu_top
unalign_dp_store_data_byte1_to_byte3
Scal
cr_lsu_top
unalign_dp_store_data_byte1_to_byte4
Scal
cr_lsu_top
unalign_dp_store_data_byte2_to_byte1
Scal
cr_lsu_top
unalign_dp_store_data_byte2_to_byte2
Scal
cr_lsu_top
unalign_dp_store_data_byte2_to_byte3
Scal
cr_lsu_top
unalign_dp_store_data_byte2_to_byte4
Scal
cr_lsu_top
unalign_dp_store_data_byte3_to_byte1
Scal
cr_lsu_top
unalign_dp_store_data_byte3_to_byte2
Scal
cr_lsu_top
unalign_dp_store_data_byte3_to_byte3
Scal
cr_lsu_top
unalign_dp_store_data_byte3_to_byte4
Scal
cr_lsu_top
unalign_dp_store_data_byte4_to_byte1
Scal
cr_lsu_top
unalign_dp_store_data_byte4_to_byte2
Scal
cr_lsu_top
unalign_dp_store_data_byte4_to_byte3
Scal
cr_lsu_top
unalign_dp_store_data_byte4_to_byte4
Scal
cr_lsu_top
unalign_top_clk_en
Scal
cr_lsu_top
unalign_xx_split_on
Scal
cr_sahbl_top
ahbl_clk_en
Scal
cr_sahbl_top
ahbl_gated_clk
Scal
cr_sahbl_top
ahblif_busy
Scal
cr_sahbl_top
ahblif_power_mask
Scal
cr_sahbl_top
cpu_acc_err
Scal
cr_sahbl_top
cpu_addr
All
cr_sahbl_top
cpu_data_vld
Scal
cr_sahbl_top
cpu_prot
All
cr_sahbl_top
cpu_rdata
All
cr_sahbl_top
cpu_req
Scal
cr_sahbl_top
cpu_req_for_grnt
Scal
cr_sahbl_top
cpu_req_for_peak_power
Scal
cr_sahbl_top
cpu_req_grnt
Scal
cr_sahbl_top
cpu_req_power_masked
Scal
cr_sahbl_top
cpu_sec
Scal
cr_sahbl_top
cpu_size
All
cr_sahbl_top
cpu_trans_cmplt
Scal
cr_sahbl_top
cpu_vec_redirect
Scal
cr_sahbl_top
cpu_wdata
All
cr_sahbl_top
cpu_wdata_sel
Scal
cr_sahbl_top
cpu_write
Scal
cr_sahbl_top
ibus_not_granted
Scal
cr_tcipif_top
coretim_tcipif_cmplt
Scal
cr_tcipif_top
coretim_tcipif_rdata
All
cr_tcipif_top
had_img_tcipif_cmplt
Scal
cr_tcipif_top
had_img_tcipif_rdata
All
cr_tcipif_top
tcipif_coretim_sel
Scal
cr_tcipif_top
tcipif_had_img_sel
Scal
cr_tcipif_top
tcipif_vic_sel
Scal
cr_tcipif_top
tcipif_vic_size
All
cr_tcipif_top
tcipif_xx_dbus_addr
All
cr_tcipif_top
tcipif_xx_dbus_wdata
All
cr_tcipif_top
tcipif_xx_dbus_write
Scal
cr_tcipif_top
vic_tcipif_cmplt
Scal
cr_tcipif_top
vic_tcipif_rdata
All
wujian100_open_top
cpu_padmux_jtg_tms_ien
Scal
wujian100_open_top
cpu_padmux_jtg_tms_o
Scal
wujian100_open_top
cpu_padmux_jtg_tms_oen
Scal
wujian100_open_top
gpio_ioctl_porta_dr
All
wujian100_open_top
ioctl_gpio_ext_porta
All
wujian100_open_top
ioctl_pwm_cap0
Scal
wujian100_open_top
ioctl_pwm_cap10
Scal
wujian100_open_top
ioctl_pwm_cap2
Scal
wujian100_open_top
ioctl_pwm_cap4
Scal
wujian100_open_top
ioctl_pwm_cap6
Scal
wujian100_open_top
ioctl_pwm_cap8
Scal
wujian100_open_top
ioctl_pwm_fault
Scal
wujian100_open_top
ioctl_usi0_nss_in
Scal
wujian100_open_top
ioctl_usi0_sclk_in
Scal
wujian100_open_top
ioctl_usi0_sd0_in
Scal
wujian100_open_top
ioctl_usi0_sd1_in
Scal
wujian100_open_top
ioctl_usi1_nss_in
Scal
wujian100_open_top
ioctl_usi1_sclk_in
Scal
wujian100_open_top
ioctl_usi1_sd0_in
Scal
wujian100_open_top
ioctl_usi1_sd1_in
Scal
wujian100_open_top
ioctl_usi2_nss_in
Scal
wujian100_open_top
ioctl_usi2_sclk_in
Scal
wujian100_open_top
ioctl_usi2_sd0_in
Scal
wujian100_open_top
ioctl_usi2_sd1_in
Scal
wujian100_open_top
pad_gpio_ien
All
wujian100_open_top
pad_gpio_oen
All
wujian100_open_top
pad_mcurst_b
Scal
wujian100_open_top
padmux_cpu_jtg_tclk
Scal
wujian100_open_top
padmux_cpu_jtg_tms_i
Scal
wujian100_open_top
pwm_indata1
Scal
wujian100_open_top
pwm_indata11
Scal
wujian100_open_top
pwm_indata3
Scal
wujian100_open_top
pwm_indata5
Scal
wujian100_open_top
pwm_indata7
Scal
wujian100_open_top
pwm_indata9
Scal
wujian100_open_top
pwm_ioctl_ch0
Scal
wujian100_open_top
pwm_ioctl_ch0_ie_n
Scal
wujian100_open_top
pwm_ioctl_ch0_oe_n
Scal
wujian100_open_top
pwm_ioctl_ch1
Scal
wujian100_open_top
pwm_ioctl_ch10
Scal
wujian100_open_top
pwm_ioctl_ch10_ie_n
Scal
wujian100_open_top
pwm_ioctl_ch10_oe_n
Scal
wujian100_open_top
pwm_ioctl_ch11
Scal
wujian100_open_top
pwm_ioctl_ch11_ie_n
Scal
wujian100_open_top
pwm_ioctl_ch11_oe_n
Scal
wujian100_open_top
pwm_ioctl_ch1_ie_n
Scal
wujian100_open_top
pwm_ioctl_ch1_oe_n
Scal
wujian100_open_top
pwm_ioctl_ch2
Scal
wujian100_open_top
pwm_ioctl_ch2_ie_n
Scal
wujian100_open_top
pwm_ioctl_ch2_oe_n
Scal
wujian100_open_top
pwm_ioctl_ch3
Scal
wujian100_open_top
pwm_ioctl_ch3_ie_n
Scal
wujian100_open_top
pwm_ioctl_ch3_oe_n
Scal
wujian100_open_top
pwm_ioctl_ch4
Scal
wujian100_open_top
pwm_ioctl_ch4_ie_n
Scal
wujian100_open_top
pwm_ioctl_ch4_oe_n
Scal
wujian100_open_top
pwm_ioctl_ch5
Scal
wujian100_open_top
pwm_ioctl_ch5_ie_n
Scal
wujian100_open_top
pwm_ioctl_ch5_oe_n
Scal
wujian100_open_top
pwm_ioctl_ch6
Scal
wujian100_open_top
pwm_ioctl_ch6_ie_n
Scal
wujian100_open_top
pwm_ioctl_ch6_oe_n
Scal
wujian100_open_top
pwm_ioctl_ch7
Scal
wujian100_open_top
pwm_ioctl_ch7_ie_n
Scal
wujian100_open_top
pwm_ioctl_ch7_oe_n
Scal
wujian100_open_top
pwm_ioctl_ch8
Scal
wujian100_open_top
pwm_ioctl_ch8_ie_n
Scal
wujian100_open_top
pwm_ioctl_ch8_oe_n
Scal
wujian100_open_top
pwm_ioctl_ch9
Scal
wujian100_open_top
pwm_ioctl_ch9_ie_n
Scal
wujian100_open_top
pwm_ioctl_ch9_oe_n
Scal
wujian100_open_top
usi0_ioctl_nss_ie_n
Scal
wujian100_open_top
usi0_ioctl_nss_oe_n
Scal
wujian100_open_top
usi0_ioctl_nss_out
Scal
wujian100_open_top
usi0_ioctl_sclk_ie_n
Scal
wujian100_open_top
usi0_ioctl_sclk_oe_n
Scal
wujian100_open_top
usi0_ioctl_sclk_out
Scal
wujian100_open_top
usi0_ioctl_sd0_ie_n
Scal
wujian100_open_top
usi0_ioctl_sd0_oe_n
Scal
wujian100_open_top
usi0_ioctl_sd0_out
Scal
wujian100_open_top
usi0_ioctl_sd1_ie_n
Scal
wujian100_open_top
usi0_ioctl_sd1_oe_n
Scal
wujian100_open_top
usi0_ioctl_sd1_out
Scal
wujian100_open_top
usi1_ioctl_nss_ie_n
Scal
wujian100_open_top
usi1_ioctl_nss_oe_n
Scal
wujian100_open_top
usi1_ioctl_nss_out
Scal
wujian100_open_top
usi1_ioctl_sclk_ie_n
Scal
wujian100_open_top
usi1_ioctl_sclk_oe_n
Scal
wujian100_open_top
usi1_ioctl_sclk_out
Scal
wujian100_open_top
usi1_ioctl_sd0_ie_n
Scal
wujian100_open_top
usi1_ioctl_sd0_oe_n
Scal
wujian100_open_top
usi1_ioctl_sd0_out
Scal
wujian100_open_top
usi1_ioctl_sd1_ie_n
Scal
wujian100_open_top
usi1_ioctl_sd1_oe_n
Scal
wujian100_open_top
usi1_ioctl_sd1_out
Scal
wujian100_open_top
usi2_ioctl_nss_ie_n
Scal
wujian100_open_top
usi2_ioctl_nss_oe_n
Scal
wujian100_open_top
usi2_ioctl_nss_out
Scal
wujian100_open_top
usi2_ioctl_sclk_ie_n
Scal
wujian100_open_top
usi2_ioctl_sclk_oe_n
Scal
wujian100_open_top
usi2_ioctl_sclk_out
Scal
wujian100_open_top
usi2_ioctl_sd0_ie_n
Scal
wujian100_open_top
usi2_ioctl_sd0_oe_n
Scal
wujian100_open_top
usi2_ioctl_sd0_out
Scal
wujian100_open_top
usi2_ioctl_sd1_ie_n
Scal
wujian100_open_top
usi2_ioctl_sd1_oe_n
Scal
wujian100_open_top
usi2_ioctl_sd1_out
Scal
