 ==  Bambu executed with: bambu -Ofast -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_20 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    make_non_oriented
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 9
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 320
    Internally allocated memory: 320
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 9
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 320
    Internally allocated memory: 320
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.13 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.04 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 9
    Minimum slack: 1.2550000000000008
    Estimated max frequency (MHz): 267.02269692923903
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 7
    Minimum number of cycles: 6
    Maximum number of cycles 6
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 26
    Minimum slack: 0.080900000000001637
    Estimated max frequency (MHz): 203.28921957268614
  Time to perform scheduling: 0.10 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 24
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 10
    Minimum slack: 0.55199999699999946
    Estimated max frequency (MHz): 224.82014373325975
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 8
    Minimum number of cycles: 5
    Maximum number of cycles 7
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function is_connected:
    Bound operations:15/24
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function kruskal:
    Bound operations:143/193
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:30/41
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 7
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 116
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 15
  Time to compute storage value information: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 6 registers(LB:4)
  Time to perform register binding: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 6 registers(LB:4)
  Time to perform register binding: 0.00 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 22
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 54
    Estimated area of MUX21: 132
    Total estimated area: 186
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 6 registers(LB:4)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 7
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function is_connected: 94

  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 104 registers(LB:73)
  Time to perform register binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 107 registers(LB:73)
  Time to perform register binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 107 registers(LB:73)
  Time to perform register binding: 0.02 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 107 registers(LB:73)
  Time to perform register binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 107 registers(LB:73)
  Time to perform register binding: 0.02 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 107 registers(LB:73)
  Time to perform register binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 107 registers(LB:73)
  Time to perform register binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 107 registers(LB:73)
  Time to perform register binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 107 registers(LB:73)
  Time to perform register binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 107 registers(LB:73)
  Time to perform register binding: 0.02 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 177
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 6699
    Estimated area of MUX21: 266
    Total estimated area: 6965
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.14 seconds
  Time to perform module binding: 0.16 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 107 registers(LB:73)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 21
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function kruskal: 956

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 14 registers(LB:11)
  Time to perform register binding: 0.00 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 14 registers(LB:11)
  Time to perform register binding: 0.00 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 34
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 190
    Estimated area of MUX21: 232
    Total estimated area: 422
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 14 registers(LB:11)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 15
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function make_non_oriented: 207

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function main:
    Number of control steps: 9
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function main:
    Number of states: 10
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:14/16
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 4
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:3)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:3)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 16
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 8874
    Estimated area of MUX21: 0
    Total estimated area: 8874
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:3)
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function main: 22
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_20/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 30 cycles
  Number of executions     : 1
  Average execution        : 30 cycles
