// Seed: 834301905
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout tri0 id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = -1;
  assign module_1.id_2 = 0;
  assign id_1 = id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd60
) (
    id_1,
    _id_2,
    id_3
);
  output uwire id_3;
  inout wire _id_2;
  input wire id_1;
  assign id_2 = id_1;
  wire id_4;
  assign id_3 = -1;
  assign id_3 = id_4;
  wire id_5;
  wire [~  id_2  #  (  .  id_2  (  1  )  ) : 1] id_6;
  wire [-1  /  -1 : id_2] id_7;
  assign id_6 = (id_7);
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
  wire id_8;
endmodule
