<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_rgb2dvi_1_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_rgb2dvi_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dynclk_0_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_axi_dynclk_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_axi4s_vid_out_0_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_v_axi4s_vid_out_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_tc_in_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_v_tc_in_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_tc_out_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_v_tc_out_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_subset_converter_out_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_axis_subset_converter_out_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_vid_in_axi4s_0_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_v_vid_in_axi4s_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_subset_converter_in_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_axis_subset_converter_in_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_vdma_0_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_axi_vdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dvi2rgb_0_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_dvi2rgb_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_0_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_fclk0_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_proc_sys_reset_fclk0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_proc_sys_reset_fclk1_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_proc_sys_reset_fclk1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_video_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_axi_gpio_video_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_interconnect_gp0_imp_auto_pc_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_axi_interconnect_gp0_imp_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_interconnect_gp0_upgraded_ipi_imp_xbar_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_axi_interconnect_gp0_upgraded_ipi_imp_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_interconnect_hp0_imp_s00_regslice_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_axi_interconnect_hp0_imp_s00_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_interconnect_hp0_imp_s01_regslice_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_axi_interconnect_hp0_imp_s01_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_interconnect_hp0_imp_m00_regslice_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_axi_interconnect_hp0_imp_m00_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_interconnect_hp0_imp_auto_pc_0_synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/design_1_axi_interconnect_hp0_imp_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_rgb2dvi_1_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_axi_dynclk_0_0_synth_1"/>
		<Parent Id="design_1_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="design_1_v_tc_in_0_synth_1"/>
		<Parent Id="design_1_v_tc_out_0_synth_1"/>
		<Parent Id="design_1_axis_subset_converter_out_0_synth_1"/>
		<Parent Id="design_1_v_vid_in_axi4s_0_0_synth_1"/>
		<Parent Id="design_1_axis_subset_converter_in_0_synth_1"/>
		<Parent Id="design_1_axi_vdma_0_0_synth_1"/>
		<Parent Id="design_1_dvi2rgb_0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_fclk0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_fclk1_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_video_0_synth_1"/>
		<Parent Id="design_1_axi_interconnect_gp0_imp_auto_pc_0_synth_1"/>
		<Parent Id="design_1_axi_interconnect_gp0_upgraded_ipi_imp_xbar_0_synth_1"/>
		<Parent Id="design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0_synth_1"/>
		<Parent Id="design_1_axi_interconnect_hp0_imp_s00_regslice_0_synth_1"/>
		<Parent Id="design_1_axi_interconnect_hp0_imp_s01_regslice_0_synth_1"/>
		<Parent Id="design_1_axi_interconnect_hp0_imp_m00_regslice_0_synth_1"/>
		<Parent Id="design_1_axi_interconnect_hp0_imp_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/FPGA/zybo/hdmi/hw/Zybo-Z7-HW.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_rgb2dvi_1_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_axi_dynclk_0_0_synth_1"/>
		<Parent Id="design_1_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="design_1_v_tc_in_0_synth_1"/>
		<Parent Id="design_1_v_tc_out_0_synth_1"/>
		<Parent Id="design_1_axis_subset_converter_out_0_synth_1"/>
		<Parent Id="design_1_v_vid_in_axi4s_0_0_synth_1"/>
		<Parent Id="design_1_axis_subset_converter_in_0_synth_1"/>
		<Parent Id="design_1_axi_vdma_0_0_synth_1"/>
		<Parent Id="design_1_dvi2rgb_0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_fclk0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_fclk1_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_video_0_synth_1"/>
		<Parent Id="design_1_axi_interconnect_gp0_imp_auto_pc_0_synth_1"/>
		<Parent Id="design_1_axi_interconnect_gp0_upgraded_ipi_imp_xbar_0_synth_1"/>
		<Parent Id="design_1_axi_interconnect_hp0_upgraded_ipi_imp_xbar_0_synth_1"/>
		<Parent Id="design_1_axi_interconnect_hp0_imp_s00_regslice_0_synth_1"/>
		<Parent Id="design_1_axi_interconnect_hp0_imp_s01_regslice_0_synth_1"/>
		<Parent Id="design_1_axi_interconnect_hp0_imp_m00_regslice_0_synth_1"/>
		<Parent Id="design_1_axi_interconnect_hp0_imp_auto_pc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

