# Hardware Design

## Chip Design (ASIC/FPGA/SoC)

### Front-end

#### Projects

#### Tools & Utilities

- [SystemVerilog Unit Test (SVUT)](https://github.com/damofthemoon/svut) - SVUT is a very simple flow to create a Verilog/SystemVerilog unit test.
- [AirHDL](https://airhdl.com) - Create register maps and headers
- [BitBench](http://triq.net/bitbench) - Visually dissect and analyze bit strings.
- [Bitfield](https://github.com/drom/bitfield) - BitField diagram Renderer
- [Diagrammer](https://github.com/freechipsproject/diagrammer) - Provides dot visualizations of chisel/firrtl circuites
- [VCD2Wavedrom](https://github.com/Toroid-io/vcd2wavedrom) - Handy for getting from simulation to spec quickly.
- [ipyxact](https://github.com/olofk/ipyxact) - Python-based IP-XACT parser
- [sv2v](https://github.com/zachjs/sv2v) - SystemVerilog to Verilog conversion
- [svint](https://github.com/dalance/svlint) - System Verilog lint using rust
- [Wavedrom to Verilog](https://github.com/wavedrom/verilog)

#### Articles & Resources

- [SystemVerilog 2007 changelog explained](http://www.verilab.com/blog/2018/02/ieee-std1800-2017-for-systemverilog-what-changed/)
- 

### Back-end

#### Projects
#### Tools
#### Articles & Resources

- [Blog on Physical Design](https://gogul.dev/hardware/physical-design) - Informative blog. A good starting point.
- [UPF Commands and options](https://semiengineering.com/empowering-upf-commands-with-effective-elements-lists/)

### Course & Tutorials
- [Verilog, Formal Verification and Verilator Beginner's Tutorial](http://zipcpu.com/tutorial/#training)
- [ASIC Verilog](http://asic-world.com/verilog/veritut.html)
- [NANDLand Verilog](https://www.nandland.com/verilog/tutorials/tutorial-introduction-to-verilog-for-beginners.html)
- [FPGA Tutorial](https://www.fpga4fun.com/)

### Books

- Constraining Designs for Synthesis and Timing Analysis | A Practical Guide to Synopsys Design Constraints (SDC) - Gangadharan, Sridhar, Churiwala, Sanjay.
- Static Timing Analysis for Nanometer Designs: A Practical Approach - Jayaram Bhasker and Rakesh Chadha.

## Board Level Design

#### Projects
#### Tools
#### Articles & Resources
