{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1710083812369 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tenta2020_top_level 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"tenta2020_top_level\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710083812378 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1710083812423 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1710083812423 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710083814639 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710083814662 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1710083815342 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 40 " "No exact pin location assignment(s) for 40 pins of 40 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_q " "Pin out_q not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_q } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_values_not_equal " "Pin input_values_not_equal not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_values_not_equal } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_values_not_equal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_values_equal " "Pin input_values_equal not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_values_equal } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_values_equal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_a " "Pin in_a not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_a } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Pin reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_valid " "Pin input_valid not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_valid } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v2\[15\] " "Pin input_v2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v2[15] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v1\[15\] " "Pin input_v1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v1[15] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v2\[14\] " "Pin input_v2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v2[14] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v1\[14\] " "Pin input_v1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v1[14] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v2\[12\] " "Pin input_v2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v2[12] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v1\[12\] " "Pin input_v1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v1[12] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v2\[13\] " "Pin input_v2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v2[13] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v1\[13\] " "Pin input_v1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v1[13] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v2\[11\] " "Pin input_v2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v2[11] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v1\[11\] " "Pin input_v1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v1[11] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v2\[9\] " "Pin input_v2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v2[9] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v1\[9\] " "Pin input_v1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v1[9] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v2\[10\] " "Pin input_v2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v2[10] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v1\[10\] " "Pin input_v1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v1[10] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v2\[8\] " "Pin input_v2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v2[8] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v1\[8\] " "Pin input_v1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v1[8] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v2\[6\] " "Pin input_v2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v2[6] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v1\[6\] " "Pin input_v1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v1[6] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v2\[7\] " "Pin input_v2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v2[7] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v1\[7\] " "Pin input_v1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v1[7] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v2\[2\] " "Pin input_v2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v2[2] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v1\[2\] " "Pin input_v1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v1[2] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v2\[0\] " "Pin input_v2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v2[0] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v1\[0\] " "Pin input_v1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v1[0] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v2\[1\] " "Pin input_v2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v2[1] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v1\[1\] " "Pin input_v1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v1[1] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v2\[5\] " "Pin input_v2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v2[5] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v1\[5\] " "Pin input_v1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v1[5] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v2\[3\] " "Pin input_v2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v2[3] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v1\[3\] " "Pin input_v1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v1[3] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v2\[4\] " "Pin input_v2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v2[4] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_v1\[4\] " "Pin input_v1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_v1[4] } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_v1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_b " "Pin in_b not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_b } } } { "tenta2020_top_level.vhd" "" { Text "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/tenta2020_top_level.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710083815655 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1710083815655 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1710083825563 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 5 global CLKCTRL_G8 " "clk~inputCLKENA0 with 5 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1710083826438 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1710083826438 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710083826560 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tenta2020_top_level.sdc " "Synopsys Design Constraints File file not found: 'tenta2020_top_level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1710083829829 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1710083829829 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1710083829829 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1710083829836 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1710083829836 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710083829847 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710083829849 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710083829849 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710083829849 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710083829849 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710083829849 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710083829853 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1710083829853 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710083829853 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710083830009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710083848836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710083849232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710083849241 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710083852806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710083852806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710083854388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1710083868107 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710083868107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710083869301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1710083869318 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710083869318 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1710083870716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710083870825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710083871373 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710083871473 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710083872610 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710083875786 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/output_files/tenta2020_top_level.fit.smsg " "Generated suppressed messages file C:/Users/nourn/OneDrive/Skrivbord/VHDL/tenta2020/output_files/tenta2020_top_level.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710083876275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6035 " "Peak virtual memory: 6035 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710083876833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 16:17:56 2024 " "Processing ended: Sun Mar 10 16:17:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710083876833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710083876833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710083876833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710083876833 ""}
