cycle 1: addi $t0, $zero, 1000
$t0 = 1000, Memory not modified

cycle 2: addi $t1, $zero, 1012
$t1 = 1012, Memory not modified

cycle 3: addi $t2, $zero, 10
$t2 = 10, Memory not modified

cycle 4: addi $t3, $zero, 20
$t3 = 20, Memory not modified

cycle 5: DRAM request issued

cycle 6: addi $t4, $zero, 100
$t4 = 100, Memory not modified

cycle 7: addi $t5, $zero, 2
$t5 = 2, Memory not modified

cycle 6-17: No register modified, Updated memory address 1000-1003 = 20, Activated row 0 and accessed address 1000

cycle 18: DRAM request issued

cycle 19: add $t7, $t1, $t2
$t6 = 20$t7 = 1022, Memory not modified

cycle 20: add $t8, $t1, $t3
$t8 = 1032, Memory not modified

cycle 19-20: $t6=20, Row buffer not updated, Accessed address 1000 from row buffer

cycle 21-30: write back row buffer to DRAM

Clock Cycles: 30

1000-1003 = 20

Total Buffer Updates: 2
