    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC_SAR_Seq_cy_psoc4_sarmux_8
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_3_PIN EQU 3
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

; CapSense_IDAC1_cy_psoc4_idac
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

; PWM_Motor_L_cy_m0s8_tcpwm_1
PWM_Motor_L_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_Motor_L_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_Motor_L_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_Motor_L_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_Motor_L_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_Motor_L_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_Motor_L_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_Motor_L_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_Motor_L_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_Motor_L_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_Motor_L_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_Motor_L_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_Motor_L_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_Motor_L_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_Motor_L_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; PWM_Motor_R_cy_m0s8_tcpwm_1
PWM_Motor_R_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_Motor_R_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_Motor_R_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_Motor_R_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_Motor_R_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_Motor_R_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_Motor_R_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_Motor_R_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_Motor_R_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_Motor_R_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_Motor_R_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_Motor_R_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_Motor_R_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_Motor_R_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_Motor_R_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; QuadDec_L_cy_m0s8_tcpwm_1
QuadDec_L_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
QuadDec_L_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
QuadDec_L_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
QuadDec_L_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
QuadDec_L_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
QuadDec_L_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
QuadDec_L_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
QuadDec_L_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
QuadDec_L_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
QuadDec_L_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
QuadDec_L_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
QuadDec_L_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
QuadDec_L_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
QuadDec_L_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
QuadDec_L_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; QuadDec_R_cy_m0s8_tcpwm_1
QuadDec_R_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
QuadDec_R_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
QuadDec_R_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
QuadDec_R_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
QuadDec_R_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
QuadDec_R_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
QuadDec_R_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
QuadDec_R_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
QuadDec_R_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
QuadDec_R_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
QuadDec_R_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
QuadDec_R_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
QuadDec_R_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
QuadDec_R_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
QuadDec_R_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; ADC_SAR_Seq_cy_psoc4_sar
ADC_SAR_Seq_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET

; Status_Reg_LineSensor
Status_Reg_LineSensor_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_LineSensor_sts_sts_reg__0__POS EQU 0
Status_Reg_LineSensor_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Status_Reg_LineSensor_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
Status_Reg_LineSensor_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_LineSensor_sts_sts_reg__1__POS EQU 1
Status_Reg_LineSensor_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_LineSensor_sts_sts_reg__2__POS EQU 2
Status_Reg_LineSensor_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_LineSensor_sts_sts_reg__3__POS EQU 3
Status_Reg_LineSensor_sts_sts_reg__4__MASK EQU 0x10
Status_Reg_LineSensor_sts_sts_reg__4__POS EQU 4
Status_Reg_LineSensor_sts_sts_reg__5__MASK EQU 0x20
Status_Reg_LineSensor_sts_sts_reg__5__POS EQU 5
Status_Reg_LineSensor_sts_sts_reg__6__MASK EQU 0x40
Status_Reg_LineSensor_sts_sts_reg__6__POS EQU 6
Status_Reg_LineSensor_sts_sts_reg__7__MASK EQU 0x80
Status_Reg_LineSensor_sts_sts_reg__7__POS EQU 7
Status_Reg_LineSensor_sts_sts_reg__MASK EQU 0xFF
Status_Reg_LineSensor_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK_02
Status_Reg_LineSensor_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Status_Reg_LineSensor_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST_02

; ADC_SAR_Seq_intClock
ADC_SAR_Seq_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_Seq_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A01
ADC_SAR_Seq_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_Seq_intClock__MASK EQU 0x80000000
ADC_SAR_Seq_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A01

; CapSense_CSD_Clk1
CapSense_CSD_Clk1__DIVIDER_MASK EQU 0x0000FFFF
CapSense_CSD_Clk1__ENABLE EQU CYREG_CLK_DIVIDER_B00
CapSense_CSD_Clk1__ENABLE_MASK EQU 0x80000000
CapSense_CSD_Clk1__MASK EQU 0x80000000
CapSense_CSD_Clk1__REGISTER EQU CYREG_CLK_DIVIDER_B00

; CapSense_CSD_Clk2
CapSense_CSD_Clk2__DIVIDER_MASK EQU 0x0000FFFF
CapSense_CSD_Clk2__ENABLE EQU CYREG_CLK_DIVIDER_A00
CapSense_CSD_Clk2__ENABLE_MASK EQU 0x80000000
CapSense_CSD_Clk2__MASK EQU 0x80000000
CapSense_CSD_Clk2__REGISTER EQU CYREG_CLK_DIVIDER_A00

; CapSense_CSD_FFB
CapSense_CSD_FFB__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD_FFB__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_CSD_FFB__CSD_ID EQU CYREG_CSD_ID
CapSense_CSD_FFB__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD_FFB__CSD_NUMBER EQU 0
CapSense_CSD_FFB__CSD_STATUS EQU CYREG_CSD_STATUS

; Port1_LineSensor
Port1_LineSensor__0__DM__MASK EQU 0x07
Port1_LineSensor__0__DM__SHIFT EQU 0
Port1_LineSensor__0__DR EQU CYREG_PRT1_DR
Port1_LineSensor__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Port1_LineSensor__0__HSIOM_MASK EQU 0x0000000F
Port1_LineSensor__0__HSIOM_SHIFT EQU 0
Port1_LineSensor__0__INTCFG EQU CYREG_PRT1_INTCFG
Port1_LineSensor__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Port1_LineSensor__0__MASK EQU 0x01
Port1_LineSensor__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Port1_LineSensor__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Port1_LineSensor__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Port1_LineSensor__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Port1_LineSensor__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Port1_LineSensor__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Port1_LineSensor__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Port1_LineSensor__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Port1_LineSensor__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Port1_LineSensor__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Port1_LineSensor__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Port1_LineSensor__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Port1_LineSensor__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Port1_LineSensor__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Port1_LineSensor__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Port1_LineSensor__0__PC EQU CYREG_PRT1_PC
Port1_LineSensor__0__PC2 EQU CYREG_PRT1_PC2
Port1_LineSensor__0__PORT EQU 1
Port1_LineSensor__0__PS EQU CYREG_PRT1_PS
Port1_LineSensor__0__SHIFT EQU 0
Port1_LineSensor__1__DM__MASK EQU 0x38
Port1_LineSensor__1__DM__SHIFT EQU 3
Port1_LineSensor__1__DR EQU CYREG_PRT1_DR
Port1_LineSensor__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Port1_LineSensor__1__HSIOM_MASK EQU 0x000000F0
Port1_LineSensor__1__HSIOM_SHIFT EQU 4
Port1_LineSensor__1__INTCFG EQU CYREG_PRT1_INTCFG
Port1_LineSensor__1__INTSTAT EQU CYREG_PRT1_INTSTAT
Port1_LineSensor__1__MASK EQU 0x02
Port1_LineSensor__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Port1_LineSensor__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Port1_LineSensor__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Port1_LineSensor__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Port1_LineSensor__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Port1_LineSensor__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Port1_LineSensor__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Port1_LineSensor__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Port1_LineSensor__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Port1_LineSensor__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Port1_LineSensor__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Port1_LineSensor__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Port1_LineSensor__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Port1_LineSensor__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Port1_LineSensor__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Port1_LineSensor__1__PC EQU CYREG_PRT1_PC
Port1_LineSensor__1__PC2 EQU CYREG_PRT1_PC2
Port1_LineSensor__1__PORT EQU 1
Port1_LineSensor__1__PS EQU CYREG_PRT1_PS
Port1_LineSensor__1__SHIFT EQU 1
Port1_LineSensor__2__DM__MASK EQU 0x1C0
Port1_LineSensor__2__DM__SHIFT EQU 6
Port1_LineSensor__2__DR EQU CYREG_PRT1_DR
Port1_LineSensor__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Port1_LineSensor__2__HSIOM_MASK EQU 0x00000F00
Port1_LineSensor__2__HSIOM_SHIFT EQU 8
Port1_LineSensor__2__INTCFG EQU CYREG_PRT1_INTCFG
Port1_LineSensor__2__INTSTAT EQU CYREG_PRT1_INTSTAT
Port1_LineSensor__2__MASK EQU 0x04
Port1_LineSensor__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Port1_LineSensor__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Port1_LineSensor__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Port1_LineSensor__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Port1_LineSensor__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Port1_LineSensor__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Port1_LineSensor__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Port1_LineSensor__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Port1_LineSensor__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Port1_LineSensor__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Port1_LineSensor__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Port1_LineSensor__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Port1_LineSensor__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Port1_LineSensor__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Port1_LineSensor__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Port1_LineSensor__2__PC EQU CYREG_PRT1_PC
Port1_LineSensor__2__PC2 EQU CYREG_PRT1_PC2
Port1_LineSensor__2__PORT EQU 1
Port1_LineSensor__2__PS EQU CYREG_PRT1_PS
Port1_LineSensor__2__SHIFT EQU 2
Port1_LineSensor__3__DM__MASK EQU 0xE00
Port1_LineSensor__3__DM__SHIFT EQU 9
Port1_LineSensor__3__DR EQU CYREG_PRT1_DR
Port1_LineSensor__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Port1_LineSensor__3__HSIOM_MASK EQU 0x0000F000
Port1_LineSensor__3__HSIOM_SHIFT EQU 12
Port1_LineSensor__3__INTCFG EQU CYREG_PRT1_INTCFG
Port1_LineSensor__3__INTSTAT EQU CYREG_PRT1_INTSTAT
Port1_LineSensor__3__MASK EQU 0x08
Port1_LineSensor__3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Port1_LineSensor__3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Port1_LineSensor__3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Port1_LineSensor__3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Port1_LineSensor__3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Port1_LineSensor__3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Port1_LineSensor__3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Port1_LineSensor__3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Port1_LineSensor__3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Port1_LineSensor__3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Port1_LineSensor__3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Port1_LineSensor__3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Port1_LineSensor__3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Port1_LineSensor__3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Port1_LineSensor__3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Port1_LineSensor__3__PC EQU CYREG_PRT1_PC
Port1_LineSensor__3__PC2 EQU CYREG_PRT1_PC2
Port1_LineSensor__3__PORT EQU 1
Port1_LineSensor__3__PS EQU CYREG_PRT1_PS
Port1_LineSensor__3__SHIFT EQU 3
Port1_LineSensor__4__DM__MASK EQU 0x7000
Port1_LineSensor__4__DM__SHIFT EQU 12
Port1_LineSensor__4__DR EQU CYREG_PRT1_DR
Port1_LineSensor__4__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Port1_LineSensor__4__HSIOM_MASK EQU 0x000F0000
Port1_LineSensor__4__HSIOM_SHIFT EQU 16
Port1_LineSensor__4__INTCFG EQU CYREG_PRT1_INTCFG
Port1_LineSensor__4__INTSTAT EQU CYREG_PRT1_INTSTAT
Port1_LineSensor__4__MASK EQU 0x10
Port1_LineSensor__4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Port1_LineSensor__4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Port1_LineSensor__4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Port1_LineSensor__4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Port1_LineSensor__4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Port1_LineSensor__4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Port1_LineSensor__4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Port1_LineSensor__4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Port1_LineSensor__4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Port1_LineSensor__4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Port1_LineSensor__4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Port1_LineSensor__4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Port1_LineSensor__4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Port1_LineSensor__4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Port1_LineSensor__4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Port1_LineSensor__4__PC EQU CYREG_PRT1_PC
Port1_LineSensor__4__PC2 EQU CYREG_PRT1_PC2
Port1_LineSensor__4__PORT EQU 1
Port1_LineSensor__4__PS EQU CYREG_PRT1_PS
Port1_LineSensor__4__SHIFT EQU 4
Port1_LineSensor__5__DM__MASK EQU 0x38000
Port1_LineSensor__5__DM__SHIFT EQU 15
Port1_LineSensor__5__DR EQU CYREG_PRT1_DR
Port1_LineSensor__5__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Port1_LineSensor__5__HSIOM_MASK EQU 0x00F00000
Port1_LineSensor__5__HSIOM_SHIFT EQU 20
Port1_LineSensor__5__INTCFG EQU CYREG_PRT1_INTCFG
Port1_LineSensor__5__INTSTAT EQU CYREG_PRT1_INTSTAT
Port1_LineSensor__5__MASK EQU 0x20
Port1_LineSensor__5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Port1_LineSensor__5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Port1_LineSensor__5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Port1_LineSensor__5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Port1_LineSensor__5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Port1_LineSensor__5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Port1_LineSensor__5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Port1_LineSensor__5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Port1_LineSensor__5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Port1_LineSensor__5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Port1_LineSensor__5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Port1_LineSensor__5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Port1_LineSensor__5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Port1_LineSensor__5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Port1_LineSensor__5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Port1_LineSensor__5__PC EQU CYREG_PRT1_PC
Port1_LineSensor__5__PC2 EQU CYREG_PRT1_PC2
Port1_LineSensor__5__PORT EQU 1
Port1_LineSensor__5__PS EQU CYREG_PRT1_PS
Port1_LineSensor__5__SHIFT EQU 5
Port1_LineSensor__6__DM__MASK EQU 0x1C0000
Port1_LineSensor__6__DM__SHIFT EQU 18
Port1_LineSensor__6__DR EQU CYREG_PRT1_DR
Port1_LineSensor__6__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Port1_LineSensor__6__HSIOM_MASK EQU 0x0F000000
Port1_LineSensor__6__HSIOM_SHIFT EQU 24
Port1_LineSensor__6__INTCFG EQU CYREG_PRT1_INTCFG
Port1_LineSensor__6__INTSTAT EQU CYREG_PRT1_INTSTAT
Port1_LineSensor__6__MASK EQU 0x40
Port1_LineSensor__6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Port1_LineSensor__6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Port1_LineSensor__6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Port1_LineSensor__6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Port1_LineSensor__6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Port1_LineSensor__6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Port1_LineSensor__6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Port1_LineSensor__6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Port1_LineSensor__6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Port1_LineSensor__6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Port1_LineSensor__6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Port1_LineSensor__6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Port1_LineSensor__6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Port1_LineSensor__6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Port1_LineSensor__6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Port1_LineSensor__6__PC EQU CYREG_PRT1_PC
Port1_LineSensor__6__PC2 EQU CYREG_PRT1_PC2
Port1_LineSensor__6__PORT EQU 1
Port1_LineSensor__6__PS EQU CYREG_PRT1_PS
Port1_LineSensor__6__SHIFT EQU 6
Port1_LineSensor__7__DM__MASK EQU 0xE00000
Port1_LineSensor__7__DM__SHIFT EQU 21
Port1_LineSensor__7__DR EQU CYREG_PRT1_DR
Port1_LineSensor__7__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Port1_LineSensor__7__HSIOM_MASK EQU 0xF0000000
Port1_LineSensor__7__HSIOM_SHIFT EQU 28
Port1_LineSensor__7__INTCFG EQU CYREG_PRT1_INTCFG
Port1_LineSensor__7__INTSTAT EQU CYREG_PRT1_INTSTAT
Port1_LineSensor__7__MASK EQU 0x80
Port1_LineSensor__7__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Port1_LineSensor__7__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Port1_LineSensor__7__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Port1_LineSensor__7__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Port1_LineSensor__7__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Port1_LineSensor__7__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Port1_LineSensor__7__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Port1_LineSensor__7__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Port1_LineSensor__7__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Port1_LineSensor__7__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Port1_LineSensor__7__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Port1_LineSensor__7__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Port1_LineSensor__7__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Port1_LineSensor__7__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Port1_LineSensor__7__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Port1_LineSensor__7__PC EQU CYREG_PRT1_PC
Port1_LineSensor__7__PC2 EQU CYREG_PRT1_PC2
Port1_LineSensor__7__PORT EQU 1
Port1_LineSensor__7__PS EQU CYREG_PRT1_PS
Port1_LineSensor__7__SHIFT EQU 7
Port1_LineSensor__DR EQU CYREG_PRT1_DR
Port1_LineSensor__INTCFG EQU CYREG_PRT1_INTCFG
Port1_LineSensor__INTSTAT EQU CYREG_PRT1_INTSTAT
Port1_LineSensor__MASK EQU 0xFF
Port1_LineSensor__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Port1_LineSensor__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Port1_LineSensor__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Port1_LineSensor__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Port1_LineSensor__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Port1_LineSensor__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Port1_LineSensor__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Port1_LineSensor__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Port1_LineSensor__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Port1_LineSensor__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Port1_LineSensor__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Port1_LineSensor__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Port1_LineSensor__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Port1_LineSensor__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Port1_LineSensor__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Port1_LineSensor__PC EQU CYREG_PRT1_PC
Port1_LineSensor__PC2 EQU CYREG_PRT1_PC2
Port1_LineSensor__PORT EQU 1
Port1_LineSensor__PS EQU CYREG_PRT1_PS
Port1_LineSensor__SHIFT EQU 0

; ADC_SAR_Seq_IRQ
ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_Seq_IRQ__INTC_NUMBER EQU 14
ADC_SAR_Seq_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; CapSense_Cmod
CapSense_Cmod__0__DM__MASK EQU 0x1C0
CapSense_Cmod__0__DM__SHIFT EQU 6
CapSense_Cmod__0__DR EQU CYREG_PRT4_DR
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_Cmod__0__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__0__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__0__MASK EQU 0x04
CapSense_Cmod__0__PC EQU CYREG_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 2
CapSense_Cmod__Cmod__DM__MASK EQU 0x1C0
CapSense_Cmod__Cmod__DM__SHIFT EQU 6
CapSense_Cmod__Cmod__DR EQU CYREG_PRT4_DR
CapSense_Cmod__Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__Cmod__MASK EQU 0x04
CapSense_Cmod__Cmod__PC EQU CYREG_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 2
CapSense_Cmod__DR EQU CYREG_PRT4_DR
CapSense_Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__MASK EQU 0x04
CapSense_Cmod__PC EQU CYREG_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_PRT4_PS
CapSense_Cmod__SHIFT EQU 2

; Clock_QuadDec
Clock_QuadDec__DIVIDER_MASK EQU 0x0000FFFF
Clock_QuadDec__ENABLE EQU CYREG_CLK_DIVIDER_B01
Clock_QuadDec__ENABLE_MASK EQU 0x80000000
Clock_QuadDec__MASK EQU 0x80000000
Clock_QuadDec__REGISTER EQU CYREG_CLK_DIVIDER_B01

; P2_0_Distance
P2_0_Distance__0__DM__MASK EQU 0x07
P2_0_Distance__0__DM__SHIFT EQU 0
P2_0_Distance__0__DR EQU CYREG_PRT2_DR
P2_0_Distance__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_0_Distance__0__HSIOM_MASK EQU 0x0000000F
P2_0_Distance__0__HSIOM_SHIFT EQU 0
P2_0_Distance__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_0_Distance__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_0_Distance__0__MASK EQU 0x01
P2_0_Distance__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_0_Distance__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_0_Distance__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_0_Distance__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_0_Distance__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_0_Distance__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_0_Distance__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_0_Distance__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_0_Distance__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_0_Distance__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_0_Distance__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_0_Distance__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_0_Distance__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_0_Distance__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_0_Distance__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_0_Distance__0__PC EQU CYREG_PRT2_PC
P2_0_Distance__0__PC2 EQU CYREG_PRT2_PC2
P2_0_Distance__0__PORT EQU 2
P2_0_Distance__0__PS EQU CYREG_PRT2_PS
P2_0_Distance__0__SHIFT EQU 0
P2_0_Distance__DR EQU CYREG_PRT2_DR
P2_0_Distance__INTCFG EQU CYREG_PRT2_INTCFG
P2_0_Distance__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_0_Distance__MASK EQU 0x01
P2_0_Distance__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_0_Distance__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_0_Distance__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_0_Distance__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_0_Distance__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_0_Distance__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_0_Distance__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_0_Distance__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_0_Distance__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_0_Distance__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_0_Distance__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_0_Distance__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_0_Distance__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_0_Distance__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_0_Distance__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_0_Distance__PC EQU CYREG_PRT2_PC
P2_0_Distance__PC2 EQU CYREG_PRT2_PC2
P2_0_Distance__PORT EQU 2
P2_0_Distance__PS EQU CYREG_PRT2_PS
P2_0_Distance__SHIFT EQU 0

; P2_3_AnalogIn
P2_3_AnalogIn__0__DM__MASK EQU 0xE00
P2_3_AnalogIn__0__DM__SHIFT EQU 9
P2_3_AnalogIn__0__DR EQU CYREG_PRT2_DR
P2_3_AnalogIn__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_3_AnalogIn__0__HSIOM_MASK EQU 0x0000F000
P2_3_AnalogIn__0__HSIOM_SHIFT EQU 12
P2_3_AnalogIn__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_3_AnalogIn__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_3_AnalogIn__0__MASK EQU 0x08
P2_3_AnalogIn__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_3_AnalogIn__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_3_AnalogIn__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_3_AnalogIn__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_3_AnalogIn__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_3_AnalogIn__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_3_AnalogIn__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_3_AnalogIn__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_3_AnalogIn__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_3_AnalogIn__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_3_AnalogIn__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_3_AnalogIn__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_3_AnalogIn__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_3_AnalogIn__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_3_AnalogIn__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_3_AnalogIn__0__PC EQU CYREG_PRT2_PC
P2_3_AnalogIn__0__PC2 EQU CYREG_PRT2_PC2
P2_3_AnalogIn__0__PORT EQU 2
P2_3_AnalogIn__0__PS EQU CYREG_PRT2_PS
P2_3_AnalogIn__0__SHIFT EQU 3
P2_3_AnalogIn__DR EQU CYREG_PRT2_DR
P2_3_AnalogIn__INTCFG EQU CYREG_PRT2_INTCFG
P2_3_AnalogIn__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_3_AnalogIn__MASK EQU 0x08
P2_3_AnalogIn__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_3_AnalogIn__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_3_AnalogIn__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_3_AnalogIn__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_3_AnalogIn__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_3_AnalogIn__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_3_AnalogIn__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_3_AnalogIn__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_3_AnalogIn__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_3_AnalogIn__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_3_AnalogIn__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_3_AnalogIn__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_3_AnalogIn__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_3_AnalogIn__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_3_AnalogIn__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_3_AnalogIn__PC EQU CYREG_PRT2_PC
P2_3_AnalogIn__PC2 EQU CYREG_PRT2_PC2
P2_3_AnalogIn__PORT EQU 2
P2_3_AnalogIn__PS EQU CYREG_PRT2_PS
P2_3_AnalogIn__SHIFT EQU 3

; P2_4_PhaseA_R
P2_4_PhaseA_R__0__DM__MASK EQU 0x7000
P2_4_PhaseA_R__0__DM__SHIFT EQU 12
P2_4_PhaseA_R__0__DR EQU CYREG_PRT2_DR
P2_4_PhaseA_R__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_4_PhaseA_R__0__HSIOM_MASK EQU 0x000F0000
P2_4_PhaseA_R__0__HSIOM_SHIFT EQU 16
P2_4_PhaseA_R__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_4_PhaseA_R__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_4_PhaseA_R__0__MASK EQU 0x10
P2_4_PhaseA_R__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_4_PhaseA_R__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_4_PhaseA_R__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_4_PhaseA_R__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_4_PhaseA_R__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_4_PhaseA_R__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_4_PhaseA_R__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_4_PhaseA_R__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_4_PhaseA_R__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_4_PhaseA_R__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_4_PhaseA_R__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_4_PhaseA_R__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_4_PhaseA_R__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_4_PhaseA_R__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_4_PhaseA_R__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_4_PhaseA_R__0__PC EQU CYREG_PRT2_PC
P2_4_PhaseA_R__0__PC2 EQU CYREG_PRT2_PC2
P2_4_PhaseA_R__0__PORT EQU 2
P2_4_PhaseA_R__0__PS EQU CYREG_PRT2_PS
P2_4_PhaseA_R__0__SHIFT EQU 4
P2_4_PhaseA_R__DR EQU CYREG_PRT2_DR
P2_4_PhaseA_R__INTCFG EQU CYREG_PRT2_INTCFG
P2_4_PhaseA_R__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_4_PhaseA_R__MASK EQU 0x10
P2_4_PhaseA_R__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_4_PhaseA_R__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_4_PhaseA_R__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_4_PhaseA_R__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_4_PhaseA_R__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_4_PhaseA_R__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_4_PhaseA_R__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_4_PhaseA_R__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_4_PhaseA_R__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_4_PhaseA_R__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_4_PhaseA_R__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_4_PhaseA_R__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_4_PhaseA_R__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_4_PhaseA_R__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_4_PhaseA_R__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_4_PhaseA_R__PC EQU CYREG_PRT2_PC
P2_4_PhaseA_R__PC2 EQU CYREG_PRT2_PC2
P2_4_PhaseA_R__PORT EQU 2
P2_4_PhaseA_R__PS EQU CYREG_PRT2_PS
P2_4_PhaseA_R__SHIFT EQU 4

; P2_5_PhaseB_R
P2_5_PhaseB_R__0__DM__MASK EQU 0x38000
P2_5_PhaseB_R__0__DM__SHIFT EQU 15
P2_5_PhaseB_R__0__DR EQU CYREG_PRT2_DR
P2_5_PhaseB_R__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_5_PhaseB_R__0__HSIOM_MASK EQU 0x00F00000
P2_5_PhaseB_R__0__HSIOM_SHIFT EQU 20
P2_5_PhaseB_R__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_5_PhaseB_R__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_5_PhaseB_R__0__MASK EQU 0x20
P2_5_PhaseB_R__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_5_PhaseB_R__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_5_PhaseB_R__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_5_PhaseB_R__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_5_PhaseB_R__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_5_PhaseB_R__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_5_PhaseB_R__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_5_PhaseB_R__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_5_PhaseB_R__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_5_PhaseB_R__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_5_PhaseB_R__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_5_PhaseB_R__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_5_PhaseB_R__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_5_PhaseB_R__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_5_PhaseB_R__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_5_PhaseB_R__0__PC EQU CYREG_PRT2_PC
P2_5_PhaseB_R__0__PC2 EQU CYREG_PRT2_PC2
P2_5_PhaseB_R__0__PORT EQU 2
P2_5_PhaseB_R__0__PS EQU CYREG_PRT2_PS
P2_5_PhaseB_R__0__SHIFT EQU 5
P2_5_PhaseB_R__DR EQU CYREG_PRT2_DR
P2_5_PhaseB_R__INTCFG EQU CYREG_PRT2_INTCFG
P2_5_PhaseB_R__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_5_PhaseB_R__MASK EQU 0x20
P2_5_PhaseB_R__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_5_PhaseB_R__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_5_PhaseB_R__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_5_PhaseB_R__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_5_PhaseB_R__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_5_PhaseB_R__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_5_PhaseB_R__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_5_PhaseB_R__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_5_PhaseB_R__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_5_PhaseB_R__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_5_PhaseB_R__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_5_PhaseB_R__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_5_PhaseB_R__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_5_PhaseB_R__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_5_PhaseB_R__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_5_PhaseB_R__PC EQU CYREG_PRT2_PC
P2_5_PhaseB_R__PC2 EQU CYREG_PRT2_PC2
P2_5_PhaseB_R__PORT EQU 2
P2_5_PhaseB_R__PS EQU CYREG_PRT2_PS
P2_5_PhaseB_R__SHIFT EQU 5

; P2_6_PhaseA_L
P2_6_PhaseA_L__0__DM__MASK EQU 0x1C0000
P2_6_PhaseA_L__0__DM__SHIFT EQU 18
P2_6_PhaseA_L__0__DR EQU CYREG_PRT2_DR
P2_6_PhaseA_L__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_6_PhaseA_L__0__HSIOM_MASK EQU 0x0F000000
P2_6_PhaseA_L__0__HSIOM_SHIFT EQU 24
P2_6_PhaseA_L__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_6_PhaseA_L__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_6_PhaseA_L__0__MASK EQU 0x40
P2_6_PhaseA_L__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_6_PhaseA_L__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_6_PhaseA_L__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_6_PhaseA_L__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_6_PhaseA_L__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_6_PhaseA_L__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_6_PhaseA_L__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_6_PhaseA_L__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_6_PhaseA_L__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_6_PhaseA_L__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_6_PhaseA_L__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_6_PhaseA_L__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_6_PhaseA_L__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_6_PhaseA_L__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_6_PhaseA_L__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_6_PhaseA_L__0__PC EQU CYREG_PRT2_PC
P2_6_PhaseA_L__0__PC2 EQU CYREG_PRT2_PC2
P2_6_PhaseA_L__0__PORT EQU 2
P2_6_PhaseA_L__0__PS EQU CYREG_PRT2_PS
P2_6_PhaseA_L__0__SHIFT EQU 6
P2_6_PhaseA_L__DR EQU CYREG_PRT2_DR
P2_6_PhaseA_L__INTCFG EQU CYREG_PRT2_INTCFG
P2_6_PhaseA_L__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_6_PhaseA_L__MASK EQU 0x40
P2_6_PhaseA_L__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_6_PhaseA_L__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_6_PhaseA_L__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_6_PhaseA_L__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_6_PhaseA_L__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_6_PhaseA_L__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_6_PhaseA_L__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_6_PhaseA_L__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_6_PhaseA_L__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_6_PhaseA_L__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_6_PhaseA_L__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_6_PhaseA_L__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_6_PhaseA_L__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_6_PhaseA_L__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_6_PhaseA_L__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_6_PhaseA_L__PC EQU CYREG_PRT2_PC
P2_6_PhaseA_L__PC2 EQU CYREG_PRT2_PC2
P2_6_PhaseA_L__PORT EQU 2
P2_6_PhaseA_L__PS EQU CYREG_PRT2_PS
P2_6_PhaseA_L__SHIFT EQU 6

; P2_7_PhaseB_L
P2_7_PhaseB_L__0__DM__MASK EQU 0xE00000
P2_7_PhaseB_L__0__DM__SHIFT EQU 21
P2_7_PhaseB_L__0__DR EQU CYREG_PRT2_DR
P2_7_PhaseB_L__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_7_PhaseB_L__0__HSIOM_MASK EQU 0xF0000000
P2_7_PhaseB_L__0__HSIOM_SHIFT EQU 28
P2_7_PhaseB_L__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_7_PhaseB_L__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_7_PhaseB_L__0__MASK EQU 0x80
P2_7_PhaseB_L__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_7_PhaseB_L__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_7_PhaseB_L__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_7_PhaseB_L__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_7_PhaseB_L__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_7_PhaseB_L__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_7_PhaseB_L__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_7_PhaseB_L__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_7_PhaseB_L__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_7_PhaseB_L__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_7_PhaseB_L__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_7_PhaseB_L__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_7_PhaseB_L__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_7_PhaseB_L__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_7_PhaseB_L__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_7_PhaseB_L__0__PC EQU CYREG_PRT2_PC
P2_7_PhaseB_L__0__PC2 EQU CYREG_PRT2_PC2
P2_7_PhaseB_L__0__PORT EQU 2
P2_7_PhaseB_L__0__PS EQU CYREG_PRT2_PS
P2_7_PhaseB_L__0__SHIFT EQU 7
P2_7_PhaseB_L__DR EQU CYREG_PRT2_DR
P2_7_PhaseB_L__INTCFG EQU CYREG_PRT2_INTCFG
P2_7_PhaseB_L__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_7_PhaseB_L__MASK EQU 0x80
P2_7_PhaseB_L__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_7_PhaseB_L__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_7_PhaseB_L__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_7_PhaseB_L__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_7_PhaseB_L__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_7_PhaseB_L__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_7_PhaseB_L__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_7_PhaseB_L__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_7_PhaseB_L__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_7_PhaseB_L__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_7_PhaseB_L__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_7_PhaseB_L__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_7_PhaseB_L__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_7_PhaseB_L__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_7_PhaseB_L__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_7_PhaseB_L__PC EQU CYREG_PRT2_PC
P2_7_PhaseB_L__PC2 EQU CYREG_PRT2_PC2
P2_7_PhaseB_L__PORT EQU 2
P2_7_PhaseB_L__PS EQU CYREG_PRT2_PS
P2_7_PhaseB_L__SHIFT EQU 7

; CapSense_ISR
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x8000
CapSense_ISR__INTC_NUMBER EQU 15
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC0000000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; CapSense_Sns
CapSense_Sns__0__DM__MASK EQU 0x07
CapSense_Sns__0__DM__SHIFT EQU 0
CapSense_Sns__0__DR EQU CYREG_PRT3_DR
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__0__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__0__HSIOM_SHIFT EQU 0
CapSense_Sns__0__INTCFG EQU CYREG_PRT3_INTCFG
CapSense_Sns__0__INTSTAT EQU CYREG_PRT3_INTSTAT
CapSense_Sns__0__MASK EQU 0x01
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__0__PC EQU CYREG_PRT3_PC
CapSense_Sns__0__PC2 EQU CYREG_PRT3_PC2
CapSense_Sns__0__PORT EQU 3
CapSense_Sns__0__PS EQU CYREG_PRT3_PS
CapSense_Sns__0__SHIFT EQU 0
CapSense_Sns__DR EQU CYREG_PRT3_DR
CapSense_Sns__INTCFG EQU CYREG_PRT3_INTCFG
CapSense_Sns__INTSTAT EQU CYREG_PRT3_INTSTAT
CapSense_Sns__MASK EQU 0x01
CapSense_Sns__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__PC EQU CYREG_PRT3_PC
CapSense_Sns__PC2 EQU CYREG_PRT3_PC2
CapSense_Sns__PORT EQU 3
CapSense_Sns__PS EQU CYREG_PRT3_PS
CapSense_Sns__ProximitySensor_0__PROX__DM__MASK EQU 0x07
CapSense_Sns__ProximitySensor_0__PROX__DM__SHIFT EQU 0
CapSense_Sns__ProximitySensor_0__PROX__DR EQU CYREG_PRT3_DR
CapSense_Sns__ProximitySensor_0__PROX__INTCFG EQU CYREG_PRT3_INTCFG
CapSense_Sns__ProximitySensor_0__PROX__INTSTAT EQU CYREG_PRT3_INTSTAT
CapSense_Sns__ProximitySensor_0__PROX__MASK EQU 0x01
CapSense_Sns__ProximitySensor_0__PROX__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__ProximitySensor_0__PROX__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__ProximitySensor_0__PROX__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__ProximitySensor_0__PROX__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__ProximitySensor_0__PROX__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__ProximitySensor_0__PROX__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__ProximitySensor_0__PROX__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__ProximitySensor_0__PROX__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__ProximitySensor_0__PROX__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__ProximitySensor_0__PROX__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__ProximitySensor_0__PROX__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__ProximitySensor_0__PROX__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__ProximitySensor_0__PROX__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__ProximitySensor_0__PROX__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__ProximitySensor_0__PROX__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__ProximitySensor_0__PROX__PC EQU CYREG_PRT3_PC
CapSense_Sns__ProximitySensor_0__PROX__PC2 EQU CYREG_PRT3_PC2
CapSense_Sns__ProximitySensor_0__PROX__PORT EQU 3
CapSense_Sns__ProximitySensor_0__PROX__PS EQU CYREG_PRT3_PS
CapSense_Sns__ProximitySensor_0__PROX__SHIFT EQU 0
CapSense_Sns__SHIFT EQU 0

; P2_2_VBatDiv
P2_2_VBatDiv__0__DM__MASK EQU 0x1C0
P2_2_VBatDiv__0__DM__SHIFT EQU 6
P2_2_VBatDiv__0__DR EQU CYREG_PRT2_DR
P2_2_VBatDiv__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_2_VBatDiv__0__HSIOM_MASK EQU 0x00000F00
P2_2_VBatDiv__0__HSIOM_SHIFT EQU 8
P2_2_VBatDiv__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_2_VBatDiv__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_2_VBatDiv__0__MASK EQU 0x04
P2_2_VBatDiv__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_2_VBatDiv__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_2_VBatDiv__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_2_VBatDiv__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_2_VBatDiv__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_2_VBatDiv__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_2_VBatDiv__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_2_VBatDiv__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_2_VBatDiv__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_2_VBatDiv__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_2_VBatDiv__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_2_VBatDiv__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_2_VBatDiv__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_2_VBatDiv__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_2_VBatDiv__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_2_VBatDiv__0__PC EQU CYREG_PRT2_PC
P2_2_VBatDiv__0__PC2 EQU CYREG_PRT2_PC2
P2_2_VBatDiv__0__PORT EQU 2
P2_2_VBatDiv__0__PS EQU CYREG_PRT2_PS
P2_2_VBatDiv__0__SHIFT EQU 2
P2_2_VBatDiv__DR EQU CYREG_PRT2_DR
P2_2_VBatDiv__INTCFG EQU CYREG_PRT2_INTCFG
P2_2_VBatDiv__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_2_VBatDiv__MASK EQU 0x04
P2_2_VBatDiv__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_2_VBatDiv__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_2_VBatDiv__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_2_VBatDiv__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_2_VBatDiv__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_2_VBatDiv__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_2_VBatDiv__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_2_VBatDiv__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_2_VBatDiv__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_2_VBatDiv__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_2_VBatDiv__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_2_VBatDiv__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_2_VBatDiv__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_2_VBatDiv__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_2_VBatDiv__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_2_VBatDiv__PC EQU CYREG_PRT2_PC
P2_2_VBatDiv__PC2 EQU CYREG_PRT2_PC2
P2_2_VBatDiv__PORT EQU 2
P2_2_VBatDiv__PS EQU CYREG_PRT2_PS
P2_2_VBatDiv__SHIFT EQU 2

; P0_7_Button
P0_7_Button__0__DM__MASK EQU 0xE00000
P0_7_Button__0__DM__SHIFT EQU 21
P0_7_Button__0__DR EQU CYREG_PRT0_DR
P0_7_Button__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_7_Button__0__HSIOM_MASK EQU 0xF0000000
P0_7_Button__0__HSIOM_SHIFT EQU 28
P0_7_Button__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_7_Button__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_7_Button__0__MASK EQU 0x80
P0_7_Button__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_7_Button__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_7_Button__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_7_Button__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_7_Button__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_7_Button__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_7_Button__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_7_Button__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_7_Button__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_7_Button__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_7_Button__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_7_Button__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_7_Button__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_7_Button__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_7_Button__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_7_Button__0__PC EQU CYREG_PRT0_PC
P0_7_Button__0__PC2 EQU CYREG_PRT0_PC2
P0_7_Button__0__PORT EQU 0
P0_7_Button__0__PS EQU CYREG_PRT0_PS
P0_7_Button__0__SHIFT EQU 7
P0_7_Button__DR EQU CYREG_PRT0_DR
P0_7_Button__INTCFG EQU CYREG_PRT0_INTCFG
P0_7_Button__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_7_Button__MASK EQU 0x80
P0_7_Button__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_7_Button__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_7_Button__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_7_Button__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_7_Button__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_7_Button__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_7_Button__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_7_Button__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_7_Button__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_7_Button__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_7_Button__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_7_Button__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_7_Button__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_7_Button__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_7_Button__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_7_Button__PC EQU CYREG_PRT0_PC
P0_7_Button__PC2 EQU CYREG_PRT0_PC2
P0_7_Button__PORT EQU 0
P0_7_Button__PS EQU CYREG_PRT0_PS
P0_7_Button__SHIFT EQU 7

; P4_1_RedLED
P4_1_RedLED__0__DM__MASK EQU 0x38
P4_1_RedLED__0__DM__SHIFT EQU 3
P4_1_RedLED__0__DR EQU CYREG_PRT4_DR
P4_1_RedLED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
P4_1_RedLED__0__HSIOM_MASK EQU 0x000000F0
P4_1_RedLED__0__HSIOM_SHIFT EQU 4
P4_1_RedLED__0__INTCFG EQU CYREG_PRT4_INTCFG
P4_1_RedLED__0__INTSTAT EQU CYREG_PRT4_INTSTAT
P4_1_RedLED__0__MASK EQU 0x02
P4_1_RedLED__0__PC EQU CYREG_PRT4_PC
P4_1_RedLED__0__PC2 EQU CYREG_PRT4_PC2
P4_1_RedLED__0__PORT EQU 4
P4_1_RedLED__0__PS EQU CYREG_PRT4_PS
P4_1_RedLED__0__SHIFT EQU 1
P4_1_RedLED__DR EQU CYREG_PRT4_DR
P4_1_RedLED__INTCFG EQU CYREG_PRT4_INTCFG
P4_1_RedLED__INTSTAT EQU CYREG_PRT4_INTSTAT
P4_1_RedLED__MASK EQU 0x02
P4_1_RedLED__PC EQU CYREG_PRT4_PC
P4_1_RedLED__PC2 EQU CYREG_PRT4_PC2
P4_1_RedLED__PORT EQU 4
P4_1_RedLED__PS EQU CYREG_PRT4_PS
P4_1_RedLED__SHIFT EQU 1

; P0_0_PWM_R
P0_0_PWM_R__0__DM__MASK EQU 0x07
P0_0_PWM_R__0__DM__SHIFT EQU 0
P0_0_PWM_R__0__DR EQU CYREG_PRT0_DR
P0_0_PWM_R__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_0_PWM_R__0__HSIOM_MASK EQU 0x0000000F
P0_0_PWM_R__0__HSIOM_SHIFT EQU 0
P0_0_PWM_R__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_0_PWM_R__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_0_PWM_R__0__MASK EQU 0x01
P0_0_PWM_R__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
P0_0_PWM_R__0__OUT_SEL_SHIFT EQU 0
P0_0_PWM_R__0__OUT_SEL_VAL EQU 1
P0_0_PWM_R__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_0_PWM_R__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_0_PWM_R__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_0_PWM_R__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_0_PWM_R__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_0_PWM_R__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_0_PWM_R__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_0_PWM_R__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_0_PWM_R__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_0_PWM_R__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_0_PWM_R__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_0_PWM_R__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_0_PWM_R__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_0_PWM_R__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_0_PWM_R__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_0_PWM_R__0__PC EQU CYREG_PRT0_PC
P0_0_PWM_R__0__PC2 EQU CYREG_PRT0_PC2
P0_0_PWM_R__0__PORT EQU 0
P0_0_PWM_R__0__PS EQU CYREG_PRT0_PS
P0_0_PWM_R__0__SHIFT EQU 0
P0_0_PWM_R__DR EQU CYREG_PRT0_DR
P0_0_PWM_R__INTCFG EQU CYREG_PRT0_INTCFG
P0_0_PWM_R__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_0_PWM_R__MASK EQU 0x01
P0_0_PWM_R__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_0_PWM_R__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_0_PWM_R__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_0_PWM_R__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_0_PWM_R__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_0_PWM_R__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_0_PWM_R__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_0_PWM_R__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_0_PWM_R__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_0_PWM_R__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_0_PWM_R__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_0_PWM_R__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_0_PWM_R__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_0_PWM_R__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_0_PWM_R__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_0_PWM_R__PC EQU CYREG_PRT0_PC
P0_0_PWM_R__PC2 EQU CYREG_PRT0_PC2
P0_0_PWM_R__PORT EQU 0
P0_0_PWM_R__PS EQU CYREG_PRT0_PS
P0_0_PWM_R__SHIFT EQU 0

; P0_1_DIR_R
P0_1_DIR_R__0__DM__MASK EQU 0x38
P0_1_DIR_R__0__DM__SHIFT EQU 3
P0_1_DIR_R__0__DR EQU CYREG_PRT0_DR
P0_1_DIR_R__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_1_DIR_R__0__HSIOM_MASK EQU 0x000000F0
P0_1_DIR_R__0__HSIOM_SHIFT EQU 4
P0_1_DIR_R__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_1_DIR_R__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_1_DIR_R__0__MASK EQU 0x02
P0_1_DIR_R__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_1_DIR_R__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_1_DIR_R__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_1_DIR_R__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_1_DIR_R__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_1_DIR_R__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_1_DIR_R__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_1_DIR_R__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_1_DIR_R__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_1_DIR_R__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_1_DIR_R__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_1_DIR_R__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_1_DIR_R__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_1_DIR_R__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_1_DIR_R__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_1_DIR_R__0__PC EQU CYREG_PRT0_PC
P0_1_DIR_R__0__PC2 EQU CYREG_PRT0_PC2
P0_1_DIR_R__0__PORT EQU 0
P0_1_DIR_R__0__PS EQU CYREG_PRT0_PS
P0_1_DIR_R__0__SHIFT EQU 1
P0_1_DIR_R__DR EQU CYREG_PRT0_DR
P0_1_DIR_R__INTCFG EQU CYREG_PRT0_INTCFG
P0_1_DIR_R__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_1_DIR_R__MASK EQU 0x02
P0_1_DIR_R__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_1_DIR_R__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_1_DIR_R__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_1_DIR_R__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_1_DIR_R__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_1_DIR_R__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_1_DIR_R__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_1_DIR_R__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_1_DIR_R__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_1_DIR_R__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_1_DIR_R__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_1_DIR_R__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_1_DIR_R__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_1_DIR_R__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_1_DIR_R__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_1_DIR_R__PC EQU CYREG_PRT0_PC
P0_1_DIR_R__PC2 EQU CYREG_PRT0_PC2
P0_1_DIR_R__PORT EQU 0
P0_1_DIR_R__PS EQU CYREG_PRT0_PS
P0_1_DIR_R__SHIFT EQU 1

; P0_2_PWM_L
P0_2_PWM_L__0__DM__MASK EQU 0x1C0
P0_2_PWM_L__0__DM__SHIFT EQU 6
P0_2_PWM_L__0__DR EQU CYREG_PRT0_DR
P0_2_PWM_L__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_2_PWM_L__0__HSIOM_MASK EQU 0x00000F00
P0_2_PWM_L__0__HSIOM_SHIFT EQU 8
P0_2_PWM_L__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_2_PWM_L__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_2_PWM_L__0__MASK EQU 0x04
P0_2_PWM_L__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
P0_2_PWM_L__0__OUT_SEL_SHIFT EQU 4
P0_2_PWM_L__0__OUT_SEL_VAL EQU 3
P0_2_PWM_L__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_2_PWM_L__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_2_PWM_L__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_2_PWM_L__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_2_PWM_L__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_2_PWM_L__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_2_PWM_L__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_2_PWM_L__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_2_PWM_L__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_2_PWM_L__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_2_PWM_L__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_2_PWM_L__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_2_PWM_L__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_2_PWM_L__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_2_PWM_L__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_2_PWM_L__0__PC EQU CYREG_PRT0_PC
P0_2_PWM_L__0__PC2 EQU CYREG_PRT0_PC2
P0_2_PWM_L__0__PORT EQU 0
P0_2_PWM_L__0__PS EQU CYREG_PRT0_PS
P0_2_PWM_L__0__SHIFT EQU 2
P0_2_PWM_L__DR EQU CYREG_PRT0_DR
P0_2_PWM_L__INTCFG EQU CYREG_PRT0_INTCFG
P0_2_PWM_L__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_2_PWM_L__MASK EQU 0x04
P0_2_PWM_L__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_2_PWM_L__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_2_PWM_L__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_2_PWM_L__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_2_PWM_L__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_2_PWM_L__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_2_PWM_L__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_2_PWM_L__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_2_PWM_L__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_2_PWM_L__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_2_PWM_L__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_2_PWM_L__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_2_PWM_L__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_2_PWM_L__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_2_PWM_L__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_2_PWM_L__PC EQU CYREG_PRT0_PC
P0_2_PWM_L__PC2 EQU CYREG_PRT0_PC2
P0_2_PWM_L__PORT EQU 0
P0_2_PWM_L__PS EQU CYREG_PRT0_PS
P0_2_PWM_L__SHIFT EQU 2

; P0_3_DIR_L
P0_3_DIR_L__0__DM__MASK EQU 0xE00
P0_3_DIR_L__0__DM__SHIFT EQU 9
P0_3_DIR_L__0__DR EQU CYREG_PRT0_DR
P0_3_DIR_L__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_3_DIR_L__0__HSIOM_MASK EQU 0x0000F000
P0_3_DIR_L__0__HSIOM_SHIFT EQU 12
P0_3_DIR_L__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_3_DIR_L__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_3_DIR_L__0__MASK EQU 0x08
P0_3_DIR_L__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_3_DIR_L__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_3_DIR_L__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_3_DIR_L__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_3_DIR_L__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_3_DIR_L__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_3_DIR_L__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_3_DIR_L__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_3_DIR_L__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_3_DIR_L__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_3_DIR_L__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_3_DIR_L__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_3_DIR_L__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_3_DIR_L__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_3_DIR_L__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_3_DIR_L__0__PC EQU CYREG_PRT0_PC
P0_3_DIR_L__0__PC2 EQU CYREG_PRT0_PC2
P0_3_DIR_L__0__PORT EQU 0
P0_3_DIR_L__0__PS EQU CYREG_PRT0_PS
P0_3_DIR_L__0__SHIFT EQU 3
P0_3_DIR_L__DR EQU CYREG_PRT0_DR
P0_3_DIR_L__INTCFG EQU CYREG_PRT0_INTCFG
P0_3_DIR_L__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_3_DIR_L__MASK EQU 0x08
P0_3_DIR_L__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_3_DIR_L__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_3_DIR_L__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_3_DIR_L__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_3_DIR_L__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_3_DIR_L__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_3_DIR_L__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_3_DIR_L__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_3_DIR_L__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_3_DIR_L__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_3_DIR_L__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_3_DIR_L__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_3_DIR_L__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_3_DIR_L__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_3_DIR_L__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_3_DIR_L__PC EQU CYREG_PRT0_PC
P0_3_DIR_L__PC2 EQU CYREG_PRT0_PC2
P0_3_DIR_L__PORT EQU 0
P0_3_DIR_L__PS EQU CYREG_PRT0_PS
P0_3_DIR_L__SHIFT EQU 3

; P4_0_Debug
P4_0_Debug__0__DM__MASK EQU 0x07
P4_0_Debug__0__DM__SHIFT EQU 0
P4_0_Debug__0__DR EQU CYREG_PRT4_DR
P4_0_Debug__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
P4_0_Debug__0__HSIOM_MASK EQU 0x0000000F
P4_0_Debug__0__HSIOM_SHIFT EQU 0
P4_0_Debug__0__INTCFG EQU CYREG_PRT4_INTCFG
P4_0_Debug__0__INTSTAT EQU CYREG_PRT4_INTSTAT
P4_0_Debug__0__MASK EQU 0x01
P4_0_Debug__0__PC EQU CYREG_PRT4_PC
P4_0_Debug__0__PC2 EQU CYREG_PRT4_PC2
P4_0_Debug__0__PORT EQU 4
P4_0_Debug__0__PS EQU CYREG_PRT4_PS
P4_0_Debug__0__SHIFT EQU 0
P4_0_Debug__DR EQU CYREG_PRT4_DR
P4_0_Debug__INTCFG EQU CYREG_PRT4_INTCFG
P4_0_Debug__INTSTAT EQU CYREG_PRT4_INTSTAT
P4_0_Debug__MASK EQU 0x01
P4_0_Debug__PC EQU CYREG_PRT4_PC
P4_0_Debug__PC2 EQU CYREG_PRT4_PC2
P4_0_Debug__PORT EQU 4
P4_0_Debug__PS EQU CYREG_PRT4_PS
P4_0_Debug__SHIFT EQU 0

; Clock_PWM
Clock_PWM__DIVIDER_MASK EQU 0x0000FFFF
Clock_PWM__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_PWM__ENABLE_MASK EQU 0x80000000
Clock_PWM__MASK EQU 0x80000000
Clock_PWM__REGISTER EQU CYREG_CLK_DIVIDER_C00

; P2_1_Temp
P2_1_Temp__0__DM__MASK EQU 0x38
P2_1_Temp__0__DM__SHIFT EQU 3
P2_1_Temp__0__DR EQU CYREG_PRT2_DR
P2_1_Temp__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_1_Temp__0__HSIOM_MASK EQU 0x000000F0
P2_1_Temp__0__HSIOM_SHIFT EQU 4
P2_1_Temp__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_1_Temp__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_1_Temp__0__MASK EQU 0x02
P2_1_Temp__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_1_Temp__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_1_Temp__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_1_Temp__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_1_Temp__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_1_Temp__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_1_Temp__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_1_Temp__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_1_Temp__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_1_Temp__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_1_Temp__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_1_Temp__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_1_Temp__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_1_Temp__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_1_Temp__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_1_Temp__0__PC EQU CYREG_PRT2_PC
P2_1_Temp__0__PC2 EQU CYREG_PRT2_PC2
P2_1_Temp__0__PORT EQU 2
P2_1_Temp__0__PS EQU CYREG_PRT2_PS
P2_1_Temp__0__SHIFT EQU 1
P2_1_Temp__DR EQU CYREG_PRT2_DR
P2_1_Temp__INTCFG EQU CYREG_PRT2_INTCFG
P2_1_Temp__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_1_Temp__MASK EQU 0x02
P2_1_Temp__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_1_Temp__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_1_Temp__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_1_Temp__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_1_Temp__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_1_Temp__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_1_Temp__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_1_Temp__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_1_Temp__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_1_Temp__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_1_Temp__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_1_Temp__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_1_Temp__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_1_Temp__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_1_Temp__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_1_Temp__PC EQU CYREG_PRT2_PC
P2_1_Temp__PC2 EQU CYREG_PRT2_PC2
P2_1_Temp__PORT EQU 2
P2_1_Temp__PS EQU CYREG_PRT2_PS
P2_1_Temp__SHIFT EQU 1

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC4A
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC4A_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
