;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-11, 0
	SUB 201, @120
	SUB 201, @120
	SUB @-11, 0
	SUB @-11, 0
	SUB @13, 0
	SUB @-11, 0
	SPL 0, <11
	CMP 3, @20
	SUB 201, @120
	SUB -7, <-119
	ADD 201, @120
	SUB @124, 106
	CMP @13, 0
	CMP @13, 0
	CMP 3, @20
	CMP 3, @20
	CMP 3, @20
	JMZ @76, #-100
	SUB 3, @20
	DAT #-7, #-110
	DAT #-7, #-110
	SUB @13, 0
	JMZ @76, #-100
	ADD 3, @20
	SUB 3, @20
	JMZ @76, #-100
	JMZ @76, #-100
	DAT #-7, #-110
	SUB @13, 0
	CMP @-127, 100
	SUB @13, 0
	SUB 31, 200
	ADD #-167, 107
	CMP @13, 0
	SUB 1, 0
	ADD 201, @120
	SUB @-11, 0
	DJN -1, @-20
	SUB -316, @10
	ADD @13, 0
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP 201, @120
	CMP -207, <-120
