INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/16bitcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/8bitcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD8L
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArtTop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/FramesToSec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FramesToSec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/Hex7Seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/PixelPosition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PixelPosition
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/PixelProcesssor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PixelProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/labVGA_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labVGA_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sim_1/new/simProvidedTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSyncs
INFO: [VRFC 10-311] analyzing module check_the_sync_signals
INFO: [VRFC 10-311] analyzing module check_the_rgb_signals
