{
  "retracted": false,
  "timestamp": 1561939200000,
  "updates": [
    {
      "timestamp": 1585209731508,
      "identifier": {
        "doi": "10.1016/j.vlsi.2019.04.006"
      },
      "type": "erratum"
    }
  ],
  "identifier": {
    "doi": "10.1016/j.vlsi.2017.02.002"
  },
  "publisher": "Elsevier BV",
  "title": "Corrigendum to “Scaling equations for the accurate prediction of CMOS device performance from 180 nm to 7 nm” [Integr. VLSI J. 58 (2017) 74–81]"
}
