# Reading pref.tcl
# do Projeto2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Estudo/Eletrônica Digital/P2/lcd_controller_v2_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:02:23 on Apr 06,2021
# vcom -reportprogress 300 -93 -work work D:/Estudo/Eletrônica Digital/P2/lcd_controller_v2_1.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open D:/Estudo/Eletrônica Digital/P2/simulation/modelsim/rtl_work/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "D:/Estudo/Eletrônica Digital/P2/simulation/modelsim/rtl_work/_temp/vcomqb15ez".
# ** Note: D:/Estudo/Eletrônica Digital/P2/lcd_controller_v2_1.vhd(48): VHDL Compiler exiting
# End time: 09:02:23 on Apr 06,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Projeto2_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {D:/Estudo/Eletrônica Digital/P2/lcd_controller_v2_1.vhd}"
