$date
	Sun May 14 12:14:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mem_to_reg_tb $end
$var wire 32 ! selected [31:0] $end
$var reg 32 " alu_result [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ mem_data [31:0] $end
$var reg 2 % mem_to_reg [1:0] $end
$var reg 32 & pc_4 [31:0] $end
$scope module uut $end
$var wire 32 ' alu_result [31:0] $end
$var wire 1 # clk $end
$var wire 32 ( mem_data [31:0] $end
$var wire 2 ) mem_to_reg [1:0] $end
$var wire 32 * pc_4 [31:0] $end
$var reg 32 + selected [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
b100 *
bx )
b10100 (
b1111 '
b100 &
bx %
b10100 $
0#
b1111 "
bx !
$end
#5000
1#
#10000
0#
b0 %
b0 )
#15000
b1111 !
b1111 +
1#
#20000
0#
b1 %
b1 )
#25000
b10100 !
b10100 +
1#
#30000
0#
b10 %
b10 )
#35000
b1000 !
b1000 +
1#
#40000
0#
b11 %
b11 )
#45000
1#
#50000
0#
