# UVM_FULL_ADDER
This project demonstrates the design and functional verification of a 1-bit Full Adder using Universal Verification Methodology (UVM). The goal is to validate the functionality of the DUT (Design Under Test) by applying exhaustive stimulus and checking correctness using a UVM scoreboard.
