verilog xil_defaultlib --include "../../../../robo-digger-project-work.gen/sources_1/bd/soc_pwm/ipshared/3cbc" --include "../../../../robo-digger-project-work.gen/sources_1/bd/soc_pwm/ipshared/ec67/hdl" \
"../../../bd/soc_pwm/ip/soc_pwm_clk_wiz_0/soc_pwm_clk_wiz_0_clk_wiz.v" \
"../../../bd/soc_pwm/ip/soc_pwm_clk_wiz_0/soc_pwm_clk_wiz_0.v" \
"../../../bd/soc_pwm/ip/soc_pwm_lmb_bram_0/sim/soc_pwm_lmb_bram_0.v" \
"../../../bd/soc_pwm/ip/soc_pwm_microblaze_riscv_0_axi_periph_imp_xbar_0/sim/soc_pwm_microblaze_riscv_0_axi_periph_imp_xbar_0.v" \
"../../../bd/soc_pwm/ip/soc_pwm_microblaze_riscv_0_xlconcat_0/sim/soc_pwm_microblaze_riscv_0_xlconcat_0.v" \
"../../../bd/soc_pwm/ipshared/bde8/hdl/myip_pwm_slave_lite_v1_0_S00_AXI.v" \
"../../../bd/soc_pwm/ipshared/bde8/src/countre.v" \
"../../../bd/soc_pwm/ipshared/bde8/src/test.v" \
"../../../bd/soc_pwm/ipshared/bde8/hdl/myip_pwm.v" \
"../../../bd/soc_pwm/ip/soc_pwm_myip_pwm_0_0/sim/soc_pwm_myip_pwm_0_0.v" \
"../../../bd/soc_pwm/ip/soc_pwm_myip_pwm_1_0/sim/soc_pwm_myip_pwm_1_0.v" \
"../../../bd/soc_pwm/ip/soc_pwm_myip_pwm_1_1/sim/soc_pwm_myip_pwm_1_1.v" \
"../../../bd/soc_pwm/ip/soc_pwm_myip_pwm_1_2/sim/soc_pwm_myip_pwm_1_2.v" \
"../../../bd/soc_pwm/ip/soc_pwm_myip_pwm_1_3/sim/soc_pwm_myip_pwm_1_3.v" \
"../../../bd/soc_pwm/ip/soc_pwm_myip_pwm_1_4/sim/soc_pwm_myip_pwm_1_4.v" \
"../../../bd/soc_pwm/ip/soc_pwm_myip_pwm_1_5/sim/soc_pwm_myip_pwm_1_5.v" \
"../../../bd/soc_pwm/ip/soc_pwm_myip_pwm_1_6/sim/soc_pwm_myip_pwm_1_6.v" \
"../../../bd/soc_pwm/sim/soc_pwm.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
