// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _row_filter_HH_
#define _row_filter_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "row_filter_l_bordGfk.h"

namespace ap_rtl {

struct row_filter : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<40> > p_src_V_V_dout;
    sc_in< sc_logic > p_src_V_V_empty_n;
    sc_out< sc_logic > p_src_V_V_read;
    sc_out< sc_lv<35> > p_dst_data_stream_V_V_din;
    sc_in< sc_logic > p_dst_data_stream_V_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_V_V_write;
    sc_in< sc_lv<1> > p_anchor_x_dout;
    sc_in< sc_logic > p_anchor_x_empty_n;
    sc_out< sc_logic > p_anchor_x_read;
    sc_in< sc_lv<32> > rows_dout;
    sc_in< sc_logic > rows_empty_n;
    sc_out< sc_logic > rows_read;
    sc_in< sc_lv<32> > cols_dout;
    sc_in< sc_logic > cols_empty_n;
    sc_out< sc_logic > cols_read;


    // Module declarations
    row_filter(sc_module_name name);
    SC_HAS_PROCESS(row_filter);

    ~row_filter();

    sc_trace_file* mVcdFile;

    row_filter_l_bordGfk* l_border_buf_0_val_s_U;
    row_filter_l_bordGfk* r_border_buf_0_val_s_U;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > p_src_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_4_i_reg_979;
    sc_signal< sc_logic > p_dst_data_stream_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<1> > tmp_9_i_reg_1007;
    sc_signal< sc_lv<1> > tmp_9_i_reg_1007_pp0_iter4_reg;
    sc_signal< sc_logic > p_anchor_x_blk_n;
    sc_signal< sc_logic > rows_blk_n;
    sc_signal< sc_logic > cols_blk_n;
    sc_signal< sc_lv<32> > t_V_1_reg_235;
    sc_signal< sc_lv<32> > heightloop_reg_909;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > cols_read_reg_914;
    sc_signal< sc_lv<1> > index_reg_920;
    sc_signal< sc_lv<32> > index_cast_i1_cast_fu_246_p3;
    sc_signal< sc_lv<32> > index_cast_i1_cast_reg_928;
    sc_signal< sc_lv<32> > right_border_fu_254_p2;
    sc_signal< sc_lv<32> > right_border_reg_933;
    sc_signal< sc_lv<32> > stop_fu_260_p2;
    sc_signal< sc_lv<32> > stop_reg_941;
    sc_signal< sc_lv<32> > tmp_1_i_fu_266_p2;
    sc_signal< sc_lv<32> > tmp_1_i_reg_946;
    sc_signal< sc_lv<32> > tmp_2_cast_i_cast_fu_272_p3;
    sc_signal< sc_lv<32> > tmp_2_cast_i_cast_reg_951;
    sc_signal< sc_lv<1> > exitcond1_i_fu_280_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > i_V_fu_285_p2;
    sc_signal< sc_lv<32> > i_V_reg_965;
    sc_signal< sc_lv<1> > exitcond2_i_fu_291_p2;
    sc_signal< sc_lv<1> > exitcond2_i_reg_970;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond2_i_reg_970_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond2_i_reg_970_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond2_i_reg_970_pp0_iter3_reg;
    sc_signal< sc_lv<32> > j_V_fu_296_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_4_i_fu_307_p2;
    sc_signal< sc_lv<1> > tmp_5_i_fu_312_p2;
    sc_signal< sc_lv<1> > tmp_5_i_reg_983;
    sc_signal< sc_lv<1> > tmp_5_i_reg_983_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_cond_i_fu_329_p2;
    sc_signal< sc_lv<1> > or_cond_i_reg_987;
    sc_signal< sc_lv<1> > or_cond_i_reg_987_pp0_iter1_reg;
    sc_signal< sc_lv<32> > col_assign_fu_335_p2;
    sc_signal< sc_lv<32> > col_assign_reg_991;
    sc_signal< sc_lv<32> > col_assign_reg_991_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_cond1_i_fu_345_p2;
    sc_signal< sc_lv<1> > or_cond1_i_reg_996;
    sc_signal< sc_lv<1> > or_cond1_i_reg_996_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_cond1_i_reg_996_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_cond1_i_reg_996_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_8_i_fu_351_p2;
    sc_signal< sc_lv<1> > tmp_8_i_reg_1002;
    sc_signal< sc_lv<1> > tmp_8_i_reg_1002_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_8_i_reg_1002_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_8_i_reg_1002_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_9_i_fu_356_p2;
    sc_signal< sc_lv<1> > tmp_9_i_reg_1007_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_9_i_reg_1007_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_9_i_reg_1007_pp0_iter3_reg;
    sc_signal< sc_lv<32> > x_i_fu_402_p3;
    sc_signal< sc_lv<32> > x_i_reg_1011;
    sc_signal< sc_lv<32> > x_i_reg_1011_pp0_iter1_reg;
    sc_signal< sc_lv<32> > x_i_reg_1011_pp0_iter2_reg;
    sc_signal< sc_lv<40> > row_buf_0_val_0_V_12_fu_460_p3;
    sc_signal< sc_lv<40> > row_buf_0_val_0_V_12_reg_1017;
    sc_signal< sc_lv<40> > row_buf_0_val_0_V_12_reg_1017_pp0_iter3_reg;
    sc_signal< sc_lv<35> > tmp_V_1_fu_779_p3;
    sc_signal< sc_lv<35> > tmp_V_1_reg_1032;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<3> > l_border_buf_0_val_s_address0;
    sc_signal< sc_logic > l_border_buf_0_val_s_ce0;
    sc_signal< sc_logic > l_border_buf_0_val_s_we0;
    sc_signal< sc_lv<3> > l_border_buf_0_val_s_address1;
    sc_signal< sc_logic > l_border_buf_0_val_s_ce1;
    sc_signal< sc_lv<40> > l_border_buf_0_val_s_q1;
    sc_signal< sc_lv<3> > r_border_buf_0_val_s_address0;
    sc_signal< sc_logic > r_border_buf_0_val_s_ce0;
    sc_signal< sc_logic > r_border_buf_0_val_s_we0;
    sc_signal< sc_lv<3> > r_border_buf_0_val_s_address1;
    sc_signal< sc_logic > r_border_buf_0_val_s_ce1;
    sc_signal< sc_lv<40> > r_border_buf_0_val_s_q1;
    sc_signal< sc_lv<32> > t_V_reg_224;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<64> > tmp_45_i_fu_423_p1;
    sc_signal< sc_lv<64> > tmp_50_i_fu_482_p1;
    sc_signal< sc_lv<64> > tmp_51_i_fu_490_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<40> > row_buf_0_val_0_V_s_fu_94;
    sc_signal< sc_lv<40> > src_kernel_winX_temp_fu_98;
    sc_signal< sc_lv<40> > src_kernel_winX_temp_11_fu_509_p3;
    sc_signal< sc_lv<40> > src_kernel_winX_temp_1_fu_102;
    sc_signal< sc_lv<40> > src_kernel_winX_temp_2_fu_106;
    sc_signal< sc_lv<40> > src_kernel_winX_temp_3_fu_110;
    sc_signal< sc_lv<40> > src_kernel_winX_temp_4_fu_114;
    sc_signal< sc_lv<40> > src_kernel_winX_temp_5_fu_118;
    sc_signal< sc_lv<40> > row_buf_0_val_0_V_1_fu_122;
    sc_signal< sc_lv<40> > row_buf_0_val_0_V_2_fu_126;
    sc_signal< sc_lv<40> > row_buf_val_V_0_0_2_1_fu_439_p3;
    sc_signal< sc_lv<40> > row_buf_0_val_0_V_3_fu_130;
    sc_signal< sc_lv<40> > row_buf_0_val_0_V_10_fu_446_p3;
    sc_signal< sc_lv<40> > row_buf_0_val_0_V_4_fu_134;
    sc_signal< sc_lv<40> > row_buf_0_val_0_V_11_fu_453_p3;
    sc_signal< sc_lv<1> > ult_fu_318_p2;
    sc_signal< sc_lv<1> > rev_fu_323_p2;
    sc_signal< sc_lv<1> > tmp_7_i_fu_340_p2;
    sc_signal< sc_lv<32> > p_assign_fu_302_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_362_p3;
    sc_signal< sc_lv<1> > tmp_38_i_fu_376_p2;
    sc_signal< sc_lv<1> > rev1_fu_370_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_387_p3;
    sc_signal< sc_lv<1> > or_cond_i_i_fu_381_p2;
    sc_signal< sc_lv<32> > p_assign_1_i_fu_395_p3;
    sc_signal< sc_lv<32> > col_assign_2_i_fu_486_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_505_p2;
    sc_signal< sc_lv<40> > sel_tmp3_fu_498_p3;
    sc_signal< sc_lv<40> > OP1_V_1_0_0_i_fu_535_p0;
    sc_signal< sc_lv<40> > OP1_V_1_0_0_1_i_fu_539_p0;
    sc_signal< sc_lv<40> > tmp_7_fu_543_p0;
    sc_signal< sc_lv<40> > tmp_7_fu_543_p1;
    sc_signal< sc_lv<41> > OP1_V_1_0_0_i_fu_535_p1;
    sc_signal< sc_lv<41> > OP1_V_1_0_0_1_i_fu_539_p1;
    sc_signal< sc_lv<41> > addconv_i_fu_549_p2;
    sc_signal< sc_lv<40> > tmp_73_0_0_2_cast_i_s_fu_559_p0;
    sc_signal< sc_lv<40> > tmp_73_0_0_3_cast_i_s_fu_563_p0;
    sc_signal< sc_lv<40> > tmp_8_fu_567_p0;
    sc_signal< sc_lv<40> > tmp_8_fu_567_p1;
    sc_signal< sc_lv<41> > tmp_73_0_0_2_cast_i_s_fu_559_p1;
    sc_signal< sc_lv<41> > tmp_73_0_0_3_cast_i_s_fu_563_p1;
    sc_signal< sc_lv<41> > tmp_fu_573_p2;
    sc_signal< sc_lv<40> > tmp_7_fu_543_p2;
    sc_signal< sc_lv<40> > tmp_8_fu_567_p2;
    sc_signal< sc_lv<42> > tmp_cast_fu_579_p1;
    sc_signal< sc_lv<42> > p_Val2_11_0_0_1_ca_fu_555_p1;
    sc_signal< sc_lv<42> > p_Val2_11_0_0_3_i_fu_591_p2;
    sc_signal< sc_lv<40> > tmp_73_0_0_4_cast_i_fu_601_p0;
    sc_signal< sc_lv<40> > tmp_6_fu_605_p0;
    sc_signal< sc_lv<35> > tmp_3_fu_583_p1;
    sc_signal< sc_lv<35> > tmp_5_fu_587_p1;
    sc_signal< sc_lv<40> > tmp_73_0_0_5_cast_i_s_fu_615_p0;
    sc_signal< sc_lv<40> > tmp_9_fu_619_p0;
    sc_signal< sc_lv<43> > p_Val2_11_0_0_3_ca_fu_597_p1;
    sc_signal< sc_lv<43> > tmp_73_0_0_4_cast_i_fu_601_p1;
    sc_signal< sc_lv<41> > tmp_73_0_0_5_cast_i_s_fu_615_p1;
    sc_signal< sc_lv<41> > tmp_73_0_0_6_cast_i_s_fu_623_p1;
    sc_signal< sc_lv<41> > tmp8_fu_637_p2;
    sc_signal< sc_lv<43> > tmp112_cast_fu_643_p1;
    sc_signal< sc_lv<43> > tmp7_fu_631_p2;
    sc_signal< sc_lv<43> > p_Val2_11_0_0_6_i_fu_647_p2;
    sc_signal< sc_lv<35> > tmp_4_fu_609_p2;
    sc_signal< sc_lv<35> > tmp_9_fu_619_p1;
    sc_signal< sc_lv<35> > tmp_6_fu_605_p1;
    sc_signal< sc_lv<35> > tmp_10_fu_627_p1;
    sc_signal< sc_lv<35> > tmp10_fu_667_p2;
    sc_signal< sc_lv<35> > tmp9_fu_661_p2;
    sc_signal< sc_lv<8> > tmp_s_fu_687_p4;
    sc_signal< sc_lv<1> > newsignbit_fu_679_p3;
    sc_signal< sc_lv<1> > p_not_i_i_i_i_fu_697_p2;
    sc_signal< sc_lv<1> > isneg_fu_653_p3;
    sc_signal< sc_lv<1> > brmerge_i_i_i_i_fu_703_p2;
    sc_signal< sc_lv<1> > tmp_1_i_i_i_fu_709_p2;
    sc_signal< sc_lv<1> > p_not38_i_i_i_i_fu_727_p2;
    sc_signal< sc_lv<1> > newsignbit_0_not_i_i_fu_721_p2;
    sc_signal< sc_lv<1> > brmerge39_i_i_i_i_fu_733_p2;
    sc_signal< sc_lv<1> > underflow_fu_739_p2;
    sc_signal< sc_lv<1> > overflow_fu_715_p2;
    sc_signal< sc_lv<1> > underflow_not_i_i_i_fu_751_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i_i_i_fu_745_p2;
    sc_signal< sc_lv<35> > p_Val2_s_fu_673_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i_fu_757_p2;
    sc_signal< sc_lv<35> > p_Val2_2_fu_763_p3;
    sc_signal< sc_lv<35> > p_Val2_4_i_i_i_fu_771_p3;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state9;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_FFFFFFFC;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<35> ap_const_lv35_3FFFFFFFF;
    static const sc_lv<35> ap_const_lv35_400000000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_1_0_0_1_i_fu_539_p0();
    void thread_OP1_V_1_0_0_1_i_fu_539_p1();
    void thread_OP1_V_1_0_0_i_fu_535_p0();
    void thread_OP1_V_1_0_0_i_fu_535_p1();
    void thread_addconv_i_fu_549_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_brmerge39_i_i_i_i_fu_733_p2();
    void thread_brmerge_i_i_i_fu_757_p2();
    void thread_brmerge_i_i_i_i_fu_703_p2();
    void thread_brmerge_i_i_i_i_i_fu_745_p2();
    void thread_col_assign_2_i_fu_486_p2();
    void thread_col_assign_fu_335_p2();
    void thread_cols_blk_n();
    void thread_cols_read();
    void thread_exitcond1_i_fu_280_p2();
    void thread_exitcond2_i_fu_291_p2();
    void thread_i_V_fu_285_p2();
    void thread_index_cast_i1_cast_fu_246_p3();
    void thread_isneg_fu_653_p3();
    void thread_j_V_fu_296_p2();
    void thread_l_border_buf_0_val_s_address0();
    void thread_l_border_buf_0_val_s_address1();
    void thread_l_border_buf_0_val_s_ce0();
    void thread_l_border_buf_0_val_s_ce1();
    void thread_l_border_buf_0_val_s_we0();
    void thread_newsignbit_0_not_i_i_fu_721_p2();
    void thread_newsignbit_fu_679_p3();
    void thread_or_cond1_i_fu_345_p2();
    void thread_or_cond_i_fu_329_p2();
    void thread_or_cond_i_i_fu_381_p2();
    void thread_overflow_fu_715_p2();
    void thread_p_Val2_11_0_0_1_ca_fu_555_p1();
    void thread_p_Val2_11_0_0_3_ca_fu_597_p1();
    void thread_p_Val2_11_0_0_3_i_fu_591_p2();
    void thread_p_Val2_11_0_0_6_i_fu_647_p2();
    void thread_p_Val2_2_fu_763_p3();
    void thread_p_Val2_4_i_i_i_fu_771_p3();
    void thread_p_Val2_s_fu_673_p2();
    void thread_p_anchor_x_blk_n();
    void thread_p_anchor_x_read();
    void thread_p_assign_1_i_fu_395_p3();
    void thread_p_assign_fu_302_p2();
    void thread_p_dst_data_stream_V_V_blk_n();
    void thread_p_dst_data_stream_V_V_din();
    void thread_p_dst_data_stream_V_V_write();
    void thread_p_not38_i_i_i_i_fu_727_p2();
    void thread_p_not_i_i_i_i_fu_697_p2();
    void thread_p_src_V_V_blk_n();
    void thread_p_src_V_V_read();
    void thread_r_border_buf_0_val_s_address0();
    void thread_r_border_buf_0_val_s_address1();
    void thread_r_border_buf_0_val_s_ce0();
    void thread_r_border_buf_0_val_s_ce1();
    void thread_r_border_buf_0_val_s_we0();
    void thread_rev1_fu_370_p2();
    void thread_rev_fu_323_p2();
    void thread_right_border_fu_254_p2();
    void thread_row_buf_0_val_0_V_10_fu_446_p3();
    void thread_row_buf_0_val_0_V_11_fu_453_p3();
    void thread_row_buf_0_val_0_V_12_fu_460_p3();
    void thread_row_buf_val_V_0_0_2_1_fu_439_p3();
    void thread_rows_blk_n();
    void thread_rows_read();
    void thread_sel_tmp3_fu_498_p3();
    void thread_sel_tmp4_fu_505_p2();
    void thread_src_kernel_winX_temp_11_fu_509_p3();
    void thread_stop_fu_260_p2();
    void thread_tmp10_fu_667_p2();
    void thread_tmp112_cast_fu_643_p1();
    void thread_tmp7_fu_631_p2();
    void thread_tmp8_fu_637_p2();
    void thread_tmp9_fu_661_p2();
    void thread_tmp_10_fu_627_p1();
    void thread_tmp_1_fu_362_p3();
    void thread_tmp_1_i_fu_266_p2();
    void thread_tmp_1_i_i_i_fu_709_p2();
    void thread_tmp_2_cast_i_cast_fu_272_p3();
    void thread_tmp_2_fu_387_p3();
    void thread_tmp_38_i_fu_376_p2();
    void thread_tmp_3_fu_583_p1();
    void thread_tmp_45_i_fu_423_p1();
    void thread_tmp_4_fu_609_p2();
    void thread_tmp_4_i_fu_307_p2();
    void thread_tmp_50_i_fu_482_p1();
    void thread_tmp_51_i_fu_490_p1();
    void thread_tmp_5_fu_587_p1();
    void thread_tmp_5_i_fu_312_p2();
    void thread_tmp_6_fu_605_p0();
    void thread_tmp_6_fu_605_p1();
    void thread_tmp_73_0_0_2_cast_i_s_fu_559_p0();
    void thread_tmp_73_0_0_2_cast_i_s_fu_559_p1();
    void thread_tmp_73_0_0_3_cast_i_s_fu_563_p0();
    void thread_tmp_73_0_0_3_cast_i_s_fu_563_p1();
    void thread_tmp_73_0_0_4_cast_i_fu_601_p0();
    void thread_tmp_73_0_0_4_cast_i_fu_601_p1();
    void thread_tmp_73_0_0_5_cast_i_s_fu_615_p0();
    void thread_tmp_73_0_0_5_cast_i_s_fu_615_p1();
    void thread_tmp_73_0_0_6_cast_i_s_fu_623_p1();
    void thread_tmp_7_fu_543_p0();
    void thread_tmp_7_fu_543_p1();
    void thread_tmp_7_fu_543_p2();
    void thread_tmp_7_i_fu_340_p2();
    void thread_tmp_8_fu_567_p0();
    void thread_tmp_8_fu_567_p1();
    void thread_tmp_8_fu_567_p2();
    void thread_tmp_8_i_fu_351_p2();
    void thread_tmp_9_fu_619_p0();
    void thread_tmp_9_fu_619_p1();
    void thread_tmp_9_i_fu_356_p2();
    void thread_tmp_V_1_fu_779_p3();
    void thread_tmp_cast_fu_579_p1();
    void thread_tmp_fu_573_p2();
    void thread_tmp_s_fu_687_p4();
    void thread_ult_fu_318_p2();
    void thread_underflow_fu_739_p2();
    void thread_underflow_not_i_i_i_fu_751_p2();
    void thread_x_i_fu_402_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
