# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do LAB4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Rafael\ Ferrari/Documents/Quartus/PARTE2_ALPHA {C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/interfaceTesterFSM.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:24:47 on Sep 22,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA" C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/interfaceTesterFSM.v 
# -- Compiling module interfaceTesterFSM
# 
# Top level modules:
# 	interfaceTesterFSM
# End time: 12:24:47 on Sep 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.interfaceTesterFSM
# vsim work.interfaceTesterFSM 
# Start time: 12:24:51 on Sep 22,2016
# Loading work.interfaceTesterFSM
add wave -position end  sim:/interfaceTesterFSM/SETUP
add wave -position end  sim:/interfaceTesterFSM/PRESET
add wave -position end  sim:/interfaceTesterFSM/IDLE
add wave -position end  sim:/interfaceTesterFSM/WAIT_VS
add wave -position end  sim:/interfaceTesterFSM/ADD
add wave -position end  sim:/interfaceTesterFSM/clk
add wave -position end  sim:/interfaceTesterFSM/rst_n
add wave -position end  sim:/interfaceTesterFSM/vsync_n
add wave -position end  sim:/interfaceTesterFSM/change_rq
add wave -position end  sim:/interfaceTesterFSM/sp_num
add wave -position end  sim:/interfaceTesterFSM/ancora
add wave -position end  sim:/interfaceTesterFSM/state
add wave -position end  sim:/interfaceTesterFSM/next_state
add wave -position end  sim:/interfaceTesterFSM/row
add wave -position end  sim:/interfaceTesterFSM/column
force -freeze sim:/interfaceTesterFSM/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/interfaceTesterFSM/rst_n 0 0
force -freeze sim:/interfaceTesterFSM/vsync_n 1 0
run
run
run
force -freeze sim:/interfaceTesterFSM/rst_n 1 0
run
run
force -freeze sim:/interfaceTesterFSM/vsync_n 0 0
run
run
run
run
force -freeze sim:/interfaceTesterFSM/vsync_n 1 0
run
run
run
run
run
run
force -freeze sim:/interfaceTesterFSM/vsync_n 0 0
run
run
run
run
run
run
force -freeze sim:/interfaceTesterFSM/vsync_n 1 0
run
run
run
run
run
run
# End time: 12:26:12 on Sep 22,2016, Elapsed time: 0:01:21
# Errors: 0, Warnings: 0
