# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name in2_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_0_V_read \
    op interface \
    ports { in2_0_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name in2_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_1_V_read \
    op interface \
    ports { in2_1_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name in2_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_2_V_read \
    op interface \
    ports { in2_2_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name in2_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_3_V_read \
    op interface \
    ports { in2_3_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name in2_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_4_V_read \
    op interface \
    ports { in2_4_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name in2_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_5_V_read \
    op interface \
    ports { in2_5_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name in2_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_6_V_read \
    op interface \
    ports { in2_6_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name in2_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_7_V_read \
    op interface \
    ports { in2_7_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name in2_8_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_8_V_read \
    op interface \
    ports { in2_8_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name in2_9_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_9_V_read \
    op interface \
    ports { in2_9_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name in2_10_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_10_V_read \
    op interface \
    ports { in2_10_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name in2_11_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_11_V_read \
    op interface \
    ports { in2_11_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name in2_12_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_12_V_read \
    op interface \
    ports { in2_12_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name in2_13_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_13_V_read \
    op interface \
    ports { in2_13_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name in2_14_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_14_V_read \
    op interface \
    ports { in2_14_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name in2_15_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_15_V_read \
    op interface \
    ports { in2_15_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name in2_16_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_16_V_read \
    op interface \
    ports { in2_16_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name in2_17_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_17_V_read \
    op interface \
    ports { in2_17_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name in2_18_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_18_V_read \
    op interface \
    ports { in2_18_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name in2_19_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_19_V_read \
    op interface \
    ports { in2_19_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name in2_20_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_20_V_read \
    op interface \
    ports { in2_20_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name in2_21_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_21_V_read \
    op interface \
    ports { in2_21_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name in2_22_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_22_V_read \
    op interface \
    ports { in2_22_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name in2_23_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_23_V_read \
    op interface \
    ports { in2_23_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name in2_24_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_24_V_read \
    op interface \
    ports { in2_24_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name in2_25_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_25_V_read \
    op interface \
    ports { in2_25_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name in2_26_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_26_V_read \
    op interface \
    ports { in2_26_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name in2_27_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_27_V_read \
    op interface \
    ports { in2_27_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name in2_28_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_28_V_read \
    op interface \
    ports { in2_28_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name in2_29_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_29_V_read \
    op interface \
    ports { in2_29_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name in2_30_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_30_V_read \
    op interface \
    ports { in2_30_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name in2_31_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_31_V_read \
    op interface \
    ports { in2_31_V_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


