set a(0-361) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(2,64) QUANTITY 1 NAME m:io_read(m:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-30 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-791 {}}} SUCCS {{130 0 0 0-345 {}} {258 0 0 0-347 {}} {258 0 0 0-352 {}} {258 0 0 0-354 {}} {256 0 0 0-791 {}}} CYCLES {}}
set a(0-362) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(3,64) QUANTITY 1 NAME g:io_read(g:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-31 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-788 {}}} SUCCS {{130 0 0 0-345 {}} {256 0 0 0-788 {}}} CYCLES {}}
set a(0-363) {AREA_SCORE {} NAME S1_OUTER_LOOP:k:asn(S1_OUTER_LOOP:k(5:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-32 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-345 {}}} SUCCS {{259 0 0 0-345 {}}} CYCLES {}}
set a(0-364) {AREA_SCORE {} NAME S1_OUTER_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-345 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-33 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-403 {}}} SUCCS {{259 0 0 0-365 {}} {130 0 0 0-346 {}} {256 0 0 0-403 {}}} CYCLES {}}
set a(0-365) {AREA_SCORE {} NAME S1_OUTER_LOOP:k:slc(S1_OUTER_LOOP:k(5:0))(4-0)#3 TYPE READSLICE PAR 0-345 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-34 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-364 {}}} SUCCS {{259 0 0 0-366 {}} {130 0 0 0-346 {}}} CYCLES {}}
set a(0-366) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:p:conc TYPE CONCATENATE PAR 0-345 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-35 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-365 {}}} SUCCS {{259 0 0 0-367 {}} {130 0 0 0-346 {}}} CYCLES {}}
set a(0-367) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:p:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-345 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-36 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-366 {}} {772 0 0 0-346 {}}} SUCCS {{259 0 0 0-346 {}}} CYCLES {}}
set a(0-368) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:p:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-37 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9375} PREDS {{774 0 0 0-397 {}}} SUCCS {{259 0 0 0-369 {}} {130 0 0 0-396 {}} {256 0 0 0-397 {}}} CYCLES {}}
set a(0-369) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:p:slc(S1_OUTER_LOOP:for:p(5:0))(4-0)#4 TYPE READSLICE PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-38 LOC {0 1.0 1 0.0 1 0.0 1 0.9375} PREDS {{259 0 0 0-368 {}}} SUCCS {{258 0 0 0-372 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-370) {AREA_SCORE {} NAME S1_OUTER_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-39 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9375} PREDS {} SUCCS {{259 0 0 0-371 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-371) {AREA_SCORE {} NAME S1_OUTER_LOOP:k:slc(S1_OUTER_LOOP:k(5:0))(4-0)#2 TYPE READSLICE PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-40 LOC {0 1.0 1 0.0 1 0.0 1 0.9375} PREDS {{259 0 0 0-370 {}}} SUCCS {{259 0 0 0-372 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-372) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:conc#2 TYPE CONCATENATE PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-41 LOC {0 1.0 1 0.9375 1 0.9375 1 0.9375} PREDS {{259 0 0 0-371 {}} {258 0 0 0-369 {}}} SUCCS {{259 0 0.750 0-373 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-373) {AREA_SCORE 1920.00 LIBRARY amba MODULE ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0) QUANTITY 1 NAME S1_OUTER_LOOP:for:read_mem(x:rsc.@) TYPE MEMORYREAD DELAY {0.87 ns} PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-42 LOC {1 1.0 1 1.0 1 1.0 2 0.07249991666666666 2 0.07249991666666666} PREDS {{259 0 0.750 0-372 {}}} SUCCS {{258 0 1.741 0-379 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-374) {AREA_SCORE {} NAME S1_OUTER_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-43 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-375 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-375) {AREA_SCORE {} NAME S1_OUTER_LOOP:k:slc(S1_OUTER_LOOP:k(5:0))(4-0)#5 TYPE READSLICE PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-44 LOC {0 1.0 2 0.0 2 0.0 2 0.8132128333333334} PREDS {{259 0 0 0-374 {}}} SUCCS {{258 0 0 0-378 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-376) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:p:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-45 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8132128333333334} PREDS {{774 0 0 0-397 {}}} SUCCS {{259 0 0 0-377 {}} {130 0 0 0-396 {}} {256 0 0 0-397 {}}} CYCLES {}}
set a(0-377) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:p:slc(S1_OUTER_LOOP:for:p(5:0))(4-0)#1 TYPE READSLICE PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-46 LOC {0 1.0 2 0.0 2 0.0 2 0.8132128333333334} PREDS {{259 0 0 0-376 {}}} SUCCS {{259 0 0 0-378 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-378) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:conc TYPE CONCATENATE PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-47 LOC {0 1.0 2 0.8132128333333334 2 0.8132128333333334 2 0.8132128333333334} PREDS {{259 0 0 0-377 {}} {258 0 0 0-375 {}}} SUCCS {{259 0 1.741 0-379 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-379) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,10,64,1024,1024,64,1) QUANTITY 1 NAME S1_OUTER_LOOP:for:write_mem(xx:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-48 LOC {2 1.0 2 0.9666666666666667 2 1.0 3 0.008333249999999959 3 0.008333249999999959} PREDS {{774 0 0 0-379 {}} {259 0 1.741 0-378 {}} {258 0 1.741 0-373 {}} {774 0 0 0-391 {}}} SUCCS {{774 0 0 0-379 {}} {258 0 0 0-391 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-380) {AREA_SCORE {} NAME S1_OUTER_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-49 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9375} PREDS {} SUCCS {{259 0 0 0-381 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-381) {AREA_SCORE {} NAME S1_OUTER_LOOP:k:slc(S1_OUTER_LOOP:k(5:0))(4-0) TYPE READSLICE PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-50 LOC {0 1.0 2 0.0 2 0.0 2 0.9375} PREDS {{259 0 0 0-380 {}}} SUCCS {{258 0 0 0-384 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-382) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:p:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-51 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9375} PREDS {{774 0 0 0-397 {}}} SUCCS {{259 0 0 0-383 {}} {130 0 0 0-396 {}} {256 0 0 0-397 {}}} CYCLES {}}
set a(0-383) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:p:slc(S1_OUTER_LOOP:for:p(5:0))(4-0)#2 TYPE READSLICE PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-52 LOC {0 1.0 2 0.0 2 0.0 2 0.9375} PREDS {{259 0 0 0-382 {}}} SUCCS {{259 0 0 0-384 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-384) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:conc#3 TYPE CONCATENATE PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-53 LOC {0 1.0 2 0.9375 2 0.9375 2 0.9375} PREDS {{259 0 0 0-383 {}} {258 0 0 0-381 {}}} SUCCS {{259 0 0.750 0-385 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-385) {AREA_SCORE 1920.00 LIBRARY amba MODULE ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0) QUANTITY 1 NAME S1_OUTER_LOOP:for:read_mem(x:rsc.@)#1 TYPE MEMORYREAD DELAY {0.87 ns} PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-54 LOC {1 1.0 2 1.0 2 1.0 3 0.07249991666666666 3 0.07249991666666666} PREDS {{259 0 0.750 0-384 {}}} SUCCS {{258 0 1.741 0-391 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-386) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:p:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-55 LOC {0 1.0 2 0.0 2 0.0 2 0.0 3 0.8132128333333334} PREDS {{774 0 0 0-397 {}}} SUCCS {{259 0 0 0-387 {}} {130 0 0 0-396 {}} {256 0 0 0-397 {}}} CYCLES {}}
set a(0-387) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:p:slc(S1_OUTER_LOOP:for:p(5:0))(4-0) TYPE READSLICE PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-56 LOC {0 1.0 2 0.0 2 0.0 3 0.8132128333333334} PREDS {{259 0 0 0-386 {}}} SUCCS {{258 0 0 0-390 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-388) {AREA_SCORE {} NAME S1_OUTER_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-57 LOC {0 1.0 3 0.0 3 0.0 3 0.0 3 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-389 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-389) {AREA_SCORE {} NAME S1_OUTER_LOOP:k:slc(S1_OUTER_LOOP:k(5:0))(4-0)#1 TYPE READSLICE PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-58 LOC {0 1.0 3 0.0 3 0.0 3 0.8132128333333334} PREDS {{259 0 0 0-388 {}}} SUCCS {{259 0 0 0-390 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-390) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:conc#1 TYPE CONCATENATE PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-59 LOC {0 1.0 3 0.8132128333333334 3 0.8132128333333334 3 0.8132128333333334} PREDS {{259 0 0 0-389 {}} {258 0 0 0-387 {}}} SUCCS {{259 0 1.741 0-391 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-391) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,10,64,1024,1024,64,1) QUANTITY 1 NAME S1_OUTER_LOOP:for:write_mem(xx:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-60 LOC {3 1.0 3 0.9666666666666667 3 1.0 4 0.008333249999999959 4 0.008333249999999959} PREDS {{774 0 0 0-391 {}} {259 0 1.741 0-390 {}} {258 0 1.741 0-385 {}} {258 0 0 0-379 {}}} SUCCS {{774 0 0 0-379 {}} {774 0 0 0-391 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-392) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:p:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-61 LOC {0 1.0 1 0.0 1 0.0 1 0.0 4 0.9199999999999999} PREDS {{774 0 0 0-397 {}}} SUCCS {{259 0 0 0-393 {}} {130 0 0 0-396 {}} {256 0 0 0-397 {}}} CYCLES {}}
set a(0-393) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:p:slc(S1_OUTER_LOOP:for:p(5:0))(4-0)#3 TYPE READSLICE PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-62 LOC {0 1.0 1 0.0 1 0.0 4 0.9199999999999999} PREDS {{259 0 0 0-392 {}}} SUCCS {{259 0 0 0-394 {}} {130 0 0 0-396 {}}} CYCLES {}}
set a(0-394) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,6) QUANTITY 1 NAME S1_OUTER_LOOP:for:acc#5 TYPE ACCU DELAY {0.96 ns} PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-63 LOC {1 0.0 1 0.9199999999999999 1 0.9199999999999999 1 0.9999999166666667 4 0.9999999166666667} PREDS {{259 0 0 0-393 {}}} SUCCS {{259 0 0 0-395 {}} {130 0 0 0-396 {}} {258 0 0 0-397 {}}} CYCLES {}}
set a(0-395) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:p:slc(S1_OUTER_LOOP:for:p(5:0))(5) TYPE READSLICE PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-64 LOC {1 0.08 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-394 {}}} SUCCS {{259 0 0 0-396 {}}} CYCLES {}}
set a(0-396) {AREA_SCORE {} NAME S1_OUTER_LOOP:for:break(S1_OUTER_LOOP:for) TYPE TERMINATE PAR 0-346 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-65 LOC {4 0.008333333333333333 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-395 {}} {130 0 0 0-394 {}} {130 0 0 0-393 {}} {130 0 0 0-392 {}} {130 0 0 0-391 {}} {130 0 0 0-390 {}} {130 0 0 0-389 {}} {130 0 0 0-388 {}} {130 0 0 0-387 {}} {130 0 0 0-386 {}} {130 0 0 0-385 {}} {130 0 0 0-384 {}} {130 0 0 0-383 {}} {130 0 0 0-382 {}} {130 0 0 0-381 {}} {130 0 0 0-380 {}} {130 0 0 0-379 {}} {130 0 0 0-378 {}} {130 0 0 0-377 {}} {130 0 0 0-376 {}} {130 0 0 0-375 {}} {130 0 0 0-374 {}} {130 0 0 0-373 {}} {130 0 0 0-372 {}} {130 0 0 0-371 {}} {130 0 0 0-370 {}} {130 0 0 0-369 {}} {130 0 0 0-368 {}}} SUCCS {{129 0 0 0-397 {}}} CYCLES {}}
set a(0-397) {AREA_SCORE {} NAME asn(S1_OUTER_LOOP:for:p(5:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-346 LOC {4 0.0 4 0.0 4 0.0 4 0.0 4 1.0} PREDS {{772 0 0 0-397 {}} {129 0 0 0-396 {}} {258 0 0 0-394 {}} {256 0 0 0-392 {}} {256 0 0 0-386 {}} {256 0 0 0-382 {}} {256 0 0 0-376 {}} {256 0 0 0-368 {}}} SUCCS {{774 0 0 0-368 {}} {774 0 0 0-376 {}} {774 0 0 0-382 {}} {774 0 0 0-386 {}} {774 0 0 0-392 {}} {772 0 0 0-397 {}}} CYCLES {}}
set a(0-346) {CHI {0-368 0-369 0-370 0-371 0-372 0-373 0-374 0-375 0-376 0-377 0-378 0-379 0-380 0-381 0-382 0-383 0-384 0-385 0-386 0-387 0-388 0-389 0-390 0-391 0-392 0-393 0-394 0-395 0-396 0-397} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 4 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD {128 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 4 TOTAL_CYCLES_IN 128 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 128 NAME S1_OUTER_LOOP:for TYPE LOOP DELAY {1935.00 ns} PAR 0-345 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-66 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-367 {}} {130 0 0 0-366 {}} {130 0 0 0-365 {}} {130 0 0 0-364 {}} {774 0 0 0-403 {}}} SUCCS {{772 0 0 0-367 {}} {131 0 0 0-398 {}} {130 0 0 0-399 {}} {130 0 0 0-400 {}} {130 0 0 0-401 {}} {130 0 0 0-402 {}} {256 0 0 0-403 {}}} CYCLES {}}
set a(0-398) {AREA_SCORE {} NAME S1_OUTER_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-345 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-67 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.9199999999999999} PREDS {{131 0 0 0-346 {}} {774 0 0 0-403 {}}} SUCCS {{259 0 0 0-399 {}} {130 0 0 0-402 {}} {256 0 0 0-403 {}}} CYCLES {}}
set a(0-399) {AREA_SCORE {} NAME S1_OUTER_LOOP:k:slc(S1_OUTER_LOOP:k(5:0))(4-0)#4 TYPE READSLICE PAR 0-345 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-68 LOC {0 1.0 0 1.0 0 1.0 1 0.9199999999999999} PREDS {{259 0 0 0-398 {}} {130 0 0 0-346 {}}} SUCCS {{259 0 0 0-400 {}} {130 0 0 0-402 {}}} CYCLES {}}
set a(0-400) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,6) QUANTITY 1 NAME S1_OUTER_LOOP:acc#1 TYPE ACCU DELAY {0.96 ns} PAR 0-345 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-69 LOC {1 0.0 1 0.9199999999999999 1 0.9199999999999999 1 0.9999999166666667 1 0.9999999166666667} PREDS {{259 0 0 0-399 {}} {130 0 0 0-346 {}}} SUCCS {{259 0 0 0-401 {}} {130 0 0 0-402 {}} {258 0 0 0-403 {}}} CYCLES {}}
set a(0-401) {AREA_SCORE {} NAME S1_OUTER_LOOP:k:slc(S1_OUTER_LOOP:k(5:0))(5) TYPE READSLICE PAR 0-345 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-70 LOC {1 0.08 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-400 {}} {130 0 0 0-346 {}}} SUCCS {{259 0 0 0-402 {}}} CYCLES {}}
set a(0-402) {AREA_SCORE {} NAME S1_OUTER_LOOP:break(S1_OUTER_LOOP) TYPE TERMINATE PAR 0-345 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-71 LOC {1 0.08 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-401 {}} {130 0 0 0-400 {}} {130 0 0 0-399 {}} {130 0 0 0-398 {}} {130 0 0 0-346 {}}} SUCCS {{129 0 0 0-403 {}}} CYCLES {}}
set a(0-403) {AREA_SCORE {} NAME asn(S1_OUTER_LOOP:k(5:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-345 LOC {1 0.08 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-403 {}} {129 0 0 0-402 {}} {258 0 0 0-400 {}} {256 0 0 0-398 {}} {256 0 0 0-346 {}} {256 0 0 0-364 {}}} SUCCS {{774 0 0 0-364 {}} {774 0 0 0-346 {}} {774 0 0 0-398 {}} {772 0 0 0-403 {}}} CYCLES {}}
set a(0-345) {CHI {0-364 0-365 0-366 0-367 0-346 0-398 0-399 0-400 0-401 0-402 0-403} ITERATIONS 32 RESET_LATENCY {0 ?} CSTEPS 1 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD {160 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 32 TOTAL_CYCLES_IN 32 TOTAL_CYCLES_UNDER 128 TOTAL_CYCLES 160 NAME S1_OUTER_LOOP TYPE LOOP DELAY {2415.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-72 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-363 {}} {130 0 0 0-362 {}} {130 0 0 0-361 {}}} SUCCS {{772 0 0 0-363 {}} {131 0 0 0-404 {}} {258 0 0 0-347 {}} {258 0 0 0-350 {}} {258 0 0 0-359 {}} {256 0 0 0-795 {}}} CYCLES {}}
set a(0-404) {AREA_SCORE {} NAME S2_OUTER_LOOP:i:asn(S2_OUTER_LOOP:i(2:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-73 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-345 {}} {772 0 0 0-347 {}}} SUCCS {{259 0 0 0-347 {}}} CYCLES {}}
set a(0-405) {AREA_SCORE {} NAME S2_OUTER_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-347 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-74 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.92375} PREDS {{774 0 0 0-507 {}}} SUCCS {{259 0 0 0-406 {}} {130 0 0 0-348 {}} {256 0 0 0-507 {}}} CYCLES {}}
set a(0-406) {AREA_SCORE {} NAME S2_OUTER_LOOP:i:slc(S2_OUTER_LOOP:i(2:0))(2-1)#1 TYPE READSLICE PAR 0-347 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-75 LOC {0 1.0 1 0.0 1 0.0 1 0.92375} PREDS {{259 0 0 0-405 {}}} SUCCS {{259 0 0 0-407 {}} {130 0 0 0-348 {}}} CYCLES {}}
set a(0-407) {AREA_SCORE {} NAME S2_OUTER_LOOP:i:not#1 TYPE NOT PAR 0-347 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-76 LOC {0 1.0 1 0.92375 1 0.92375 1 0.92375} PREDS {{259 0 0 0-406 {}}} SUCCS {{259 0 0 0-408 {}} {130 0 0 0-348 {}}} CYCLES {}}
set a(0-408) {AREA_SCORE 2.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(2,0,1,1,2) QUANTITY 1 NAME S2_OUTER_LOOP:shift_idx:acc TYPE ACCU DELAY {0.92 ns} PAR 0-347 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-77 LOC {1 0.0 1 0.92375 1 0.92375 1 0.9999999166666667 1 0.9999999166666667} PREDS {{259 0 0 0-407 {}}} SUCCS {{258 0 0 0-348 {}}} CYCLES {}}
set a(0-409) {AREA_SCORE {} NAME S2_OUTER_LOOP:gp:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-347 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-78 LOC {0 1.0 1 0.8766666666666666 1 0.8766666666666666 1 0.8766666666666666 1 0.8766666666666666} PREDS {{774 0 0 0-507 {}}} SUCCS {{259 0 0 0-410 {}} {130 0 0 0-348 {}} {256 0 0 0-507 {}}} CYCLES {}}
set a(0-410) {AREA_SCORE 3.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(3,0,1,1,3) QUANTITY 1 NAME S2_OUTER_LOOP:gp:acc TYPE ACCU DELAY {0.93 ns} PAR 0-347 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-79 LOC {1 0.0 1 0.8766666666666666 1 0.8766666666666666 1 0.9541665833333333 1 0.9541665833333333} PREDS {{259 0 0 0-409 {}}} SUCCS {{259 0 0 0-411 {}} {130 0 0 0-348 {}}} CYCLES {}}
set a(0-411) {AREA_SCORE 3.36 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,3,5) QUANTITY 1 NAME S2_OUTER_LOOP:gp:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-347 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-80 LOC {1 0.0775 1 0.9541666666666666 1 0.9541666666666666 1 0.9999999166666667 1 0.9999999166666667} PREDS {{259 0 0 0-410 {}}} SUCCS {{258 0 0 0-348 {}}} CYCLES {}}
set a(0-412) {AREA_SCORE {} NAME S2_OUTER_LOOP:op:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-347 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-81 LOC {0 1.0 1 0.875 1 0.875 1 0.875 1 0.875} PREDS {{774 0 0 0-507 {}}} SUCCS {{259 0 0 0-413 {}} {130 0 0 0-348 {}} {256 0 0 0-507 {}}} CYCLES {}}
set a(0-413) {AREA_SCORE 6.88 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_r(6,0,3,5) QUANTITY 1 NAME S2_OUTER_LOOP:op:rshift TYPE SHIFTRIGHT DELAY {1.50 ns} PAR 0-347 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-82 LOC {1 0.0 1 0.875 1 0.875 1 0.9999999166666667 1 0.9999999166666667} PREDS {{259 0 0 0-412 {}}} SUCCS {{258 0 0 0-348 {}}} CYCLES {}}
set a(0-414) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:j:asn(S2_OUTER_LOOP:for:j(4:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-347 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-83 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-348 {}}} SUCCS {{259 0 0 0-348 {}}} CYCLES {}}
set a(0-415) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-84 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.3083534333333333} PREDS {{774 0 0 0-500 {}}} SUCCS {{259 0 0 0-416 {}} {130 0 0 0-349 {}} {256 0 0 0-500 {}}} CYCLES {}}
set a(0-416) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:j:slc(S2_OUTER_LOOP:for:j(4:0))(3-0)#1 TYPE READSLICE PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-85 LOC {0 1.0 1 0.0 1 0.0 1 0.3083534333333333} PREDS {{259 0 0 0-415 {}}} SUCCS {{258 0 0 0-421 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-417) {AREA_SCORE {} NAME S2_OUTER_LOOP:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-86 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.3083534333333333} PREDS {} SUCCS {{259 0 0 0-418 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-418) {AREA_SCORE {} NAME S2_OUTER_LOOP:i:slc(S2_OUTER_LOOP:i(2:0))(0)#1 TYPE READSLICE PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-87 LOC {0 1.0 1 0.0 1 0.0 1 0.3083534333333333} PREDS {{259 0 0 0-417 {}}} SUCCS {{259 0 0 0-419 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-419) {AREA_SCORE {} NAME S2_OUTER_LOOP:i:not#3 TYPE NOT PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-88 LOC {1 0.0 1 0.14706623333333332 1 0.14706623333333332 1 0.3083534333333333} PREDS {{259 0 0 0-418 {}}} SUCCS {{259 0 0 0-420 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-420) {AREA_SCORE {} NAME S2_OUTER_LOOP:shift_idx:S2_OUTER_LOOP:shift_idx:conc#1 TYPE CONCATENATE PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-89 LOC {1 0.0 1 0.14706623333333332 1 0.14706623333333332 1 0.3083534333333333} PREDS {{259 0 0 0-419 {}}} SUCCS {{259 0 0 0-421 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-421) {AREA_SCORE 4.20 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_r(4,0,3,4) QUANTITY 1 NAME S2_OUTER_LOOP:for:gg:rshift TYPE SHIFTRIGHT DELAY {1.50 ns} PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-90 LOC {1 0.0 1 0.14706623333333332 1 0.14706623333333332 1 0.27206615 1 0.43335334999999997} PREDS {{259 0 0 0-420 {}} {258 0 0 0-416 {}}} SUCCS {{258 0 0 0-426 {}} {258 0 0 0-432 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-422) {AREA_SCORE {} NAME S2_OUTER_LOOP:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-91 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4333534333333333} PREDS {} SUCCS {{259 0 0 0-423 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-423) {AREA_SCORE {} NAME S2_OUTER_LOOP:i:slc(S2_OUTER_LOOP:i(2:0))(0) TYPE READSLICE PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-92 LOC {0 1.0 1 0.0 1 0.0 1 0.4333534333333333} PREDS {{259 0 0 0-422 {}}} SUCCS {{259 0 0 0-424 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-424) {AREA_SCORE {} NAME S2_OUTER_LOOP:i:not#2 TYPE NOT PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-93 LOC {1 0.0 1 0.4333534333333333 1 0.4333534333333333 1 0.4333534333333333} PREDS {{259 0 0 0-423 {}}} SUCCS {{259 0 0 0-425 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-425) {AREA_SCORE {} NAME S2_OUTER_LOOP:shift_idx:S2_OUTER_LOOP:shift_idx:conc TYPE CONCATENATE PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-94 LOC {1 0.0 1 0.4333534333333333 1 0.4333534333333333 1 0.4333534333333333} PREDS {{259 0 0 0-424 {}}} SUCCS {{259 0 0 0-426 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-426) {AREA_SCORE 9.21 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(4,0,3,9) QUANTITY 1 NAME S2_OUTER_LOOP:for:kk:lshift TYPE SHIFTLEFT DELAY {1.50 ns} PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-95 LOC {1 0.125 1 0.4333534333333333 1 0.4333534333333333 1 0.55835335 1 0.55835335} PREDS {{259 0 0 0-425 {}} {258 0 0 0-421 {}}} SUCCS {{259 0 0 0-427 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-427) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:kk:not TYPE NOT PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-96 LOC {1 0.25 1 0.5583534333333333 1 0.5583534333333333 1 0.5583534333333333} PREDS {{259 0 0 0-426 {}}} SUCCS {{259 0 0 0-428 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-428) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:kk:S2_OUTER_LOOP:for:kk:conc TYPE CONCATENATE PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-97 LOC {1 0.25 1 0.5583534333333333 1 0.5583534333333333 1 0.5583534333333333} PREDS {{259 0 0 0-427 {}}} SUCCS {{258 0 0 0-431 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-429) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-98 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5583534333333333} PREDS {{774 0 0 0-500 {}}} SUCCS {{259 0 0 0-430 {}} {130 0 0 0-349 {}} {256 0 0 0-500 {}}} CYCLES {}}
set a(0-430) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:j:slc(S2_OUTER_LOOP:for:j(4:0))(3-0) TYPE READSLICE PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-99 LOC {0 1.0 1 0.0 1 0.0 1 0.5583534333333333} PREDS {{259 0 0 0-429 {}}} SUCCS {{259 0 0 0-431 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-431) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,4,0,10) QUANTITY 1 NAME S2_OUTER_LOOP:for:kk:acc TYPE ACCU DELAY {1.03 ns} PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-100 LOC {1 0.25 1 0.5583534333333333 1 0.5583534333333333 1 0.64460335 1 0.64460335} PREDS {{259 0 0 0-430 {}} {258 0 0 0-428 {}}} SUCCS {{258 0 0 0-433 {}} {258 0 0 0-435 {}} {258 0 0 0-438 {}} {258 0 0 0-349 {}}} CYCLES {}}
set a(0-432) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME S2_OUTER_LOOP:for:idx1:mul TYPE MUL DELAY {6.68 ns} PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-101 LOC {1 0.125 1 0.2720662333333333 1 0.2720662333333333 1 0.8287499373333334 2 0.8287499373333334} PREDS {{258 0 0 0-421 {}}} SUCCS {{258 0 0 0-434 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-433) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:kk:slc(S2_OUTER_LOOP:for:kk(9:0))(9-1) TYPE READSLICE PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-102 LOC {1 0.33625 1 0.6446034333333334 1 0.6446034333333334 2 0.82875} PREDS {{258 0 0 0-431 {}}} SUCCS {{259 0 0 0-434 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-434) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 1 NAME S2_OUTER_LOOP:for:idx1:acc TYPE ACCU DELAY {1.02 ns} PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-103 LOC {1 0.6816837666666666 1 0.82875 1 0.82875 1 0.9137499166666667 2 0.9137499166666667} PREDS {{259 0 0 0-433 {}} {258 0 0 0-432 {}}} SUCCS {{258 0 0 0-436 {}} {258 0 0 0-349 {}}} CYCLES {}}
set a(0-435) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:kk:slc(S2_OUTER_LOOP:for:kk(9:0))(0)#1 TYPE READSLICE PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-104 LOC {1 0.33625 1 0.6446034333333334 1 0.6446034333333334 2 0.91375} PREDS {{258 0 0 0-431 {}}} SUCCS {{259 0 0 0-436 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-436) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:idx1:S2_OUTER_LOOP:for:idx1:conc#1 TYPE CONCATENATE PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-105 LOC {1 0.7666837666666666 1 0.91375 1 0.91375 2 0.91375} PREDS {{259 0 0 0-435 {}} {258 0 0 0-434 {}}} SUCCS {{259 0 0 0-437 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-437) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,5,0,10) QUANTITY 1 NAME S2_OUTER_LOOP:for:idx2:acc TYPE ACCU DELAY {1.03 ns} PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-106 LOC {1 0.7666837666666666 1 0.91375 1 0.91375 1 0.9999999166666667 2 0.9999999166666667} PREDS {{259 0 0 0-436 {}}} SUCCS {{258 0 0 0-349 {}}} CYCLES {}}
set a(0-438) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:kk:slc(S2_OUTER_LOOP:for:kk(9:0))(4-0) TYPE READSLICE PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-107 LOC {1 0.33625 1 0.6446034333333334 1 0.6446034333333334 1 0.6446034333333334} PREDS {{258 0 0 0-431 {}}} SUCCS {{259 0 0 0-439 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-439) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(5,0,5,0,5) QUANTITY 1 NAME S2_OUTER_LOOP:for:tf:mul TYPE MUL DELAY {3.51 ns} PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-108 LOC {1 0.33625 1 0.6446034333333334 1 0.6446034333333334 1 0.9374999466666667 1 0.9374999466666667} PREDS {{259 0 0 0-438 {}}} SUCCS {{259 0 0.750 0-440 {}} {130 0 0 0-349 {}}} CYCLES {}}
set a(0-440) {AREA_SCORE 1920.00 LIBRARY amba MODULE ccs_axi4_slave_mem(4,0,32,64,64,5,0,0,12,64,1,1,1,0,0) QUANTITY 1 NAME S2_OUTER_LOOP:for:tf:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {0.87 ns} PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-109 LOC {1 1.0 1 1.0 1 1.0 2 0.07249991666666666 2 0.07249991666666666} PREDS {{259 0 0.750 0-439 {}}} SUCCS {{258 0 0 0-349 {}}} CYCLES {}}
set a(0-441) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:for:p:asn(S2_OUTER_LOOP:for:for:p(5:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-110 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{772 0 0 0-349 {}}} SUCCS {{259 0 0 0-349 {}}} CYCLES {}}
set a(0-442) {AREA_SCORE {} NAME modulo_dev#2:qelse:asn(modulo_dev#2:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-111 LOC {0 1.0 52 0.8065461666666667 52 0.8065461666666667 52 0.8065461666666667 52 0.8065461666666667} PREDS {} SUCCS {{258 0 0 0-485 {}}} CYCLES {}}
set a(0-443) {AREA_SCORE {} NAME modulo_dev#1:qelse:asn(modulo_dev#1:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-112 LOC {0 1.0 35 0.9933333333333333 35 0.9933333333333333 35 0.9933333333333333 36 0.4366495666666666} PREDS {} SUCCS {{258 0 0 0-478 {}}} CYCLES {}}
set a(0-444) {AREA_SCORE {} NAME modulo_dev:qelse:asn(modulo_dev:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-113 LOC {0 1.0 19 0.8065461666666667 19 0.8065461666666667 19 0.8065461666666667 51 0.8065461666666667} PREDS {} SUCCS {{258 0 0 0-466 {}}} CYCLES {}}
set a(0-445) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:for:p:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-114 LOC {0 1.0 1 0.0 1 0.0 1 0.0 18 0.7332128333333333} PREDS {{774 0 0 0-494 {}}} SUCCS {{259 0 0 0-446 {}} {130 0 0 0-493 {}} {256 0 0 0-494 {}}} CYCLES {}}
set a(0-446) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:for:p:slc(S2_OUTER_LOOP:for:for:p(5:0))(4-0) TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-115 LOC {0 1.0 1 0.0 1 0.0 18 0.7332128333333333} PREDS {{259 0 0 0-445 {}}} SUCCS {{258 0 0 0-448 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-447) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:idx1:slc(S2_OUTER_LOOP:for:idx1:acc.psp(8:0))(8-4) TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-116 LOC {0 1.0 1 0.9199999999999999 1 0.9199999999999999 18 0.7332128333333333} PREDS {} SUCCS {{259 0 0 0-448 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-448) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,5,0,5) QUANTITY 2 NAME S2_OUTER_LOOP:for:for:f1:acc#2 TYPE ACCU DELAY {0.96 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-117 LOC {1 0.0 1 0.9199999999999999 1 0.9199999999999999 1 0.9999999166666667 18 0.81321275} PREDS {{259 0 0 0-447 {}} {258 0 0 0-446 {}}} SUCCS {{258 0 0 0-451 {}} {258 0 0 0-469 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-449) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:idx1:slc(S2_OUTER_LOOP:for:idx1:acc.psp(8:0))(3-0) TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-118 LOC {0 1.0 2 0.8132128333333334 2 0.8132128333333334 18 0.8132128333333334} PREDS {} SUCCS {{258 0 0 0-451 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-450) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:kk:slc(S2_OUTER_LOOP:for:kk(9:0))(0)#2 TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-119 LOC {0 1.0 2 0.8132128333333334 2 0.8132128333333334 18 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-451 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-451) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:for:f1:S2_OUTER_LOOP:for:for:f1:conc TYPE CONCATENATE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-120 LOC {1 0.08 2 0.8132128333333334 2 0.8132128333333334 18 0.8132128333333334} PREDS {{259 0 0 0-450 {}} {258 0 0 0-449 {}} {258 0 0 0-448 {}}} SUCCS {{259 0 1.741 0-452 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-452) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,10,64,1024,1024,64,1) QUANTITY 1 NAME S2_OUTER_LOOP:for:for:f1:read_mem(xx:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-121 LOC {1 1.0 2 0.9666666666666667 2 1.0 3 0.1999999166666666 19 0.1999999166666666} PREDS {{259 0 1.741 0-451 {}} {774 0 1.741 0-488 {}} {774 0 1.741 0-470 {}}} SUCCS {{258 0 0 0-460 {}} {256 0 0 0-470 {}} {258 0 0 0-472 {}} {256 0 0 0-488 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-453) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:for:p:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-122 LOC {0 1.0 1 0.0 1 0.0 1 0.0 18 0.7332128333333333} PREDS {{774 0 0 0-494 {}}} SUCCS {{259 0 0 0-454 {}} {130 0 0 0-493 {}} {256 0 0 0-494 {}}} CYCLES {}}
set a(0-454) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:for:p:slc(S2_OUTER_LOOP:for:for:p(5:0))(4-0)#1 TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-123 LOC {0 1.0 1 0.0 1 0.0 18 0.7332128333333333} PREDS {{259 0 0 0-453 {}}} SUCCS {{258 0 0 0-456 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-455) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:idx2:slc(S2_OUTER_LOOP:for:idx2(9:0))(9-5) TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-124 LOC {0 1.0 1 0.7332128333333333 1 0.7332128333333333 18 0.7332128333333333} PREDS {} SUCCS {{259 0 0 0-456 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-456) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,5,0,5) QUANTITY 2 NAME S2_OUTER_LOOP:for:for:f2:acc#2 TYPE ACCU DELAY {0.96 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-125 LOC {1 0.0 1 0.7332128333333333 1 0.7332128333333333 1 0.81321275 18 0.81321275} PREDS {{259 0 0 0-455 {}} {258 0 0 0-454 {}}} SUCCS {{258 0 0 0-458 {}} {258 0 0 0-487 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-457) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:idx2:slc(S2_OUTER_LOOP:for:idx2(9:0))(4-0)#1 TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-126 LOC {0 1.0 1 0.8132128333333334 1 0.8132128333333334 18 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-458 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-458) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:for:f2:S2_OUTER_LOOP:for:for:f2:conc TYPE CONCATENATE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-127 LOC {1 0.08 1 0.8132128333333334 1 0.8132128333333334 18 0.8132128333333334} PREDS {{259 0 0 0-457 {}} {258 0 0 0-456 {}}} SUCCS {{259 0 1.741 0-459 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-459) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,10,64,1024,1024,64,1) QUANTITY 1 NAME S2_OUTER_LOOP:for:for:f2:read_mem(xx:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-128 LOC {1 1.0 1 0.9666666666666667 1 1.0 2 0.1999999166666666 19 0.1999999166666666} PREDS {{259 0 1.741 0-458 {}} {774 0 1.741 0-488 {}} {774 0 1.741 0-470 {}}} SUCCS {{259 0 0 0-460 {}} {256 0 0 0-470 {}} {258 0 0 0-471 {}} {256 0 0 0-488 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-460) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 5 NAME S2_OUTER_LOOP:for:for:acc#2 TYPE ACCU DELAY {1.84 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-129 LOC {2 0.19999999999999998 3 0.84625 3 0.84625 3 0.9999999166666667 35 0.9999999166666667} PREDS {{259 0 0 0-459 {}} {258 0 0 0-452 {}}} SUCCS {{259 0 0 0-461 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-461) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME modulo_dev:result:rem TYPE REM DELAY {15cy+6.97 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-130 LOC {2 1.0 3 1.0 3 1.0 19 0.5807982500000006 51 0.5807982500000006} PREDS {{259 0 0 0-460 {}}} SUCCS {{259 0 0 0-462 {}} {258 0 0 0-464 {}} {258 0 0 0-465 {}} {258 0 0 0-466 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-462) {AREA_SCORE {} NAME operator>=<64,true>:slc()(64)#2 TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-131 LOC {18 0.5807983333333333 19 0.5807983333333333 19 0.5807983333333333 51 0.6527961666666666} PREDS {{259 0 0 0-461 {}}} SUCCS {{259 0 0 0-463 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-463) {AREA_SCORE {} NAME modulo_dev:qsel TYPE SELECT PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-132 LOC {18 0.5807983333333333 19 0.6527961666666666 19 0.6527961666666666 51 0.6527961666666666} PREDS {{259 0 0 0-462 {}}} SUCCS {{146 0 0 0-464 {}}} CYCLES {}}
set a(0-464) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 5 NAME modulo_dev:qelse:acc TYPE ACCU DELAY {1.84 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-133 LOC {18 0.5807983333333333 19 0.6527961666666666 19 0.6527961666666666 19 0.8065460833333333 51 0.8065460833333333} PREDS {{146 0 0 0-463 {}} {258 0 0 0-461 {}}} SUCCS {{258 0 0 0-466 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-465) {AREA_SCORE {} NAME operator>=<64,true>:slc()(64) TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-134 LOC {18 0.5807983333333333 19 0.5807983333333333 19 0.5807983333333333 51 0.8065461666666667} PREDS {{258 0 0 0-461 {}}} SUCCS {{259 0 0 0-466 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-466) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 3 NAME modulo_dev:mux TYPE MUX DELAY {0.08 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-135 LOC {18 0.7345483333333332 19 0.8065461666666667 19 0.8065461666666667 19 0.81321275 51 0.81321275} PREDS {{259 0 0 0-465 {}} {258 0 0 0-464 {}} {258 0 0 0-461 {}} {258 0 0 0-444 {}}} SUCCS {{258 0 1.741 0-470 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-467) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:idx1:slc(S2_OUTER_LOOP:for:idx1:acc.psp(8:0))(3-0)#1 TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-136 LOC {0 1.0 19 0.8132128333333334 19 0.8132128333333334 51 0.8132128333333334} PREDS {} SUCCS {{258 0 0 0-469 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-468) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:kk:slc(S2_OUTER_LOOP:for:kk(9:0))(0) TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-137 LOC {0 1.0 19 0.8132128333333334 19 0.8132128333333334 51 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-469 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-469) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:for:S2_OUTER_LOOP:for:for:conc TYPE CONCATENATE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-138 LOC {1 0.08 19 0.8132128333333334 19 0.8132128333333334 51 0.8132128333333334} PREDS {{259 0 0 0-468 {}} {258 0 0 0-467 {}} {258 0 0 0-448 {}}} SUCCS {{259 0 1.741 0-470 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-470) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,10,64,1024,1024,64,1) QUANTITY 1 NAME S2_OUTER_LOOP:for:for:write_mem(xx:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-139 LOC {18 1.0 19 0.9666666666666667 19 1.0 20 0.008333249999999959 52 0.008333249999999959} PREDS {{774 0 0 0-470 {}} {259 0 1.741 0-469 {}} {258 0 1.741 0-466 {}} {256 0 0 0-459 {}} {256 0 0 0-452 {}} {774 0 0 0-488 {}}} SUCCS {{774 0 1.741 0-452 {}} {774 0 1.741 0-459 {}} {774 0 0 0-470 {}} {258 0 0 0-488 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-471) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:for:f2:not TYPE NOT PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-140 LOC {2 0.19999999999999998 3 0.84625 3 0.84625 19 0.84625} PREDS {{258 0 0 0-459 {}}} SUCCS {{259 0 0 0-472 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-472) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 5 NAME S2_OUTER_LOOP:for:for:acc#4 TYPE ACCU DELAY {1.84 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-141 LOC {2 0.19999999999999998 3 0.84625 3 0.84625 3 0.9999999166666667 19 0.9999999166666667} PREDS {{259 0 0 0-471 {}} {258 0 0 0-452 {}}} SUCCS {{259 0 0 0-473 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-473) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME modulo_dev#1:result:rem TYPE REM DELAY {15cy+6.97 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-142 LOC {2 1.0 19 1.0 19 1.0 35 0.5807982500000006 35 0.5807982500000006} PREDS {{259 0 0 0-472 {}}} SUCCS {{259 0 0 0-474 {}} {258 0 0 0-476 {}} {258 0 0 0-477 {}} {258 0 0 0-478 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-474) {AREA_SCORE {} NAME operator>=<64,true>#1:slc()(64)#2 TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-143 LOC {18 0.5807983333333333 35 0.5807983333333333 35 0.5807983333333333 36 0.28289956666666666} PREDS {{259 0 0 0-473 {}}} SUCCS {{259 0 0 0-475 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-475) {AREA_SCORE {} NAME modulo_dev#1:qsel TYPE SELECT PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-144 LOC {18 0.5807983333333333 35 0.8395833333333332 35 0.8395833333333332 36 0.28289956666666666} PREDS {{259 0 0 0-474 {}}} SUCCS {{146 0 0 0-476 {}}} CYCLES {}}
set a(0-476) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 5 NAME modulo_dev#1:qelse:acc TYPE ACCU DELAY {1.84 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-145 LOC {18 0.5807983333333333 35 0.8395833333333332 35 0.8395833333333332 35 0.99333325 36 0.4366494833333333} PREDS {{146 0 0 0-475 {}} {258 0 0 0-473 {}}} SUCCS {{258 0 0 0-478 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-477) {AREA_SCORE {} NAME operator>=<64,true>#1:slc()(64) TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-146 LOC {18 0.5807983333333333 35 0.5807983333333333 35 0.5807983333333333 36 0.4366495666666666} PREDS {{258 0 0 0-473 {}}} SUCCS {{259 0 0 0-478 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-478) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 3 NAME modulo_dev#1:mux TYPE MUX DELAY {0.08 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-147 LOC {18 0.7345483333333332 35 0.9933333333333333 35 0.9933333333333333 35 0.9999999166666667 36 0.44331614999999996} PREDS {{259 0 0 0-477 {}} {258 0 0 0-476 {}} {258 0 0 0-473 {}} {258 0 0 0-443 {}}} SUCCS {{259 0 0 0-479 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-479) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME S2_OUTER_LOOP:for:for:mul TYPE MUL DELAY {6.68 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-148 LOC {19 0.0 36 0.4433162333333333 36 0.4433162333333333 36 0.9999999373333333 36 0.9999999373333333} PREDS {{259 0 0 0-478 {}}} SUCCS {{259 0 0 0-480 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-480) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME modulo_dev#2:result:rem TYPE REM DELAY {15cy+6.97 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-149 LOC {19 1.0 36 1.0 36 1.0 52 0.5807982500000006 52 0.5807982500000006} PREDS {{259 0 0 0-479 {}}} SUCCS {{259 0 0 0-481 {}} {258 0 0 0-483 {}} {258 0 0 0-484 {}} {258 0 0 0-485 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-481) {AREA_SCORE {} NAME operator>=<64,true>#2:slc()(64)#2 TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-150 LOC {35 0.5807983333333333 52 0.5807983333333333 52 0.5807983333333333 52 0.6527961666666666} PREDS {{259 0 0 0-480 {}}} SUCCS {{259 0 0 0-482 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-482) {AREA_SCORE {} NAME modulo_dev#2:qsel TYPE SELECT PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-151 LOC {35 0.5807983333333333 52 0.6527961666666666 52 0.6527961666666666 52 0.6527961666666666} PREDS {{259 0 0 0-481 {}}} SUCCS {{146 0 0 0-483 {}}} CYCLES {}}
set a(0-483) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 5 NAME modulo_dev#2:qelse:acc TYPE ACCU DELAY {1.84 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-152 LOC {35 0.5807983333333333 52 0.6527961666666666 52 0.6527961666666666 52 0.8065460833333333 52 0.8065460833333333} PREDS {{146 0 0 0-482 {}} {258 0 0 0-480 {}}} SUCCS {{258 0 0 0-485 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-484) {AREA_SCORE {} NAME operator>=<64,true>#2:slc()(64) TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-153 LOC {35 0.5807983333333333 52 0.5807983333333333 52 0.5807983333333333 52 0.8065461666666667} PREDS {{258 0 0 0-480 {}}} SUCCS {{259 0 0 0-485 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-485) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 3 NAME modulo_dev#2:mux TYPE MUX DELAY {0.08 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-154 LOC {35 0.7345483333333332 52 0.8065461666666667 52 0.8065461666666667 52 0.81321275 52 0.81321275} PREDS {{259 0 0 0-484 {}} {258 0 0 0-483 {}} {258 0 0 0-480 {}} {258 0 0 0-442 {}}} SUCCS {{258 0 1.741 0-488 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-486) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:idx2:slc(S2_OUTER_LOOP:for:idx2(9:0))(4-0) TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-155 LOC {0 1.0 52 0.8132128333333334 52 0.8132128333333334 52 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-487 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-487) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:for:S2_OUTER_LOOP:for:for:conc#1 TYPE CONCATENATE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-156 LOC {1 0.08 52 0.8132128333333334 52 0.8132128333333334 52 0.8132128333333334} PREDS {{259 0 0 0-486 {}} {258 0 0 0-456 {}}} SUCCS {{259 0 1.741 0-488 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-488) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,10,64,1024,1024,64,1) QUANTITY 1 NAME S2_OUTER_LOOP:for:for:write_mem(xx:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-157 LOC {35 1.0 52 0.9666666666666667 52 1.0 53 0.008333249999999959 53 0.008333249999999959} PREDS {{774 0 0 0-488 {}} {259 0 1.741 0-487 {}} {258 0 1.741 0-485 {}} {258 0 0 0-470 {}} {256 0 0 0-459 {}} {256 0 0 0-452 {}}} SUCCS {{774 0 1.741 0-452 {}} {774 0 1.741 0-459 {}} {774 0 0 0-470 {}} {774 0 0 0-488 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-489) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:for:p:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-158 LOC {0 1.0 1 0.0 1 0.0 1 0.0 53 0.9199999999999999} PREDS {{774 0 0 0-494 {}}} SUCCS {{259 0 0 0-490 {}} {130 0 0 0-493 {}} {256 0 0 0-494 {}}} CYCLES {}}
set a(0-490) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:for:p:slc(S2_OUTER_LOOP:for:for:p(5:0))(4-0)#2 TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-159 LOC {0 1.0 1 0.0 1 0.0 53 0.9199999999999999} PREDS {{259 0 0 0-489 {}}} SUCCS {{259 0 0 0-491 {}} {130 0 0 0-493 {}}} CYCLES {}}
set a(0-491) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,6) QUANTITY 1 NAME S2_OUTER_LOOP:for:for:acc#5 TYPE ACCU DELAY {0.96 ns} PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-160 LOC {1 0.0 1 0.9199999999999999 1 0.9199999999999999 1 0.9999999166666667 53 0.9999999166666667} PREDS {{259 0 0 0-490 {}}} SUCCS {{259 0 0 0-492 {}} {130 0 0 0-493 {}} {258 0 0 0-494 {}}} CYCLES {}}
set a(0-492) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:for:p:slc(S2_OUTER_LOOP:for:for:p(5:0))(5) TYPE READSLICE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-161 LOC {1 0.08 53 1.0 53 1.0 53 1.0} PREDS {{259 0 0 0-491 {}}} SUCCS {{259 0 0 0-493 {}}} CYCLES {}}
set a(0-493) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:for:break(S2_OUTER_LOOP:for:for) TYPE TERMINATE PAR 0-349 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-162 LOC {36 0.008333333333333333 53 1.0 53 1.0 53 1.0} PREDS {{259 0 0 0-492 {}} {130 0 0 0-491 {}} {130 0 0 0-490 {}} {130 0 0 0-489 {}} {130 0 0 0-488 {}} {130 0 0 0-487 {}} {130 0 0 0-486 {}} {130 0 0 0-485 {}} {130 0 0 0-484 {}} {130 0 0 0-483 {}} {130 0 0 0-481 {}} {130 0 0 0-480 {}} {130 0 0 0-479 {}} {130 0 0 0-478 {}} {130 0 0 0-477 {}} {130 0 0 0-476 {}} {130 0 0 0-474 {}} {130 0 0 0-473 {}} {130 0 0 0-472 {}} {130 0 0 0-471 {}} {130 0 0 0-470 {}} {130 0 0 0-469 {}} {130 0 0 0-468 {}} {130 0 0 0-467 {}} {130 0 0 0-466 {}} {130 0 0 0-465 {}} {130 0 0 0-464 {}} {130 0 0 0-462 {}} {130 0 0 0-461 {}} {130 0 0 0-460 {}} {130 0 0 0-459 {}} {130 0 0 0-458 {}} {130 0 0 0-457 {}} {130 0 0 0-456 {}} {130 0 0 0-455 {}} {130 0 0 0-454 {}} {130 0 0 0-453 {}} {130 0 0 0-452 {}} {130 0 0 0-451 {}} {130 0 0 0-450 {}} {130 0 0 0-449 {}} {130 0 0 0-448 {}} {130 0 0 0-447 {}} {130 0 0 0-446 {}} {130 0 0 0-445 {}}} SUCCS {{129 0 0 0-494 {}}} CYCLES {}}
set a(0-494) {AREA_SCORE {} NAME asn(S2_OUTER_LOOP:for:for:p(5:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-349 LOC {36 0.0 53 0.0 53 0.0 53 0.0 53 1.0} PREDS {{772 0 0 0-494 {}} {129 0 0 0-493 {}} {258 0 0 0-491 {}} {256 0 0 0-489 {}} {256 0 0 0-453 {}} {256 0 0 0-445 {}}} SUCCS {{774 0 0 0-445 {}} {774 0 0 0-453 {}} {774 0 0 0-489 {}} {772 0 0 0-494 {}}} CYCLES {}}
set a(0-349) {CHI {0-442 0-443 0-444 0-445 0-446 0-447 0-448 0-449 0-450 0-451 0-452 0-453 0-454 0-455 0-456 0-457 0-458 0-459 0-460 0-461 0-462 0-463 0-464 0-465 0-466 0-467 0-468 0-469 0-470 0-471 0-472 0-473 0-474 0-475 0-476 0-477 0-478 0-479 0-480 0-481 0-482 0-483 0-484 0-485 0-486 0-487 0-488 0-489 0-490 0-491 0-492 0-493 0-494} ITERATIONS 32 RESET_LATENCY 0 CSTEPS 53 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD 135680 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1696 TOTAL_CYCLES_IN 135680 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 135680 NAME S2_OUTER_LOOP:for:for TYPE LOOP DELAY {2035215.00 ns} PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-163 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{774 0 0 0-349 {}} {259 0 0 0-441 {}} {258 0 0 0-440 {}} {130 0 0 0-439 {}} {130 0 0 0-438 {}} {258 0 0 0-437 {}} {130 0 0 0-436 {}} {130 0 0 0-435 {}} {258 0 0 0-434 {}} {130 0 0 0-433 {}} {130 0 0 0-432 {}} {258 0 0 0-431 {}} {130 0 0 0-430 {}} {130 0 0 0-429 {}} {130 0 0 0-428 {}} {130 0 0 0-427 {}} {130 0 0 0-426 {}} {130 0 0 0-425 {}} {130 0 0 0-424 {}} {130 0 0 0-423 {}} {130 0 0 0-422 {}} {130 0 0 0-421 {}} {130 0 0 0-420 {}} {130 0 0 0-419 {}} {130 0 0 0-418 {}} {130 0 0 0-417 {}} {130 0 0 0-416 {}} {130 0 0 0-415 {}}} SUCCS {{772 0 0 0-441 {}} {774 0 0 0-349 {}} {131 0 0 0-495 {}} {130 0 0 0-496 {}} {130 0 0 0-497 {}} {130 0 0 0-498 {}} {130 0 0 0-499 {}}} CYCLES {}}
set a(0-495) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-164 LOC {2 1.0 2 1.0 2 1.0 2 1.0 3 0.92125} PREDS {{131 0 0 0-349 {}} {774 0 0 0-500 {}}} SUCCS {{259 0 0 0-496 {}} {130 0 0 0-499 {}} {256 0 0 0-500 {}}} CYCLES {}}
set a(0-496) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:j:slc(S2_OUTER_LOOP:for:j(4:0))(3-0)#2 TYPE READSLICE PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-165 LOC {2 1.0 2 1.0 2 1.0 3 0.92125} PREDS {{259 0 0 0-495 {}} {130 0 0 0-349 {}}} SUCCS {{259 0 0 0-497 {}} {130 0 0 0-499 {}}} CYCLES {}}
set a(0-497) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,5) QUANTITY 1 NAME S2_OUTER_LOOP:for:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-166 LOC {3 0.0 3 0.92125 3 0.92125 3 0.9999999166666667 3 0.9999999166666667} PREDS {{259 0 0 0-496 {}} {130 0 0 0-349 {}}} SUCCS {{259 0 0 0-498 {}} {130 0 0 0-499 {}} {258 0 0 0-500 {}}} CYCLES {}}
set a(0-498) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:j:slc(S2_OUTER_LOOP:for:j(4:0))(4) TYPE READSLICE PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-167 LOC {3 0.07875 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-497 {}} {130 0 0 0-349 {}}} SUCCS {{259 0 0 0-499 {}}} CYCLES {}}
set a(0-499) {AREA_SCORE {} NAME S2_OUTER_LOOP:for:break(S2_OUTER_LOOP:for) TYPE TERMINATE PAR 0-348 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-168 LOC {3 0.07875 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-498 {}} {130 0 0 0-497 {}} {130 0 0 0-496 {}} {130 0 0 0-495 {}} {130 0 0 0-349 {}}} SUCCS {{129 0 0 0-500 {}}} CYCLES {}}
set a(0-500) {AREA_SCORE {} NAME asn(S2_OUTER_LOOP:for:j(4:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-348 LOC {3 0.07875 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{772 0 0 0-500 {}} {129 0 0 0-499 {}} {258 0 0 0-497 {}} {256 0 0 0-495 {}} {256 0 0 0-429 {}} {256 0 0 0-415 {}}} SUCCS {{774 0 0 0-415 {}} {774 0 0 0-429 {}} {774 0 0 0-495 {}} {772 0 0 0-500 {}}} CYCLES {}}
set a(0-348) {CHI {0-415 0-416 0-417 0-418 0-419 0-420 0-421 0-422 0-423 0-424 0-425 0-426 0-427 0-428 0-429 0-430 0-431 0-432 0-433 0-434 0-435 0-436 0-437 0-438 0-439 0-440 0-441 0-349 0-495 0-496 0-497 0-498 0-499 0-500} ITERATIONS 16 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD 135920 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 48 TOTAL_CYCLES_IN 240 TOTAL_CYCLES_UNDER 135680 TOTAL_CYCLES 135920 NAME S2_OUTER_LOOP:for TYPE LOOP DELAY {2038815.00 ns} PAR 0-347 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-169 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-348 {}} {259 0 0 0-414 {}} {258 0 0 0-413 {}} {130 0 0 0-412 {}} {258 0 0 0-411 {}} {130 0 0 0-410 {}} {130 0 0 0-409 {}} {258 0 0 0-408 {}} {130 0 0 0-407 {}} {130 0 0 0-406 {}} {130 0 0 0-405 {}} {774 0 0 0-507 {}}} SUCCS {{772 0 0 0-414 {}} {774 0 0 0-348 {}} {131 0 0 0-501 {}} {130 0 0 0-502 {}} {130 0 0 0-503 {}} {130 0 0 0-504 {}} {130 0 0 0-505 {}} {130 0 0 0-506 {}} {256 0 0 0-507 {}}} CYCLES {}}
set a(0-501) {AREA_SCORE {} NAME S2_OUTER_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-347 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-170 LOC {1 1.0 2 0.9225 2 0.9225 2 0.9225 2 0.9225} PREDS {{131 0 0 0-348 {}} {774 0 0 0-507 {}}} SUCCS {{259 0 0 0-502 {}} {130 0 0 0-506 {}} {256 0 0 0-507 {}}} CYCLES {}}
set a(0-502) {AREA_SCORE 3.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(3,0,2,1,3) QUANTITY 1 NAME S2_OUTER_LOOP:acc#1 TYPE ACCU DELAY {0.93 ns} PAR 0-347 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-171 LOC {2 0.0 2 0.9225 2 0.9225 2 0.9999999166666667 2 0.9999999166666667} PREDS {{259 0 0 0-501 {}} {130 0 0 0-348 {}}} SUCCS {{259 0 0 0-503 {}} {258 0 0 0-504 {}} {130 0 0 0-506 {}} {258 0 0 0-507 {}}} CYCLES {}}
set a(0-503) {AREA_SCORE {} NAME S2_OUTER_LOOP:i:slc(S2_OUTER_LOOP:i(2:0))(2-1)#2 TYPE READSLICE PAR 0-347 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-172 LOC {2 0.0775 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-502 {}} {130 0 0 0-348 {}}} SUCCS {{258 0 0 0-505 {}} {130 0 0 0-506 {}}} CYCLES {}}
set a(0-504) {AREA_SCORE {} NAME S2_OUTER_LOOP:i:slc(S2_OUTER_LOOP:i(2:0))(2-1) TYPE READSLICE PAR 0-347 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-173 LOC {2 0.0775 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0 0-502 {}} {130 0 0 0-348 {}}} SUCCS {{259 0 0 0-505 {}} {130 0 0 0-506 {}}} CYCLES {}}
set a(0-505) {AREA_SCORE {} NAME S2_OUTER_LOOP:S2_OUTER_LOOP:xnor TYPE XNOR PAR 0-347 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-174 LOC {2 0.0775 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-504 {}} {258 0 0 0-503 {}} {130 0 0 0-348 {}}} SUCCS {{259 0 0 0-506 {}}} CYCLES {}}
set a(0-506) {AREA_SCORE {} NAME S2_OUTER_LOOP:break(S2_OUTER_LOOP) TYPE TERMINATE PAR 0-347 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-175 LOC {2 0.0775 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-505 {}} {130 0 0 0-504 {}} {130 0 0 0-503 {}} {130 0 0 0-502 {}} {130 0 0 0-501 {}} {130 0 0 0-348 {}}} SUCCS {{129 0 0 0-507 {}}} CYCLES {}}
set a(0-507) {AREA_SCORE {} NAME asn(S2_OUTER_LOOP:i(2:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-347 LOC {2 0.0775 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{772 0 0 0-507 {}} {129 0 0 0-506 {}} {258 0 0 0-502 {}} {256 0 0 0-501 {}} {256 0 0 0-348 {}} {256 0 0 0-412 {}} {256 0 0 0-409 {}} {256 0 0 0-405 {}}} SUCCS {{774 0 0 0-405 {}} {774 0 0 0-409 {}} {774 0 0 0-412 {}} {774 0 0 0-348 {}} {774 0 0 0-501 {}} {772 0 0 0-507 {}}} CYCLES {}}
set a(0-347) {CHI {0-405 0-406 0-407 0-408 0-409 0-410 0-411 0-412 0-413 0-414 0-348 0-501 0-502 0-503 0-504 0-505 0-506 0-507} ITERATIONS 5 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD 135930 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 10 TOTAL_CYCLES_IN 10 TOTAL_CYCLES_UNDER 135920 TOTAL_CYCLES 135930 NAME S2_OUTER_LOOP TYPE LOOP DELAY {2038965.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-176 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-347 {}} {259 0 0 0-404 {}} {258 0 0 0-345 {}} {258 0 0 0-361 {}} {774 0 0 0-357 {}}} SUCCS {{772 0 0 0-404 {}} {774 0 0 0-347 {}} {131 0 0 0-508 {}} {258 0 0 0-350 {}} {258 0 0 0-359 {}} {256 0 0 0-786 {}}} CYCLES {}}
set a(0-508) {AREA_SCORE {} NAME S2_COPY_LOOP:p:asn(S2_COPY_LOOP:p(5:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-177 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-347 {}} {772 0 0 0-350 {}}} SUCCS {{259 0 0 0-350 {}}} CYCLES {}}
set a(0-509) {AREA_SCORE {} NAME S2_COPY_LOOP:for:i:asn(S2_COPY_LOOP:for:i(5:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-350 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-178 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-351 {}}} SUCCS {{259 0 0 0-351 {}}} CYCLES {}}
set a(0-510) {AREA_SCORE {} NAME S2_COPY_LOOP:for:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-179 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9375} PREDS {{774 0 0 0-532 {}}} SUCCS {{259 0 0 0-511 {}} {130 0 0 0-531 {}} {256 0 0 0-532 {}}} CYCLES {}}
set a(0-511) {AREA_SCORE {} NAME S2_COPY_LOOP:for:i:slc(S2_COPY_LOOP:for:i(5:0))(4-0) TYPE READSLICE PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-180 LOC {0 1.0 1 0.0 1 0.0 1 0.9375} PREDS {{259 0 0 0-510 {}}} SUCCS {{259 0 0.750 0-512 {}} {130 0 0 0-531 {}}} CYCLES {}}
set a(0-512) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(5,0,32,32,32,5,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME S2_COPY_LOOP:for:read_mem(revArr:rsc.@) TYPE MEMORYREAD DELAY {0.87 ns} PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-181 LOC {1 1.0 1 1.0 1 1.0 2 0.07249991666666666 2 0.07249991666666666} PREDS {{259 0 0.750 0-511 {}}} SUCCS {{259 0 0 0-513 {}} {130 0 0 0-531 {}}} CYCLES {}}
set a(0-513) {AREA_SCORE {} NAME S2_COPY_LOOP:for:slc()(9-0) TYPE READSLICE PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-182 LOC {2 0.13499999999999998 2 0.13499999999999998 2 0.13499999999999998 2 0.7332128333333333} PREDS {{259 0 0 0-512 {}}} SUCCS {{258 0 0 0-522 {}} {258 0 0 0-524 {}} {130 0 0 0-531 {}}} CYCLES {}}
set a(0-514) {AREA_SCORE {} NAME S2_COPY_LOOP:p:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-183 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-515 {}} {130 0 0 0-531 {}}} CYCLES {}}
set a(0-515) {AREA_SCORE {} NAME S2_COPY_LOOP:p:slc(S2_COPY_LOOP:p(5:0))(4-0)#1 TYPE READSLICE PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-184 LOC {0 1.0 1 0.0 1 0.0 1 0.8132128333333334} PREDS {{259 0 0 0-514 {}}} SUCCS {{258 0 0 0-518 {}} {130 0 0 0-531 {}}} CYCLES {}}
set a(0-516) {AREA_SCORE {} NAME S2_COPY_LOOP:for:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-185 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8132128333333334} PREDS {{774 0 0 0-532 {}}} SUCCS {{259 0 0 0-517 {}} {130 0 0 0-531 {}} {256 0 0 0-532 {}}} CYCLES {}}
set a(0-517) {AREA_SCORE {} NAME S2_COPY_LOOP:for:i:slc(S2_COPY_LOOP:for:i(5:0))(4-0)#1 TYPE READSLICE PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-186 LOC {0 1.0 1 0.0 1 0.0 1 0.8132128333333334} PREDS {{259 0 0 0-516 {}}} SUCCS {{259 0 0 0-518 {}} {130 0 0 0-531 {}}} CYCLES {}}
set a(0-518) {AREA_SCORE {} NAME S2_COPY_LOOP:for:S2_COPY_LOOP:for:conc#2 TYPE CONCATENATE PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-187 LOC {0 1.0 1 0.8132128333333334 1 0.8132128333333334 1 0.8132128333333334} PREDS {{259 0 0 0-517 {}} {258 0 0 0-515 {}}} SUCCS {{259 0 1.741 0-519 {}} {130 0 0 0-531 {}}} CYCLES {}}
set a(0-519) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,10,64,1024,1024,64,1) QUANTITY 1 NAME S2_COPY_LOOP:for:read_mem(xx:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-188 LOC {1 1.0 1 0.9666666666666667 1 1.0 2 0.1999999166666666 2 0.1999999166666666} PREDS {{259 0 1.741 0-518 {}}} SUCCS {{258 0 1.741 0-526 {}} {130 0 0 0-531 {}}} CYCLES {}}
set a(0-520) {AREA_SCORE {} NAME S2_COPY_LOOP:p:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-189 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.7332128333333333} PREDS {} SUCCS {{259 0 0 0-521 {}} {130 0 0 0-531 {}}} CYCLES {}}
set a(0-521) {AREA_SCORE {} NAME S2_COPY_LOOP:p:slc(S2_COPY_LOOP:p(5:0))(4-0) TYPE READSLICE PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-190 LOC {0 1.0 2 0.0 2 0.0 2 0.7332128333333333} PREDS {{259 0 0 0-520 {}}} SUCCS {{258 0 0 0-523 {}} {130 0 0 0-531 {}}} CYCLES {}}
set a(0-522) {AREA_SCORE {} NAME S2_COPY_LOOP:for:slc(drf(revArr.ptr).smx(9:0))(9-5) TYPE READSLICE PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-191 LOC {2 0.13499999999999998 2 0.13499999999999998 2 0.13499999999999998 2 0.7332128333333333} PREDS {{258 0 0 0-513 {}}} SUCCS {{259 0 0 0-523 {}} {130 0 0 0-531 {}}} CYCLES {}}
set a(0-523) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,5,0,5) QUANTITY 2 NAME S2_COPY_LOOP:for:acc#5 TYPE ACCU DELAY {0.96 ns} PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-192 LOC {2 0.13499999999999998 2 0.7332128333333333 2 0.7332128333333333 2 0.81321275 2 0.81321275} PREDS {{259 0 0 0-522 {}} {258 0 0 0-521 {}}} SUCCS {{258 0 0 0-525 {}} {130 0 0 0-531 {}}} CYCLES {}}
set a(0-524) {AREA_SCORE {} NAME S2_COPY_LOOP:for:slc(drf(revArr.ptr).smx(9:0))(4-0) TYPE READSLICE PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-193 LOC {2 0.13499999999999998 2 0.13499999999999998 2 0.13499999999999998 2 0.8132128333333334} PREDS {{258 0 0 0-513 {}}} SUCCS {{259 0 0 0-525 {}} {130 0 0 0-531 {}}} CYCLES {}}
set a(0-525) {AREA_SCORE {} NAME S2_COPY_LOOP:for:S2_COPY_LOOP:for:conc TYPE CONCATENATE PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-194 LOC {2 0.215 2 0.8132128333333334 2 0.8132128333333334 2 0.8132128333333334} PREDS {{259 0 0 0-524 {}} {258 0 0 0-523 {}}} SUCCS {{259 0 1.741 0-526 {}} {130 0 0 0-531 {}}} CYCLES {}}
set a(0-526) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,10,64,1024,1024,64,1) QUANTITY 1 NAME S2_COPY_LOOP:for:write_mem(yy:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-195 LOC {2 1.0 2 0.9666666666666667 2 1.0 3 0.008333249999999959 3 0.008333249999999959} PREDS {{774 0 0 0-526 {}} {259 0 1.741 0-525 {}} {258 0 1.741 0-519 {}}} SUCCS {{774 0 0 0-526 {}} {130 0 0 0-531 {}}} CYCLES {}}
set a(0-527) {AREA_SCORE {} NAME S2_COPY_LOOP:for:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-196 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.9199999999999999} PREDS {{774 0 0 0-532 {}}} SUCCS {{259 0 0 0-528 {}} {130 0 0 0-531 {}} {256 0 0 0-532 {}}} CYCLES {}}
set a(0-528) {AREA_SCORE {} NAME S2_COPY_LOOP:for:i:slc(S2_COPY_LOOP:for:i(5:0))(4-0)#2 TYPE READSLICE PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-197 LOC {0 1.0 1 0.0 1 0.0 3 0.9199999999999999} PREDS {{259 0 0 0-527 {}}} SUCCS {{259 0 0 0-529 {}} {130 0 0 0-531 {}}} CYCLES {}}
set a(0-529) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,6) QUANTITY 1 NAME S2_COPY_LOOP:for:acc#4 TYPE ACCU DELAY {0.96 ns} PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-198 LOC {1 0.0 1 0.9199999999999999 1 0.9199999999999999 1 0.9999999166666667 3 0.9999999166666667} PREDS {{259 0 0 0-528 {}}} SUCCS {{259 0 0 0-530 {}} {130 0 0 0-531 {}} {258 0 0 0-532 {}}} CYCLES {}}
set a(0-530) {AREA_SCORE {} NAME S2_COPY_LOOP:for:i:slc(S2_COPY_LOOP:for:i(5:0))(5) TYPE READSLICE PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-199 LOC {1 0.08 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-529 {}}} SUCCS {{259 0 0 0-531 {}}} CYCLES {}}
set a(0-531) {AREA_SCORE {} NAME S2_COPY_LOOP:for:break(S2_COPY_LOOP:for) TYPE TERMINATE PAR 0-351 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-200 LOC {3 0.008333333333333333 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-530 {}} {130 0 0 0-529 {}} {130 0 0 0-528 {}} {130 0 0 0-527 {}} {130 0 0 0-526 {}} {130 0 0 0-525 {}} {130 0 0 0-524 {}} {130 0 0 0-523 {}} {130 0 0 0-522 {}} {130 0 0 0-521 {}} {130 0 0 0-520 {}} {130 0 0 0-519 {}} {130 0 0 0-518 {}} {130 0 0 0-517 {}} {130 0 0 0-516 {}} {130 0 0 0-515 {}} {130 0 0 0-514 {}} {130 0 0 0-513 {}} {130 0 0 0-512 {}} {130 0 0 0-511 {}} {130 0 0 0-510 {}}} SUCCS {{129 0 0 0-532 {}}} CYCLES {}}
set a(0-532) {AREA_SCORE {} NAME asn(S2_COPY_LOOP:for:i(5:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-351 LOC {3 0.0 3 0.0 3 0.0 3 0.0 3 1.0} PREDS {{772 0 0 0-532 {}} {129 0 0 0-531 {}} {258 0 0 0-529 {}} {256 0 0 0-527 {}} {256 0 0 0-516 {}} {256 0 0 0-510 {}}} SUCCS {{774 0 0 0-510 {}} {774 0 0 0-516 {}} {774 0 0 0-527 {}} {772 0 0 0-532 {}}} CYCLES {}}
set a(0-351) {CHI {0-510 0-511 0-512 0-513 0-514 0-515 0-516 0-517 0-518 0-519 0-520 0-521 0-522 0-523 0-524 0-525 0-526 0-527 0-528 0-529 0-530 0-531 0-532} ITERATIONS 32 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD 3072 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 96 TOTAL_CYCLES_IN 3072 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3072 NAME S2_COPY_LOOP:for TYPE LOOP DELAY {46095.00 ns} PAR 0-350 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-201 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-509 {}} {774 0 0 0-538 {}}} SUCCS {{772 0 0 0-509 {}} {131 0 0 0-533 {}} {130 0 0 0-534 {}} {130 0 0 0-535 {}} {130 0 0 0-536 {}} {130 0 0 0-537 {}} {256 0 0 0-538 {}}} CYCLES {}}
set a(0-533) {AREA_SCORE {} NAME S2_COPY_LOOP:p:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-350 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-202 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.9199999999999999} PREDS {{131 0 0 0-351 {}} {774 0 0 0-538 {}}} SUCCS {{259 0 0 0-534 {}} {130 0 0 0-537 {}} {256 0 0 0-538 {}}} CYCLES {}}
set a(0-534) {AREA_SCORE {} NAME S2_COPY_LOOP:p:slc(S2_COPY_LOOP:p(5:0))(4-0)#2 TYPE READSLICE PAR 0-350 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-203 LOC {0 1.0 0 1.0 0 1.0 1 0.9199999999999999} PREDS {{259 0 0 0-533 {}} {130 0 0 0-351 {}}} SUCCS {{259 0 0 0-535 {}} {130 0 0 0-537 {}}} CYCLES {}}
set a(0-535) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,6) QUANTITY 1 NAME S2_COPY_LOOP:acc#1 TYPE ACCU DELAY {0.96 ns} PAR 0-350 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-204 LOC {1 0.0 1 0.9199999999999999 1 0.9199999999999999 1 0.9999999166666667 1 0.9999999166666667} PREDS {{259 0 0 0-534 {}} {130 0 0 0-351 {}}} SUCCS {{259 0 0 0-536 {}} {130 0 0 0-537 {}} {258 0 0 0-538 {}}} CYCLES {}}
set a(0-536) {AREA_SCORE {} NAME S2_COPY_LOOP:p:slc(S2_COPY_LOOP:p(5:0))(5) TYPE READSLICE PAR 0-350 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-205 LOC {1 0.08 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-535 {}} {130 0 0 0-351 {}}} SUCCS {{259 0 0 0-537 {}}} CYCLES {}}
set a(0-537) {AREA_SCORE {} NAME S2_COPY_LOOP:break(S2_COPY_LOOP) TYPE TERMINATE PAR 0-350 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-206 LOC {1 0.08 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-536 {}} {130 0 0 0-535 {}} {130 0 0 0-534 {}} {130 0 0 0-533 {}} {130 0 0 0-351 {}}} SUCCS {{129 0 0 0-538 {}}} CYCLES {}}
set a(0-538) {AREA_SCORE {} NAME asn(S2_COPY_LOOP:p(5:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-350 LOC {1 0.08 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-538 {}} {129 0 0 0-537 {}} {258 0 0 0-535 {}} {256 0 0 0-533 {}} {256 0 0 0-351 {}}} SUCCS {{774 0 0 0-351 {}} {774 0 0 0-533 {}} {772 0 0 0-538 {}}} CYCLES {}}
set a(0-350) {CHI {0-509 0-351 0-533 0-534 0-535 0-536 0-537 0-538} ITERATIONS 32 RESET_LATENCY 0 CSTEPS 1 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD 3104 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 32 TOTAL_CYCLES_IN 32 TOTAL_CYCLES_UNDER 3072 TOTAL_CYCLES 3104 NAME S2_COPY_LOOP TYPE LOOP DELAY {46575.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-207 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-508 {}} {258 0 0 0-347 {}} {258 0 0 0-345 {}} {774 0 0 0-357 {}}} SUCCS {{772 0 0 0-508 {}} {131 0 0 0-539 {}} {258 0 0 0-352 {}} {258 0 0 0-354 {}} {258 0 0 0-357 {}} {256 0 0 0-783 {}}} CYCLES {}}
set a(0-539) {AREA_SCORE {} NAME S34_OUTER_LOOP:p:asn(S34_OUTER_LOOP:p(5:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-208 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-350 {}} {772 0 0 0-352 {}}} SUCCS {{259 0 0 0-352 {}}} CYCLES {}}
set a(0-540) {AREA_SCORE {} NAME S34_OUTER_LOOP:p:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-352 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-209 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-601 {}}} SUCCS {{259 0 0 0-541 {}} {130 0 0 0-353 {}} {256 0 0 0-601 {}}} CYCLES {}}
set a(0-541) {AREA_SCORE {} NAME S34_OUTER_LOOP:p:slc(S34_OUTER_LOOP:p(5:0))(4-0)#4 TYPE READSLICE PAR 0-352 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-210 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-540 {}}} SUCCS {{259 0 0 0-542 {}} {130 0 0 0-353 {}}} CYCLES {}}
set a(0-542) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:k:conc TYPE CONCATENATE PAR 0-352 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-211 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-541 {}}} SUCCS {{259 0 0 0-543 {}} {130 0 0 0-353 {}}} CYCLES {}}
set a(0-543) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-352 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-212 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-542 {}} {772 0 0 0-353 {}}} SUCCS {{259 0 0 0-353 {}}} CYCLES {}}
set a(0-544) {AREA_SCORE {} NAME modulo_dev#4:qelse:asn(modulo_dev#4:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-213 LOC {0 1.0 18 0.8065461666666667 18 0.8065461666666667 18 0.8065461666666667 33 0.8065461666666667} PREDS {} SUCCS {{258 0 0 0-575 {}}} CYCLES {}}
set a(0-545) {AREA_SCORE {} NAME modulo_dev#3:qelse:asn(modulo_dev#3:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-214 LOC {0 1.0 34 0.8065461666666667 34 0.8065461666666667 34 0.8065461666666667 34 0.8065461666666667} PREDS {} SUCCS {{258 0 0 0-583 {}}} CYCLES {}}
set a(0-546) {AREA_SCORE {} NAME S34_OUTER_LOOP:p:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-215 LOC {0 1.0 1 0.0 1 0.0 1 0.0 16 0.4433162333333333} PREDS {} SUCCS {{259 0 0 0-547 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-547) {AREA_SCORE {} NAME S34_OUTER_LOOP:p:slc(S34_OUTER_LOOP:p(5:0))(4-0)#3 TYPE READSLICE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-216 LOC {0 1.0 1 0.0 1 0.0 16 0.4433162333333333} PREDS {{259 0 0 0-546 {}}} SUCCS {{258 0 0 0-550 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-548) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-217 LOC {0 1.0 1 0.0 1 0.0 1 0.0 16 0.4433162333333333} PREDS {{774 0 0 0-595 {}}} SUCCS {{259 0 0 0-549 {}} {130 0 0 0-594 {}} {256 0 0 0-595 {}}} CYCLES {}}
set a(0-549) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:k:slc(S34_OUTER_LOOP:for:k(5:0))(4-0)#3 TYPE READSLICE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-218 LOC {0 1.0 1 0.0 1 0.0 16 0.4433162333333333} PREDS {{259 0 0 0-548 {}}} SUCCS {{259 0 0 0-550 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-550) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME S34_OUTER_LOOP:for:wkp:mul TYPE MUL DELAY {6.68 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-219 LOC {1 0.0 1 0.4433162333333333 1 0.4433162333333333 1 0.9999999373333333 16 0.9999999373333333} PREDS {{259 0 0 0-549 {}} {258 0 0 0-547 {}}} SUCCS {{259 0 0 0-551 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-551) {AREA_SCORE 1920.00 LIBRARY amba MODULE ccs_axi4_slave_mem(6,0,1024,64,64,10,0,0,12,64,1,1,1,0,0) QUANTITY 1 NAME S34_OUTER_LOOP:for:wkp:read_mem(tw:rsc.@) TYPE MEMORYREAD DELAY {0.87 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-220 LOC {1 1.0 1 1.0 1 1.0 2 0.07249991666666666 17 0.07249991666666666} PREDS {{259 0 0 0-550 {}}} SUCCS {{258 0 0 0-558 {}} {258 0 0 0-569 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-552) {AREA_SCORE {} NAME S34_OUTER_LOOP:p:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-221 LOC {0 1.0 2 0.0 2 0.0 2 0.0 17 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-553 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-553) {AREA_SCORE {} NAME S34_OUTER_LOOP:p:slc(S34_OUTER_LOOP:p(5:0))(4-0)#6 TYPE READSLICE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-222 LOC {0 1.0 2 0.0 2 0.0 17 0.8132128333333334} PREDS {{259 0 0 0-552 {}}} SUCCS {{258 0 0 0-556 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-554) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-223 LOC {0 1.0 2 0.0 2 0.0 2 0.0 17 0.8132128333333334} PREDS {{774 0 0 0-595 {}}} SUCCS {{259 0 0 0-555 {}} {130 0 0 0-594 {}} {256 0 0 0-595 {}}} CYCLES {}}
set a(0-555) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:k:slc(S34_OUTER_LOOP:for:k(5:0))(4-0)#1 TYPE READSLICE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-224 LOC {0 1.0 2 0.0 2 0.0 17 0.8132128333333334} PREDS {{259 0 0 0-554 {}}} SUCCS {{259 0 0 0-556 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-556) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:a:S34_OUTER_LOOP:for:a:conc TYPE CONCATENATE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-225 LOC {0 1.0 2 0.8132128333333334 2 0.8132128333333334 17 0.8132128333333334} PREDS {{259 0 0 0-555 {}} {258 0 0 0-553 {}}} SUCCS {{259 0 1.741 0-557 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-557) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,10,64,1024,1024,64,1) QUANTITY 1 NAME operator*<64,false>:read_mem(yy:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-226 LOC {1 1.0 2 0.9666666666666667 2 1.0 3 0.1999999166666666 18 0.1999999166666666} PREDS {{259 0 1.741 0-556 {}} {774 0 1.741 0-589 {}} {774 0 1.741 0-581 {}}} SUCCS {{259 0 0 0-558 {}} {256 0 0 0-581 {}} {256 0 0 0-589 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-558) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME operator*<64,false>:mul TYPE MUL DELAY {6.68 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-227 LOC {2 0.19999999999999998 3 0.4433162333333333 3 0.4433162333333333 3 0.9999999373333333 18 0.9999999373333333} PREDS {{259 0 0 0-557 {}} {258 0 0 0-551 {}}} SUCCS {{259 0 0 0-559 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-559) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME modulo_dev#3:result:rem TYPE REM DELAY {15cy+6.97 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-228 LOC {2 1.0 18 1.0 18 1.0 34 0.5807982500000006 34 0.5807982500000006} PREDS {{259 0 0 0-558 {}}} SUCCS {{259 0 0 0-560 {}} {258 0 0 0-562 {}} {258 0 0 0-582 {}} {258 0 0 0-583 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-560) {AREA_SCORE {} NAME operator>=<64,true>#3:slc()(64)#2 TYPE READSLICE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-229 LOC {18 0.5807983333333333 34 0.5807983333333333 34 0.5807983333333333 34 0.6527961666666666} PREDS {{259 0 0 0-559 {}}} SUCCS {{259 0 0 0-561 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-561) {AREA_SCORE {} NAME modulo_dev#3:qsel TYPE SELECT PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-230 LOC {18 0.5807983333333333 34 0.6527961666666666 34 0.6527961666666666 34 0.6527961666666666} PREDS {{259 0 0 0-560 {}}} SUCCS {{146 0 0 0-562 {}}} CYCLES {}}
set a(0-562) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 5 NAME modulo_dev#3:qelse:acc TYPE ACCU DELAY {1.84 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-231 LOC {18 0.5807983333333333 34 0.6527961666666666 34 0.6527961666666666 34 0.8065460833333333 34 0.8065460833333333} PREDS {{146 0 0 0-561 {}} {258 0 0 0-559 {}}} SUCCS {{258 0 0 0-583 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-563) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-232 LOC {0 1.0 1 0.0 1 0.0 1 0.0 16 0.8132128333333334} PREDS {{774 0 0 0-595 {}}} SUCCS {{259 0 0 0-564 {}} {130 0 0 0-594 {}} {256 0 0 0-595 {}}} CYCLES {}}
set a(0-564) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:k:slc(S34_OUTER_LOOP:for:k(5:0))(4-0)#5 TYPE READSLICE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-233 LOC {0 1.0 1 0.0 1 0.0 16 0.8132128333333334} PREDS {{259 0 0 0-563 {}}} SUCCS {{258 0 0 0-567 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-565) {AREA_SCORE {} NAME S34_OUTER_LOOP:p:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-234 LOC {0 1.0 1 0.0 1 0.0 1 0.0 16 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-566 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-566) {AREA_SCORE {} NAME S34_OUTER_LOOP:p:slc(S34_OUTER_LOOP:p(5:0))(4-0)#1 TYPE READSLICE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-235 LOC {0 1.0 1 0.0 1 0.0 16 0.8132128333333334} PREDS {{259 0 0 0-565 {}}} SUCCS {{259 0 0 0-567 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-567) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:conc TYPE CONCATENATE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-236 LOC {0 1.0 1 0.8132128333333334 1 0.8132128333333334 16 0.8132128333333334} PREDS {{259 0 0 0-566 {}} {258 0 0 0-564 {}}} SUCCS {{259 0 1.741 0-568 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-568) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,10,64,1024,1024,64,1) QUANTITY 1 NAME operator*<64,false>#1:read_mem(yy:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-237 LOC {1 1.0 1 0.9666666666666667 1 1.0 2 0.1999999166666666 17 0.1999999166666666} PREDS {{259 0 1.741 0-567 {}} {774 0 1.741 0-589 {}} {774 0 1.741 0-581 {}}} SUCCS {{259 0 0 0-569 {}} {256 0 0 0-581 {}} {256 0 0 0-589 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-569) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME operator*<64,false>#1:mul TYPE MUL DELAY {6.68 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-238 LOC {2 0.19999999999999998 2 0.4433162333333333 2 0.4433162333333333 2 0.9999999373333333 17 0.9999999373333333} PREDS {{259 0 0 0-568 {}} {258 0 0 0-551 {}}} SUCCS {{259 0 0 0-570 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-570) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME modulo_dev#4:result:rem TYPE REM DELAY {15cy+6.97 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-239 LOC {2 1.0 2 1.0 2 1.0 18 0.5807982500000006 33 0.5807982500000006} PREDS {{259 0 0 0-569 {}}} SUCCS {{259 0 0 0-571 {}} {258 0 0 0-573 {}} {258 0 0 0-574 {}} {258 0 0 0-575 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-571) {AREA_SCORE {} NAME operator>=<64,true>#4:slc()(64)#2 TYPE READSLICE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-240 LOC {18 0.5807983333333333 18 0.5807983333333333 18 0.5807983333333333 33 0.6527961666666666} PREDS {{259 0 0 0-570 {}}} SUCCS {{259 0 0 0-572 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-572) {AREA_SCORE {} NAME modulo_dev#4:qsel TYPE SELECT PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-241 LOC {18 0.5807983333333333 18 0.6527961666666666 18 0.6527961666666666 33 0.6527961666666666} PREDS {{259 0 0 0-571 {}}} SUCCS {{146 0 0 0-573 {}}} CYCLES {}}
set a(0-573) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 5 NAME modulo_dev#4:qelse:acc TYPE ACCU DELAY {1.84 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-242 LOC {18 0.5807983333333333 18 0.6527961666666666 18 0.6527961666666666 18 0.8065460833333333 33 0.8065460833333333} PREDS {{146 0 0 0-572 {}} {258 0 0 0-570 {}}} SUCCS {{258 0 0 0-575 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-574) {AREA_SCORE {} NAME operator>=<64,true>#4:slc()(64) TYPE READSLICE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-243 LOC {18 0.5807983333333333 18 0.5807983333333333 18 0.5807983333333333 33 0.8065461666666667} PREDS {{258 0 0 0-570 {}}} SUCCS {{259 0 0 0-575 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-575) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 3 NAME modulo_dev#4:mux TYPE MUX DELAY {0.08 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-244 LOC {18 0.7345483333333332 18 0.8065461666666667 18 0.8065461666666667 18 0.81321275 33 0.81321275} PREDS {{259 0 0 0-574 {}} {258 0 0 0-573 {}} {258 0 0 0-570 {}} {258 0 0 0-544 {}}} SUCCS {{258 0 1.741 0-581 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-576) {AREA_SCORE {} NAME S34_OUTER_LOOP:p:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-245 LOC {0 1.0 18 0.0 18 0.0 18 0.0 33 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-577 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-577) {AREA_SCORE {} NAME S34_OUTER_LOOP:p:slc(S34_OUTER_LOOP:p(5:0))(4-0) TYPE READSLICE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-246 LOC {0 1.0 18 0.0 18 0.0 33 0.8132128333333334} PREDS {{259 0 0 0-576 {}}} SUCCS {{258 0 0 0-580 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-578) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-247 LOC {0 1.0 18 0.0 18 0.0 18 0.0 33 0.8132128333333334} PREDS {{774 0 0 0-595 {}}} SUCCS {{259 0 0 0-579 {}} {130 0 0 0-594 {}} {256 0 0 0-595 {}}} CYCLES {}}
set a(0-579) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:k:slc(S34_OUTER_LOOP:for:k(5:0))(4-0)#2 TYPE READSLICE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-248 LOC {0 1.0 18 0.0 18 0.0 33 0.8132128333333334} PREDS {{259 0 0 0-578 {}}} SUCCS {{259 0 0 0-580 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-580) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:S34_OUTER_LOOP:for:conc TYPE CONCATENATE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-249 LOC {0 1.0 18 0.8132128333333334 18 0.8132128333333334 33 0.8132128333333334} PREDS {{259 0 0 0-579 {}} {258 0 0 0-577 {}}} SUCCS {{259 0 1.741 0-581 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-581) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,10,64,1024,1024,64,1) QUANTITY 1 NAME S34_OUTER_LOOP:for:write_mem(yy:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-250 LOC {18 1.0 18 0.9666666666666667 18 1.0 19 0.008333249999999959 34 0.008333249999999959} PREDS {{774 0 0 0-581 {}} {259 0 1.741 0-580 {}} {258 0 1.741 0-575 {}} {256 0 0 0-568 {}} {256 0 0 0-557 {}} {774 0 0 0-589 {}}} SUCCS {{774 0 1.741 0-557 {}} {774 0 1.741 0-568 {}} {774 0 0 0-581 {}} {258 0 0 0-589 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-582) {AREA_SCORE {} NAME operator>=<64,true>#3:slc()(64) TYPE READSLICE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-251 LOC {18 0.5807983333333333 34 0.5807983333333333 34 0.5807983333333333 34 0.8065461666666667} PREDS {{258 0 0 0-559 {}}} SUCCS {{259 0 0 0-583 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-583) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 3 NAME modulo_dev#3:mux TYPE MUX DELAY {0.08 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-252 LOC {18 0.7345483333333332 34 0.8065461666666667 34 0.8065461666666667 34 0.81321275 34 0.81321275} PREDS {{259 0 0 0-582 {}} {258 0 0 0-562 {}} {258 0 0 0-559 {}} {258 0 0 0-545 {}}} SUCCS {{258 0 1.741 0-589 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-584) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-253 LOC {0 1.0 18 0.0 18 0.0 18 0.0 34 0.8132128333333334} PREDS {{774 0 0 0-595 {}}} SUCCS {{259 0 0 0-585 {}} {130 0 0 0-594 {}} {256 0 0 0-595 {}}} CYCLES {}}
set a(0-585) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:k:slc(S34_OUTER_LOOP:for:k(5:0))(4-0) TYPE READSLICE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-254 LOC {0 1.0 18 0.0 18 0.0 34 0.8132128333333334} PREDS {{259 0 0 0-584 {}}} SUCCS {{258 0 0 0-588 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-586) {AREA_SCORE {} NAME S34_OUTER_LOOP:p:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-255 LOC {0 1.0 34 0.0 34 0.0 34 0.0 34 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-587 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-587) {AREA_SCORE {} NAME S34_OUTER_LOOP:p:slc(S34_OUTER_LOOP:p(5:0))(4-0)#2 TYPE READSLICE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-256 LOC {0 1.0 34 0.0 34 0.0 34 0.8132128333333334} PREDS {{259 0 0 0-586 {}}} SUCCS {{259 0 0 0-588 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-588) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:S34_OUTER_LOOP:for:conc#1 TYPE CONCATENATE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-257 LOC {0 1.0 34 0.8132128333333334 34 0.8132128333333334 34 0.8132128333333334} PREDS {{259 0 0 0-587 {}} {258 0 0 0-585 {}}} SUCCS {{259 0 1.741 0-589 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-589) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,10,64,1024,1024,64,1) QUANTITY 1 NAME S34_OUTER_LOOP:for:write_mem(yy:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-258 LOC {19 1.0 34 0.9666666666666667 34 1.0 35 0.008333249999999959 35 0.008333249999999959} PREDS {{774 0 0 0-589 {}} {259 0 1.741 0-588 {}} {258 0 1.741 0-583 {}} {258 0 0 0-581 {}} {256 0 0 0-568 {}} {256 0 0 0-557 {}}} SUCCS {{774 0 1.741 0-557 {}} {774 0 1.741 0-568 {}} {774 0 0 0-581 {}} {774 0 0 0-589 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-590) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-259 LOC {0 1.0 1 0.0 1 0.0 1 0.0 35 0.9199999999999999} PREDS {{774 0 0 0-595 {}}} SUCCS {{259 0 0 0-591 {}} {130 0 0 0-594 {}} {256 0 0 0-595 {}}} CYCLES {}}
set a(0-591) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:k:slc(S34_OUTER_LOOP:for:k(5:0))(4-0)#4 TYPE READSLICE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-260 LOC {0 1.0 1 0.0 1 0.0 35 0.9199999999999999} PREDS {{259 0 0 0-590 {}}} SUCCS {{259 0 0 0-592 {}} {130 0 0 0-594 {}}} CYCLES {}}
set a(0-592) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,6) QUANTITY 1 NAME S34_OUTER_LOOP:for:acc#3 TYPE ACCU DELAY {0.96 ns} PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-261 LOC {1 0.0 1 0.9199999999999999 1 0.9199999999999999 1 0.9999999166666667 35 0.9999999166666667} PREDS {{259 0 0 0-591 {}}} SUCCS {{259 0 0 0-593 {}} {130 0 0 0-594 {}} {258 0 0 0-595 {}}} CYCLES {}}
set a(0-593) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:k:slc(S34_OUTER_LOOP:for:k(5:0))(5) TYPE READSLICE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-262 LOC {1 0.08 35 1.0 35 1.0 35 1.0} PREDS {{259 0 0 0-592 {}}} SUCCS {{259 0 0 0-594 {}}} CYCLES {}}
set a(0-594) {AREA_SCORE {} NAME S34_OUTER_LOOP:for:break(S34_OUTER_LOOP:for) TYPE TERMINATE PAR 0-353 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-263 LOC {20 0.008333333333333333 35 1.0 35 1.0 35 1.0} PREDS {{259 0 0 0-593 {}} {130 0 0 0-592 {}} {130 0 0 0-591 {}} {130 0 0 0-590 {}} {130 0 0 0-589 {}} {130 0 0 0-588 {}} {130 0 0 0-587 {}} {130 0 0 0-586 {}} {130 0 0 0-585 {}} {130 0 0 0-584 {}} {130 0 0 0-583 {}} {130 0 0 0-582 {}} {130 0 0 0-581 {}} {130 0 0 0-580 {}} {130 0 0 0-579 {}} {130 0 0 0-578 {}} {130 0 0 0-577 {}} {130 0 0 0-576 {}} {130 0 0 0-575 {}} {130 0 0 0-574 {}} {130 0 0 0-573 {}} {130 0 0 0-571 {}} {130 0 0 0-570 {}} {130 0 0 0-569 {}} {130 0 0 0-568 {}} {130 0 0 0-567 {}} {130 0 0 0-566 {}} {130 0 0 0-565 {}} {130 0 0 0-564 {}} {130 0 0 0-563 {}} {130 0 0 0-562 {}} {130 0 0 0-560 {}} {130 0 0 0-559 {}} {130 0 0 0-558 {}} {130 0 0 0-557 {}} {130 0 0 0-556 {}} {130 0 0 0-555 {}} {130 0 0 0-554 {}} {130 0 0 0-553 {}} {130 0 0 0-552 {}} {130 0 0 0-551 {}} {130 0 0 0-550 {}} {130 0 0 0-549 {}} {130 0 0 0-548 {}} {130 0 0 0-547 {}} {130 0 0 0-546 {}}} SUCCS {{129 0 0 0-595 {}}} CYCLES {}}
set a(0-595) {AREA_SCORE {} NAME asn(S34_OUTER_LOOP:for:k(5:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-353 LOC {20 0.0 35 0.0 35 0.0 35 0.0 35 1.0} PREDS {{772 0 0 0-595 {}} {129 0 0 0-594 {}} {258 0 0 0-592 {}} {256 0 0 0-590 {}} {256 0 0 0-584 {}} {256 0 0 0-578 {}} {256 0 0 0-563 {}} {256 0 0 0-554 {}} {256 0 0 0-548 {}}} SUCCS {{774 0 0 0-548 {}} {774 0 0 0-554 {}} {774 0 0 0-563 {}} {774 0 0 0-578 {}} {774 0 0 0-584 {}} {774 0 0 0-590 {}} {772 0 0 0-595 {}}} CYCLES {}}
set a(0-353) {CHI {0-544 0-545 0-546 0-547 0-548 0-549 0-550 0-551 0-552 0-553 0-554 0-555 0-556 0-557 0-558 0-559 0-560 0-561 0-562 0-563 0-564 0-565 0-566 0-567 0-568 0-569 0-570 0-571 0-572 0-573 0-574 0-575 0-576 0-577 0-578 0-579 0-580 0-581 0-582 0-583 0-584 0-585 0-586 0-587 0-588 0-589 0-590 0-591 0-592 0-593 0-594 0-595} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 35 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD {1120 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 35 TOTAL_CYCLES_IN 1120 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 1120 NAME S34_OUTER_LOOP:for TYPE LOOP DELAY {16815.00 ns} PAR 0-352 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-264 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-353 {}} {259 0 0 0-543 {}} {130 0 0 0-542 {}} {130 0 0 0-541 {}} {130 0 0 0-540 {}} {774 0 0 0-601 {}}} SUCCS {{772 0 0 0-543 {}} {774 0 0 0-353 {}} {131 0 0 0-596 {}} {130 0 0 0-597 {}} {130 0 0 0-598 {}} {130 0 0 0-599 {}} {130 0 0 0-600 {}} {256 0 0 0-601 {}}} CYCLES {}}
set a(0-596) {AREA_SCORE {} NAME S34_OUTER_LOOP:p:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-352 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-265 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.9199999999999999} PREDS {{131 0 0 0-353 {}} {774 0 0 0-601 {}}} SUCCS {{259 0 0 0-597 {}} {130 0 0 0-600 {}} {256 0 0 0-601 {}}} CYCLES {}}
set a(0-597) {AREA_SCORE {} NAME S34_OUTER_LOOP:p:slc(S34_OUTER_LOOP:p(5:0))(4-0)#5 TYPE READSLICE PAR 0-352 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-266 LOC {0 1.0 0 1.0 0 1.0 1 0.9199999999999999} PREDS {{259 0 0 0-596 {}} {130 0 0 0-353 {}}} SUCCS {{259 0 0 0-598 {}} {130 0 0 0-600 {}}} CYCLES {}}
set a(0-598) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,6) QUANTITY 1 NAME S34_OUTER_LOOP:acc#1 TYPE ACCU DELAY {0.96 ns} PAR 0-352 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-267 LOC {1 0.0 1 0.9199999999999999 1 0.9199999999999999 1 0.9999999166666667 1 0.9999999166666667} PREDS {{259 0 0 0-597 {}} {130 0 0 0-353 {}}} SUCCS {{259 0 0 0-599 {}} {130 0 0 0-600 {}} {258 0 0 0-601 {}}} CYCLES {}}
set a(0-599) {AREA_SCORE {} NAME S34_OUTER_LOOP:p:slc(S34_OUTER_LOOP:p(5:0))(5) TYPE READSLICE PAR 0-352 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-268 LOC {1 0.08 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-598 {}} {130 0 0 0-353 {}}} SUCCS {{259 0 0 0-600 {}}} CYCLES {}}
set a(0-600) {AREA_SCORE {} NAME S34_OUTER_LOOP:break(S34_OUTER_LOOP) TYPE TERMINATE PAR 0-352 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-269 LOC {1 0.08 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-599 {}} {130 0 0 0-598 {}} {130 0 0 0-597 {}} {130 0 0 0-596 {}} {130 0 0 0-353 {}}} SUCCS {{129 0 0 0-601 {}}} CYCLES {}}
set a(0-601) {AREA_SCORE {} NAME asn(S34_OUTER_LOOP:p(5:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-352 LOC {1 0.08 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-601 {}} {129 0 0 0-600 {}} {258 0 0 0-598 {}} {256 0 0 0-596 {}} {256 0 0 0-353 {}} {256 0 0 0-540 {}}} SUCCS {{774 0 0 0-540 {}} {774 0 0 0-353 {}} {774 0 0 0-596 {}} {772 0 0 0-601 {}}} CYCLES {}}
set a(0-352) {CHI {0-540 0-541 0-542 0-543 0-353 0-596 0-597 0-598 0-599 0-600 0-601} ITERATIONS 32 RESET_LATENCY {0 ?} CSTEPS 1 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD {1152 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 32 TOTAL_CYCLES_IN 32 TOTAL_CYCLES_UNDER 1120 TOTAL_CYCLES 1152 NAME S34_OUTER_LOOP TYPE LOOP DELAY {17295.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-270 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-352 {}} {259 0 0 0-539 {}} {258 0 0 0-350 {}} {258 0 0 0-361 {}} {774 0 0 0-354 {}}} SUCCS {{772 0 0 0-539 {}} {774 0 0 0-352 {}} {131 0 0 0-602 {}} {258 0 0 0-354 {}} {258 0 0 0-357 {}} {256 0 0 0-780 {}}} CYCLES {}}
set a(0-602) {AREA_SCORE {} NAME S5_OUTER_LOOP:i:asn(S5_OUTER_LOOP:i(2:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-271 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-352 {}} {772 0 0 0-354 {}}} SUCCS {{259 0 0 0-354 {}}} CYCLES {}}
set a(0-603) {AREA_SCORE {} NAME S5_OUTER_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-354 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-272 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.92375} PREDS {{774 0 0 0-705 {}}} SUCCS {{259 0 0 0-604 {}} {130 0 0 0-355 {}} {256 0 0 0-705 {}}} CYCLES {}}
set a(0-604) {AREA_SCORE {} NAME S5_OUTER_LOOP:i:slc(S5_OUTER_LOOP:i(2:0))(2-1)#1 TYPE READSLICE PAR 0-354 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-273 LOC {0 1.0 1 0.0 1 0.0 1 0.92375} PREDS {{259 0 0 0-603 {}}} SUCCS {{259 0 0 0-605 {}} {130 0 0 0-355 {}}} CYCLES {}}
set a(0-605) {AREA_SCORE {} NAME S5_OUTER_LOOP:i:not#1 TYPE NOT PAR 0-354 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-274 LOC {0 1.0 1 0.92375 1 0.92375 1 0.92375} PREDS {{259 0 0 0-604 {}}} SUCCS {{259 0 0 0-606 {}} {130 0 0 0-355 {}}} CYCLES {}}
set a(0-606) {AREA_SCORE 2.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(2,0,1,1,2) QUANTITY 1 NAME S5_OUTER_LOOP:shift_idx:acc TYPE ACCU DELAY {0.92 ns} PAR 0-354 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-275 LOC {1 0.0 1 0.92375 1 0.92375 1 0.9999999166666667 1 0.9999999166666667} PREDS {{259 0 0 0-605 {}}} SUCCS {{258 0 0 0-355 {}}} CYCLES {}}
set a(0-607) {AREA_SCORE {} NAME S5_OUTER_LOOP:gp:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-354 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-276 LOC {0 1.0 1 0.8766666666666666 1 0.8766666666666666 1 0.8766666666666666 1 0.8766666666666666} PREDS {{774 0 0 0-705 {}}} SUCCS {{259 0 0 0-608 {}} {130 0 0 0-355 {}} {256 0 0 0-705 {}}} CYCLES {}}
set a(0-608) {AREA_SCORE 3.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(3,0,1,1,3) QUANTITY 1 NAME S5_OUTER_LOOP:gp:acc TYPE ACCU DELAY {0.93 ns} PAR 0-354 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-277 LOC {1 0.0 1 0.8766666666666666 1 0.8766666666666666 1 0.9541665833333333 1 0.9541665833333333} PREDS {{259 0 0 0-607 {}}} SUCCS {{259 0 0 0-609 {}} {130 0 0 0-355 {}}} CYCLES {}}
set a(0-609) {AREA_SCORE 3.36 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,3,5) QUANTITY 1 NAME S5_OUTER_LOOP:gp:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-354 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-278 LOC {1 0.0775 1 0.9541666666666666 1 0.9541666666666666 1 0.9999999166666667 1 0.9999999166666667} PREDS {{259 0 0 0-608 {}}} SUCCS {{258 0 0 0-355 {}}} CYCLES {}}
set a(0-610) {AREA_SCORE {} NAME S5_OUTER_LOOP:op:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-354 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-279 LOC {0 1.0 1 0.875 1 0.875 1 0.875 1 0.875} PREDS {{774 0 0 0-705 {}}} SUCCS {{259 0 0 0-611 {}} {130 0 0 0-355 {}} {256 0 0 0-705 {}}} CYCLES {}}
set a(0-611) {AREA_SCORE 6.88 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_r(6,0,3,5) QUANTITY 1 NAME S5_OUTER_LOOP:op:rshift TYPE SHIFTRIGHT DELAY {1.50 ns} PAR 0-354 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-280 LOC {1 0.0 1 0.875 1 0.875 1 0.9999999166666667 1 0.9999999166666667} PREDS {{259 0 0 0-610 {}}} SUCCS {{258 0 0 0-355 {}}} CYCLES {}}
set a(0-612) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:j:asn(S5_OUTER_LOOP:for:j(4:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-354 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-281 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-355 {}}} SUCCS {{259 0 0 0-355 {}}} CYCLES {}}
set a(0-613) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-282 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.3083534333333333} PREDS {{774 0 0 0-698 {}}} SUCCS {{259 0 0 0-614 {}} {130 0 0 0-356 {}} {256 0 0 0-698 {}}} CYCLES {}}
set a(0-614) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:j:slc(S5_OUTER_LOOP:for:j(4:0))(3-0)#1 TYPE READSLICE PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-283 LOC {0 1.0 1 0.0 1 0.0 1 0.3083534333333333} PREDS {{259 0 0 0-613 {}}} SUCCS {{258 0 0 0-619 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-615) {AREA_SCORE {} NAME S5_OUTER_LOOP:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-284 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.3083534333333333} PREDS {} SUCCS {{259 0 0 0-616 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-616) {AREA_SCORE {} NAME S5_OUTER_LOOP:i:slc(S5_OUTER_LOOP:i(2:0))(0)#1 TYPE READSLICE PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-285 LOC {0 1.0 1 0.0 1 0.0 1 0.3083534333333333} PREDS {{259 0 0 0-615 {}}} SUCCS {{259 0 0 0-617 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-617) {AREA_SCORE {} NAME S5_OUTER_LOOP:i:not#3 TYPE NOT PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-286 LOC {1 0.0 1 0.14706623333333332 1 0.14706623333333332 1 0.3083534333333333} PREDS {{259 0 0 0-616 {}}} SUCCS {{259 0 0 0-618 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-618) {AREA_SCORE {} NAME S5_OUTER_LOOP:shift_idx:S5_OUTER_LOOP:shift_idx:conc#1 TYPE CONCATENATE PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-287 LOC {1 0.0 1 0.14706623333333332 1 0.14706623333333332 1 0.3083534333333333} PREDS {{259 0 0 0-617 {}}} SUCCS {{259 0 0 0-619 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-619) {AREA_SCORE 4.20 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_r(4,0,3,4) QUANTITY 1 NAME S5_OUTER_LOOP:for:gg:rshift TYPE SHIFTRIGHT DELAY {1.50 ns} PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-288 LOC {1 0.0 1 0.14706623333333332 1 0.14706623333333332 1 0.27206615 1 0.43335334999999997} PREDS {{259 0 0 0-618 {}} {258 0 0 0-614 {}}} SUCCS {{258 0 0 0-624 {}} {258 0 0 0-630 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-620) {AREA_SCORE {} NAME S5_OUTER_LOOP:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-289 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.4333534333333333} PREDS {} SUCCS {{259 0 0 0-621 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-621) {AREA_SCORE {} NAME S5_OUTER_LOOP:i:slc(S5_OUTER_LOOP:i(2:0))(0) TYPE READSLICE PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-290 LOC {0 1.0 1 0.0 1 0.0 1 0.4333534333333333} PREDS {{259 0 0 0-620 {}}} SUCCS {{259 0 0 0-622 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-622) {AREA_SCORE {} NAME S5_OUTER_LOOP:i:not#2 TYPE NOT PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-291 LOC {1 0.0 1 0.4333534333333333 1 0.4333534333333333 1 0.4333534333333333} PREDS {{259 0 0 0-621 {}}} SUCCS {{259 0 0 0-623 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-623) {AREA_SCORE {} NAME S5_OUTER_LOOP:shift_idx:S5_OUTER_LOOP:shift_idx:conc TYPE CONCATENATE PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-292 LOC {1 0.0 1 0.4333534333333333 1 0.4333534333333333 1 0.4333534333333333} PREDS {{259 0 0 0-622 {}}} SUCCS {{259 0 0 0-624 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-624) {AREA_SCORE 9.21 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(4,0,3,9) QUANTITY 1 NAME S5_OUTER_LOOP:for:kk:lshift TYPE SHIFTLEFT DELAY {1.50 ns} PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-293 LOC {1 0.125 1 0.4333534333333333 1 0.4333534333333333 1 0.55835335 1 0.55835335} PREDS {{259 0 0 0-623 {}} {258 0 0 0-619 {}}} SUCCS {{259 0 0 0-625 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-625) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:kk:not TYPE NOT PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-294 LOC {1 0.25 1 0.5583534333333333 1 0.5583534333333333 1 0.5583534333333333} PREDS {{259 0 0 0-624 {}}} SUCCS {{259 0 0 0-626 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-626) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:kk:S5_OUTER_LOOP:for:kk:conc TYPE CONCATENATE PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-295 LOC {1 0.25 1 0.5583534333333333 1 0.5583534333333333 1 0.5583534333333333} PREDS {{259 0 0 0-625 {}}} SUCCS {{258 0 0 0-629 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-627) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-296 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.5583534333333333} PREDS {{774 0 0 0-698 {}}} SUCCS {{259 0 0 0-628 {}} {130 0 0 0-356 {}} {256 0 0 0-698 {}}} CYCLES {}}
set a(0-628) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:j:slc(S5_OUTER_LOOP:for:j(4:0))(3-0) TYPE READSLICE PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-297 LOC {0 1.0 1 0.0 1 0.0 1 0.5583534333333333} PREDS {{259 0 0 0-627 {}}} SUCCS {{259 0 0 0-629 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-629) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,4,0,10) QUANTITY 1 NAME S5_OUTER_LOOP:for:kk:acc TYPE ACCU DELAY {1.03 ns} PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-298 LOC {1 0.25 1 0.5583534333333333 1 0.5583534333333333 1 0.64460335 1 0.64460335} PREDS {{259 0 0 0-628 {}} {258 0 0 0-626 {}}} SUCCS {{258 0 0 0-631 {}} {258 0 0 0-633 {}} {258 0 0 0-636 {}} {258 0 0 0-356 {}}} CYCLES {}}
set a(0-630) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME S5_OUTER_LOOP:for:idx1:mul TYPE MUL DELAY {6.68 ns} PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-299 LOC {1 0.125 1 0.2720662333333333 1 0.2720662333333333 1 0.8287499373333334 2 0.8287499373333334} PREDS {{258 0 0 0-619 {}}} SUCCS {{258 0 0 0-632 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-631) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:kk:slc(S5_OUTER_LOOP:for:kk(9:0))(9-1) TYPE READSLICE PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-300 LOC {1 0.33625 1 0.6446034333333334 1 0.6446034333333334 2 0.82875} PREDS {{258 0 0 0-629 {}}} SUCCS {{259 0 0 0-632 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-632) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 1 NAME S5_OUTER_LOOP:for:idx1:acc TYPE ACCU DELAY {1.02 ns} PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-301 LOC {1 0.6816837666666666 1 0.82875 1 0.82875 1 0.9137499166666667 2 0.9137499166666667} PREDS {{259 0 0 0-631 {}} {258 0 0 0-630 {}}} SUCCS {{258 0 0 0-634 {}} {258 0 0 0-356 {}}} CYCLES {}}
set a(0-633) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:kk:slc(S5_OUTER_LOOP:for:kk(9:0))(0)#1 TYPE READSLICE PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-302 LOC {1 0.33625 1 0.6446034333333334 1 0.6446034333333334 2 0.91375} PREDS {{258 0 0 0-629 {}}} SUCCS {{259 0 0 0-634 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-634) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:idx1:S5_OUTER_LOOP:for:idx1:conc#1 TYPE CONCATENATE PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-303 LOC {1 0.7666837666666666 1 0.91375 1 0.91375 2 0.91375} PREDS {{259 0 0 0-633 {}} {258 0 0 0-632 {}}} SUCCS {{259 0 0 0-635 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-635) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,5,0,10) QUANTITY 1 NAME S5_OUTER_LOOP:for:idx2:acc TYPE ACCU DELAY {1.03 ns} PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-304 LOC {1 0.7666837666666666 1 0.91375 1 0.91375 1 0.9999999166666667 2 0.9999999166666667} PREDS {{259 0 0 0-634 {}}} SUCCS {{258 0 0 0-356 {}}} CYCLES {}}
set a(0-636) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:kk:slc(S5_OUTER_LOOP:for:kk(9:0))(4-0) TYPE READSLICE PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-305 LOC {1 0.33625 1 0.6446034333333334 1 0.6446034333333334 1 0.6446034333333334} PREDS {{258 0 0 0-629 {}}} SUCCS {{259 0 0 0-637 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-637) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(5,0,5,0,5) QUANTITY 1 NAME S5_OUTER_LOOP:for:tf:mul TYPE MUL DELAY {3.51 ns} PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-306 LOC {1 0.33625 1 0.6446034333333334 1 0.6446034333333334 1 0.9374999466666667 1 0.9374999466666667} PREDS {{259 0 0 0-636 {}}} SUCCS {{259 0 0.750 0-638 {}} {130 0 0 0-356 {}}} CYCLES {}}
set a(0-638) {AREA_SCORE 1920.00 LIBRARY amba MODULE ccs_axi4_slave_mem(4,0,32,64,64,5,0,0,12,64,1,1,1,0,0) QUANTITY 1 NAME S5_OUTER_LOOP:for:tf:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {0.87 ns} PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-307 LOC {1 1.0 1 1.0 1 1.0 2 0.07249991666666666 2 0.07249991666666666} PREDS {{259 0 0.750 0-637 {}}} SUCCS {{258 0 0 0-356 {}}} CYCLES {}}
set a(0-639) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:for:p:asn(S5_OUTER_LOOP:for:for:p(5:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-308 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{772 0 0 0-356 {}}} SUCCS {{259 0 0 0-356 {}}} CYCLES {}}
set a(0-640) {AREA_SCORE {} NAME modulo_dev#7:qelse:asn(modulo_dev#7:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-309 LOC {0 1.0 52 0.8065461666666667 52 0.8065461666666667 52 0.8065461666666667 52 0.8065461666666667} PREDS {} SUCCS {{258 0 0 0-683 {}}} CYCLES {}}
set a(0-641) {AREA_SCORE {} NAME modulo_dev#6:qelse:asn(modulo_dev#6:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-310 LOC {0 1.0 35 0.9933333333333333 35 0.9933333333333333 35 0.9933333333333333 36 0.4366495666666666} PREDS {} SUCCS {{258 0 0 0-676 {}}} CYCLES {}}
set a(0-642) {AREA_SCORE {} NAME modulo_dev#5:qelse:asn(modulo_dev#5:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-311 LOC {0 1.0 19 0.8065461666666667 19 0.8065461666666667 19 0.8065461666666667 51 0.8065461666666667} PREDS {} SUCCS {{258 0 0 0-664 {}}} CYCLES {}}
set a(0-643) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:for:p:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-312 LOC {0 1.0 1 0.0 1 0.0 1 0.0 18 0.7332128333333333} PREDS {{774 0 0 0-692 {}}} SUCCS {{259 0 0 0-644 {}} {130 0 0 0-691 {}} {256 0 0 0-692 {}}} CYCLES {}}
set a(0-644) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:for:p:slc(S5_OUTER_LOOP:for:for:p(5:0))(4-0) TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-313 LOC {0 1.0 1 0.0 1 0.0 18 0.7332128333333333} PREDS {{259 0 0 0-643 {}}} SUCCS {{258 0 0 0-646 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-645) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:idx1:slc(S5_OUTER_LOOP:for:idx1:acc.psp(8:0))(8-4) TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-314 LOC {0 1.0 1 0.9199999999999999 1 0.9199999999999999 18 0.7332128333333333} PREDS {} SUCCS {{259 0 0 0-646 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-646) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,5,0,5) QUANTITY 2 NAME S5_OUTER_LOOP:for:for:f1:acc#2 TYPE ACCU DELAY {0.96 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-315 LOC {1 0.0 1 0.9199999999999999 1 0.9199999999999999 1 0.9999999166666667 18 0.81321275} PREDS {{259 0 0 0-645 {}} {258 0 0 0-644 {}}} SUCCS {{258 0 0 0-649 {}} {258 0 0 0-667 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-647) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:idx1:slc(S5_OUTER_LOOP:for:idx1:acc.psp(8:0))(3-0) TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-316 LOC {0 1.0 2 0.8132128333333334 2 0.8132128333333334 18 0.8132128333333334} PREDS {} SUCCS {{258 0 0 0-649 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-648) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:kk:slc(S5_OUTER_LOOP:for:kk(9:0))(0)#2 TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-317 LOC {0 1.0 2 0.8132128333333334 2 0.8132128333333334 18 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-649 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-649) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:for:f1:S5_OUTER_LOOP:for:for:f1:conc TYPE CONCATENATE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-318 LOC {1 0.08 2 0.8132128333333334 2 0.8132128333333334 18 0.8132128333333334} PREDS {{259 0 0 0-648 {}} {258 0 0 0-647 {}} {258 0 0 0-646 {}}} SUCCS {{259 0 1.741 0-650 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-650) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,10,64,1024,1024,64,1) QUANTITY 1 NAME S5_OUTER_LOOP:for:for:f1:read_mem(yy:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-319 LOC {1 1.0 2 0.9666666666666667 2 1.0 3 0.1999999166666666 19 0.1999999166666666} PREDS {{259 0 1.741 0-649 {}} {774 0 1.741 0-686 {}} {774 0 1.741 0-668 {}}} SUCCS {{258 0 0 0-658 {}} {256 0 0 0-668 {}} {258 0 0 0-670 {}} {256 0 0 0-686 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-651) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:for:p:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-320 LOC {0 1.0 1 0.0 1 0.0 1 0.0 18 0.7332128333333333} PREDS {{774 0 0 0-692 {}}} SUCCS {{259 0 0 0-652 {}} {130 0 0 0-691 {}} {256 0 0 0-692 {}}} CYCLES {}}
set a(0-652) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:for:p:slc(S5_OUTER_LOOP:for:for:p(5:0))(4-0)#1 TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-321 LOC {0 1.0 1 0.0 1 0.0 18 0.7332128333333333} PREDS {{259 0 0 0-651 {}}} SUCCS {{258 0 0 0-654 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-653) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:idx2:slc(S5_OUTER_LOOP:for:idx2(9:0))(9-5) TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-322 LOC {0 1.0 1 0.7332128333333333 1 0.7332128333333333 18 0.7332128333333333} PREDS {} SUCCS {{259 0 0 0-654 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-654) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,5,0,5) QUANTITY 2 NAME S5_OUTER_LOOP:for:for:f2:acc#2 TYPE ACCU DELAY {0.96 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-323 LOC {1 0.0 1 0.7332128333333333 1 0.7332128333333333 1 0.81321275 18 0.81321275} PREDS {{259 0 0 0-653 {}} {258 0 0 0-652 {}}} SUCCS {{258 0 0 0-656 {}} {258 0 0 0-685 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-655) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:idx2:slc(S5_OUTER_LOOP:for:idx2(9:0))(4-0)#1 TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-324 LOC {0 1.0 1 0.8132128333333334 1 0.8132128333333334 18 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-656 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-656) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:for:f2:S5_OUTER_LOOP:for:for:f2:conc TYPE CONCATENATE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-325 LOC {1 0.08 1 0.8132128333333334 1 0.8132128333333334 18 0.8132128333333334} PREDS {{259 0 0 0-655 {}} {258 0 0 0-654 {}}} SUCCS {{259 0 1.741 0-657 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-657) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,10,64,1024,1024,64,1) QUANTITY 1 NAME S5_OUTER_LOOP:for:for:f2:read_mem(yy:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-326 LOC {1 1.0 1 0.9666666666666667 1 1.0 2 0.1999999166666666 19 0.1999999166666666} PREDS {{259 0 1.741 0-656 {}} {774 0 1.741 0-686 {}} {774 0 1.741 0-668 {}}} SUCCS {{259 0 0 0-658 {}} {256 0 0 0-668 {}} {258 0 0 0-669 {}} {256 0 0 0-686 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-658) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 5 NAME S5_OUTER_LOOP:for:for:acc#2 TYPE ACCU DELAY {1.84 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-327 LOC {2 0.19999999999999998 3 0.84625 3 0.84625 3 0.9999999166666667 35 0.9999999166666667} PREDS {{259 0 0 0-657 {}} {258 0 0 0-650 {}}} SUCCS {{259 0 0 0-659 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-659) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME modulo_dev#5:result:rem TYPE REM DELAY {15cy+6.97 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-328 LOC {2 1.0 3 1.0 3 1.0 19 0.5807982500000006 51 0.5807982500000006} PREDS {{259 0 0 0-658 {}}} SUCCS {{259 0 0 0-660 {}} {258 0 0 0-662 {}} {258 0 0 0-663 {}} {258 0 0 0-664 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-660) {AREA_SCORE {} NAME operator>=<64,true>#5:slc()(64)#2 TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-329 LOC {18 0.5807983333333333 19 0.5807983333333333 19 0.5807983333333333 51 0.6527961666666666} PREDS {{259 0 0 0-659 {}}} SUCCS {{259 0 0 0-661 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-661) {AREA_SCORE {} NAME modulo_dev#5:qsel TYPE SELECT PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-330 LOC {18 0.5807983333333333 19 0.6527961666666666 19 0.6527961666666666 51 0.6527961666666666} PREDS {{259 0 0 0-660 {}}} SUCCS {{146 0 0 0-662 {}}} CYCLES {}}
set a(0-662) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 5 NAME modulo_dev#5:qelse:acc TYPE ACCU DELAY {1.84 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-331 LOC {18 0.5807983333333333 19 0.6527961666666666 19 0.6527961666666666 19 0.8065460833333333 51 0.8065460833333333} PREDS {{146 0 0 0-661 {}} {258 0 0 0-659 {}}} SUCCS {{258 0 0 0-664 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-663) {AREA_SCORE {} NAME operator>=<64,true>#5:slc()(64) TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-332 LOC {18 0.5807983333333333 19 0.5807983333333333 19 0.5807983333333333 51 0.8065461666666667} PREDS {{258 0 0 0-659 {}}} SUCCS {{259 0 0 0-664 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-664) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 3 NAME modulo_dev#5:mux TYPE MUX DELAY {0.08 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-333 LOC {18 0.7345483333333332 19 0.8065461666666667 19 0.8065461666666667 19 0.81321275 51 0.81321275} PREDS {{259 0 0 0-663 {}} {258 0 0 0-662 {}} {258 0 0 0-659 {}} {258 0 0 0-642 {}}} SUCCS {{258 0 1.741 0-668 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-665) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:idx1:slc(S5_OUTER_LOOP:for:idx1:acc.psp(8:0))(3-0)#1 TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-334 LOC {0 1.0 19 0.8132128333333334 19 0.8132128333333334 51 0.8132128333333334} PREDS {} SUCCS {{258 0 0 0-667 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-666) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:kk:slc(S5_OUTER_LOOP:for:kk(9:0))(0) TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-335 LOC {0 1.0 19 0.8132128333333334 19 0.8132128333333334 51 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-667 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-667) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:for:S5_OUTER_LOOP:for:for:conc TYPE CONCATENATE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-336 LOC {1 0.08 19 0.8132128333333334 19 0.8132128333333334 51 0.8132128333333334} PREDS {{259 0 0 0-666 {}} {258 0 0 0-665 {}} {258 0 0 0-646 {}}} SUCCS {{259 0 1.741 0-668 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-668) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,10,64,1024,1024,64,1) QUANTITY 1 NAME S5_OUTER_LOOP:for:for:write_mem(yy:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-337 LOC {18 1.0 19 0.9666666666666667 19 1.0 20 0.008333249999999959 52 0.008333249999999959} PREDS {{774 0 0 0-668 {}} {259 0 1.741 0-667 {}} {258 0 1.741 0-664 {}} {256 0 0 0-657 {}} {256 0 0 0-650 {}} {774 0 0 0-686 {}}} SUCCS {{774 0 1.741 0-650 {}} {774 0 1.741 0-657 {}} {774 0 0 0-668 {}} {258 0 0 0-686 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-669) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:for:f2:not TYPE NOT PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-338 LOC {2 0.19999999999999998 3 0.84625 3 0.84625 19 0.84625} PREDS {{258 0 0 0-657 {}}} SUCCS {{259 0 0 0-670 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-670) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 5 NAME S5_OUTER_LOOP:for:for:acc#4 TYPE ACCU DELAY {1.84 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-339 LOC {2 0.19999999999999998 3 0.84625 3 0.84625 3 0.9999999166666667 19 0.9999999166666667} PREDS {{259 0 0 0-669 {}} {258 0 0 0-650 {}}} SUCCS {{259 0 0 0-671 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-671) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME modulo_dev#6:result:rem TYPE REM DELAY {15cy+6.97 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-340 LOC {2 1.0 19 1.0 19 1.0 35 0.5807982500000006 35 0.5807982500000006} PREDS {{259 0 0 0-670 {}}} SUCCS {{259 0 0 0-672 {}} {258 0 0 0-674 {}} {258 0 0 0-675 {}} {258 0 0 0-676 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-672) {AREA_SCORE {} NAME operator>=<64,true>#6:slc()(64)#2 TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-341 LOC {18 0.5807983333333333 35 0.5807983333333333 35 0.5807983333333333 36 0.28289956666666666} PREDS {{259 0 0 0-671 {}}} SUCCS {{259 0 0 0-673 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-673) {AREA_SCORE {} NAME modulo_dev#6:qsel TYPE SELECT PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-342 LOC {18 0.5807983333333333 35 0.8395833333333332 35 0.8395833333333332 36 0.28289956666666666} PREDS {{259 0 0 0-672 {}}} SUCCS {{146 0 0 0-674 {}}} CYCLES {}}
set a(0-674) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 5 NAME modulo_dev#6:qelse:acc TYPE ACCU DELAY {1.84 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-343 LOC {18 0.5807983333333333 35 0.8395833333333332 35 0.8395833333333332 35 0.99333325 36 0.4366494833333333} PREDS {{146 0 0 0-673 {}} {258 0 0 0-671 {}}} SUCCS {{258 0 0 0-676 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-675) {AREA_SCORE {} NAME operator>=<64,true>#6:slc()(64) TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-344 LOC {18 0.5807983333333333 35 0.5807983333333333 35 0.5807983333333333 36 0.4366495666666666} PREDS {{258 0 0 0-671 {}}} SUCCS {{259 0 0 0-676 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-676) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 3 NAME modulo_dev#6:mux TYPE MUX DELAY {0.08 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-345 LOC {18 0.7345483333333332 35 0.9933333333333333 35 0.9933333333333333 35 0.9999999166666667 36 0.44331614999999996} PREDS {{259 0 0 0-675 {}} {258 0 0 0-674 {}} {258 0 0 0-671 {}} {258 0 0 0-641 {}}} SUCCS {{259 0 0 0-677 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-677) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME S5_OUTER_LOOP:for:for:mul TYPE MUL DELAY {6.68 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-346 LOC {19 0.0 36 0.4433162333333333 36 0.4433162333333333 36 0.9999999373333333 36 0.9999999373333333} PREDS {{259 0 0 0-676 {}}} SUCCS {{259 0 0 0-678 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-678) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME modulo_dev#7:result:rem TYPE REM DELAY {15cy+6.97 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-347 LOC {19 1.0 36 1.0 36 1.0 52 0.5807982500000006 52 0.5807982500000006} PREDS {{259 0 0 0-677 {}}} SUCCS {{259 0 0 0-679 {}} {258 0 0 0-681 {}} {258 0 0 0-682 {}} {258 0 0 0-683 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-679) {AREA_SCORE {} NAME operator>=<64,true>#7:slc()(64)#2 TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-348 LOC {35 0.5807983333333333 52 0.5807983333333333 52 0.5807983333333333 52 0.6527961666666666} PREDS {{259 0 0 0-678 {}}} SUCCS {{259 0 0 0-680 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-680) {AREA_SCORE {} NAME modulo_dev#7:qsel TYPE SELECT PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-349 LOC {35 0.5807983333333333 52 0.6527961666666666 52 0.6527961666666666 52 0.6527961666666666} PREDS {{259 0 0 0-679 {}}} SUCCS {{146 0 0 0-681 {}}} CYCLES {}}
set a(0-681) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 5 NAME modulo_dev#7:qelse:acc TYPE ACCU DELAY {1.84 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-350 LOC {35 0.5807983333333333 52 0.6527961666666666 52 0.6527961666666666 52 0.8065460833333333 52 0.8065460833333333} PREDS {{146 0 0 0-680 {}} {258 0 0 0-678 {}}} SUCCS {{258 0 0 0-683 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-682) {AREA_SCORE {} NAME operator>=<64,true>#7:slc()(64) TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-351 LOC {35 0.5807983333333333 52 0.5807983333333333 52 0.5807983333333333 52 0.8065461666666667} PREDS {{258 0 0 0-678 {}}} SUCCS {{259 0 0 0-683 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-683) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 3 NAME modulo_dev#7:mux TYPE MUX DELAY {0.08 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-352 LOC {35 0.7345483333333332 52 0.8065461666666667 52 0.8065461666666667 52 0.81321275 52 0.81321275} PREDS {{259 0 0 0-682 {}} {258 0 0 0-681 {}} {258 0 0 0-678 {}} {258 0 0 0-640 {}}} SUCCS {{258 0 1.741 0-686 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-684) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:idx2:slc(S5_OUTER_LOOP:for:idx2(9:0))(4-0) TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-353 LOC {0 1.0 52 0.8132128333333334 52 0.8132128333333334 52 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-685 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-685) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:for:S5_OUTER_LOOP:for:for:conc#1 TYPE CONCATENATE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-354 LOC {1 0.08 52 0.8132128333333334 52 0.8132128333333334 52 0.8132128333333334} PREDS {{259 0 0 0-684 {}} {258 0 0 0-654 {}}} SUCCS {{259 0 1.741 0-686 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-686) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,10,64,1024,1024,64,1) QUANTITY 1 NAME S5_OUTER_LOOP:for:for:write_mem(yy:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-355 LOC {35 1.0 52 0.9666666666666667 52 1.0 53 0.008333249999999959 53 0.008333249999999959} PREDS {{774 0 0 0-686 {}} {259 0 1.741 0-685 {}} {258 0 1.741 0-683 {}} {258 0 0 0-668 {}} {256 0 0 0-657 {}} {256 0 0 0-650 {}}} SUCCS {{774 0 1.741 0-650 {}} {774 0 1.741 0-657 {}} {774 0 0 0-668 {}} {774 0 0 0-686 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-687) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:for:p:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-356 LOC {0 1.0 1 0.0 1 0.0 1 0.0 53 0.9199999999999999} PREDS {{774 0 0 0-692 {}}} SUCCS {{259 0 0 0-688 {}} {130 0 0 0-691 {}} {256 0 0 0-692 {}}} CYCLES {}}
set a(0-688) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:for:p:slc(S5_OUTER_LOOP:for:for:p(5:0))(4-0)#2 TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-357 LOC {0 1.0 1 0.0 1 0.0 53 0.9199999999999999} PREDS {{259 0 0 0-687 {}}} SUCCS {{259 0 0 0-689 {}} {130 0 0 0-691 {}}} CYCLES {}}
set a(0-689) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,6) QUANTITY 1 NAME S5_OUTER_LOOP:for:for:acc#5 TYPE ACCU DELAY {0.96 ns} PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-358 LOC {1 0.0 1 0.9199999999999999 1 0.9199999999999999 1 0.9999999166666667 53 0.9999999166666667} PREDS {{259 0 0 0-688 {}}} SUCCS {{259 0 0 0-690 {}} {130 0 0 0-691 {}} {258 0 0 0-692 {}}} CYCLES {}}
set a(0-690) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:for:p:slc(S5_OUTER_LOOP:for:for:p(5:0))(5) TYPE READSLICE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-359 LOC {1 0.08 53 1.0 53 1.0 53 1.0} PREDS {{259 0 0 0-689 {}}} SUCCS {{259 0 0 0-691 {}}} CYCLES {}}
set a(0-691) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:for:break(S5_OUTER_LOOP:for:for) TYPE TERMINATE PAR 0-356 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-360 LOC {36 0.008333333333333333 53 1.0 53 1.0 53 1.0} PREDS {{259 0 0 0-690 {}} {130 0 0 0-689 {}} {130 0 0 0-688 {}} {130 0 0 0-687 {}} {130 0 0 0-686 {}} {130 0 0 0-685 {}} {130 0 0 0-684 {}} {130 0 0 0-683 {}} {130 0 0 0-682 {}} {130 0 0 0-681 {}} {130 0 0 0-679 {}} {130 0 0 0-678 {}} {130 0 0 0-677 {}} {130 0 0 0-676 {}} {130 0 0 0-675 {}} {130 0 0 0-674 {}} {130 0 0 0-672 {}} {130 0 0 0-671 {}} {130 0 0 0-670 {}} {130 0 0 0-669 {}} {130 0 0 0-668 {}} {130 0 0 0-667 {}} {130 0 0 0-666 {}} {130 0 0 0-665 {}} {130 0 0 0-664 {}} {130 0 0 0-663 {}} {130 0 0 0-662 {}} {130 0 0 0-660 {}} {130 0 0 0-659 {}} {130 0 0 0-658 {}} {130 0 0 0-657 {}} {130 0 0 0-656 {}} {130 0 0 0-655 {}} {130 0 0 0-654 {}} {130 0 0 0-653 {}} {130 0 0 0-652 {}} {130 0 0 0-651 {}} {130 0 0 0-650 {}} {130 0 0 0-649 {}} {130 0 0 0-648 {}} {130 0 0 0-647 {}} {130 0 0 0-646 {}} {130 0 0 0-645 {}} {130 0 0 0-644 {}} {130 0 0 0-643 {}}} SUCCS {{129 0 0 0-692 {}}} CYCLES {}}
set a(0-692) {AREA_SCORE {} NAME asn(S5_OUTER_LOOP:for:for:p(5:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-356 LOC {36 0.0 53 0.0 53 0.0 53 0.0 53 1.0} PREDS {{772 0 0 0-692 {}} {129 0 0 0-691 {}} {258 0 0 0-689 {}} {256 0 0 0-687 {}} {256 0 0 0-651 {}} {256 0 0 0-643 {}}} SUCCS {{774 0 0 0-643 {}} {774 0 0 0-651 {}} {774 0 0 0-687 {}} {772 0 0 0-692 {}}} CYCLES {}}
set a(0-356) {CHI {0-640 0-641 0-642 0-643 0-644 0-645 0-646 0-647 0-648 0-649 0-650 0-651 0-652 0-653 0-654 0-655 0-656 0-657 0-658 0-659 0-660 0-661 0-662 0-663 0-664 0-665 0-666 0-667 0-668 0-669 0-670 0-671 0-672 0-673 0-674 0-675 0-676 0-677 0-678 0-679 0-680 0-681 0-682 0-683 0-684 0-685 0-686 0-687 0-688 0-689 0-690 0-691 0-692} ITERATIONS 32 RESET_LATENCY 0 CSTEPS 53 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD 135680 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1696 TOTAL_CYCLES_IN 135680 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 135680 NAME S5_OUTER_LOOP:for:for TYPE LOOP DELAY {2035215.00 ns} PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-361 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{774 0 0 0-356 {}} {259 0 0 0-639 {}} {258 0 0 0-638 {}} {130 0 0 0-637 {}} {130 0 0 0-636 {}} {258 0 0 0-635 {}} {130 0 0 0-634 {}} {130 0 0 0-633 {}} {258 0 0 0-632 {}} {130 0 0 0-631 {}} {130 0 0 0-630 {}} {258 0 0 0-629 {}} {130 0 0 0-628 {}} {130 0 0 0-627 {}} {130 0 0 0-626 {}} {130 0 0 0-625 {}} {130 0 0 0-624 {}} {130 0 0 0-623 {}} {130 0 0 0-622 {}} {130 0 0 0-621 {}} {130 0 0 0-620 {}} {130 0 0 0-619 {}} {130 0 0 0-618 {}} {130 0 0 0-617 {}} {130 0 0 0-616 {}} {130 0 0 0-615 {}} {130 0 0 0-614 {}} {130 0 0 0-613 {}}} SUCCS {{772 0 0 0-639 {}} {774 0 0 0-356 {}} {131 0 0 0-693 {}} {130 0 0 0-694 {}} {130 0 0 0-695 {}} {130 0 0 0-696 {}} {130 0 0 0-697 {}}} CYCLES {}}
set a(0-693) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-362 LOC {2 1.0 2 1.0 2 1.0 2 1.0 3 0.92125} PREDS {{131 0 0 0-356 {}} {774 0 0 0-698 {}}} SUCCS {{259 0 0 0-694 {}} {130 0 0 0-697 {}} {256 0 0 0-698 {}}} CYCLES {}}
set a(0-694) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:j:slc(S5_OUTER_LOOP:for:j(4:0))(3-0)#2 TYPE READSLICE PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-363 LOC {2 1.0 2 1.0 2 1.0 3 0.92125} PREDS {{259 0 0 0-693 {}} {130 0 0 0-356 {}}} SUCCS {{259 0 0 0-695 {}} {130 0 0 0-697 {}}} CYCLES {}}
set a(0-695) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,5) QUANTITY 1 NAME S5_OUTER_LOOP:for:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-364 LOC {3 0.0 3 0.92125 3 0.92125 3 0.9999999166666667 3 0.9999999166666667} PREDS {{259 0 0 0-694 {}} {130 0 0 0-356 {}}} SUCCS {{259 0 0 0-696 {}} {130 0 0 0-697 {}} {258 0 0 0-698 {}}} CYCLES {}}
set a(0-696) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:j:slc(S5_OUTER_LOOP:for:j(4:0))(4) TYPE READSLICE PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-365 LOC {3 0.07875 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-695 {}} {130 0 0 0-356 {}}} SUCCS {{259 0 0 0-697 {}}} CYCLES {}}
set a(0-697) {AREA_SCORE {} NAME S5_OUTER_LOOP:for:break(S5_OUTER_LOOP:for) TYPE TERMINATE PAR 0-355 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-366 LOC {3 0.07875 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-696 {}} {130 0 0 0-695 {}} {130 0 0 0-694 {}} {130 0 0 0-693 {}} {130 0 0 0-356 {}}} SUCCS {{129 0 0 0-698 {}}} CYCLES {}}
set a(0-698) {AREA_SCORE {} NAME asn(S5_OUTER_LOOP:for:j(4:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-355 LOC {3 0.07875 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{772 0 0 0-698 {}} {129 0 0 0-697 {}} {258 0 0 0-695 {}} {256 0 0 0-693 {}} {256 0 0 0-627 {}} {256 0 0 0-613 {}}} SUCCS {{774 0 0 0-613 {}} {774 0 0 0-627 {}} {774 0 0 0-693 {}} {772 0 0 0-698 {}}} CYCLES {}}
set a(0-355) {CHI {0-613 0-614 0-615 0-616 0-617 0-618 0-619 0-620 0-621 0-622 0-623 0-624 0-625 0-626 0-627 0-628 0-629 0-630 0-631 0-632 0-633 0-634 0-635 0-636 0-637 0-638 0-639 0-356 0-693 0-694 0-695 0-696 0-697 0-698} ITERATIONS 16 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD 135920 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 48 TOTAL_CYCLES_IN 240 TOTAL_CYCLES_UNDER 135680 TOTAL_CYCLES 135920 NAME S5_OUTER_LOOP:for TYPE LOOP DELAY {2038815.00 ns} PAR 0-354 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-367 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-355 {}} {259 0 0 0-612 {}} {258 0 0 0-611 {}} {130 0 0 0-610 {}} {258 0 0 0-609 {}} {130 0 0 0-608 {}} {130 0 0 0-607 {}} {258 0 0 0-606 {}} {130 0 0 0-605 {}} {130 0 0 0-604 {}} {130 0 0 0-603 {}} {774 0 0 0-705 {}}} SUCCS {{772 0 0 0-612 {}} {774 0 0 0-355 {}} {131 0 0 0-699 {}} {130 0 0 0-700 {}} {130 0 0 0-701 {}} {130 0 0 0-702 {}} {130 0 0 0-703 {}} {130 0 0 0-704 {}} {256 0 0 0-705 {}}} CYCLES {}}
set a(0-699) {AREA_SCORE {} NAME S5_OUTER_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-354 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-368 LOC {1 1.0 2 0.9225 2 0.9225 2 0.9225 2 0.9225} PREDS {{131 0 0 0-355 {}} {774 0 0 0-705 {}}} SUCCS {{259 0 0 0-700 {}} {130 0 0 0-704 {}} {256 0 0 0-705 {}}} CYCLES {}}
set a(0-700) {AREA_SCORE 3.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(3,0,2,1,3) QUANTITY 1 NAME S5_OUTER_LOOP:acc#1 TYPE ACCU DELAY {0.93 ns} PAR 0-354 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-369 LOC {2 0.0 2 0.9225 2 0.9225 2 0.9999999166666667 2 0.9999999166666667} PREDS {{259 0 0 0-699 {}} {130 0 0 0-355 {}}} SUCCS {{259 0 0 0-701 {}} {258 0 0 0-702 {}} {130 0 0 0-704 {}} {258 0 0 0-705 {}}} CYCLES {}}
set a(0-701) {AREA_SCORE {} NAME S5_OUTER_LOOP:i:slc(S5_OUTER_LOOP:i(2:0))(2-1)#2 TYPE READSLICE PAR 0-354 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-370 LOC {2 0.0775 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-700 {}} {130 0 0 0-355 {}}} SUCCS {{258 0 0 0-703 {}} {130 0 0 0-704 {}}} CYCLES {}}
set a(0-702) {AREA_SCORE {} NAME S5_OUTER_LOOP:i:slc(S5_OUTER_LOOP:i(2:0))(2-1) TYPE READSLICE PAR 0-354 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-371 LOC {2 0.0775 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0 0-700 {}} {130 0 0 0-355 {}}} SUCCS {{259 0 0 0-703 {}} {130 0 0 0-704 {}}} CYCLES {}}
set a(0-703) {AREA_SCORE {} NAME S5_OUTER_LOOP:S5_OUTER_LOOP:xnor TYPE XNOR PAR 0-354 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-372 LOC {2 0.0775 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-702 {}} {258 0 0 0-701 {}} {130 0 0 0-355 {}}} SUCCS {{259 0 0 0-704 {}}} CYCLES {}}
set a(0-704) {AREA_SCORE {} NAME S5_OUTER_LOOP:break(S5_OUTER_LOOP) TYPE TERMINATE PAR 0-354 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-373 LOC {2 0.0775 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-703 {}} {130 0 0 0-702 {}} {130 0 0 0-701 {}} {130 0 0 0-700 {}} {130 0 0 0-699 {}} {130 0 0 0-355 {}}} SUCCS {{129 0 0 0-705 {}}} CYCLES {}}
set a(0-705) {AREA_SCORE {} NAME asn(S5_OUTER_LOOP:i(2:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-354 LOC {2 0.0775 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{772 0 0 0-705 {}} {129 0 0 0-704 {}} {258 0 0 0-700 {}} {256 0 0 0-699 {}} {256 0 0 0-355 {}} {256 0 0 0-610 {}} {256 0 0 0-607 {}} {256 0 0 0-603 {}}} SUCCS {{774 0 0 0-603 {}} {774 0 0 0-607 {}} {774 0 0 0-610 {}} {774 0 0 0-355 {}} {774 0 0 0-699 {}} {772 0 0 0-705 {}}} CYCLES {}}
set a(0-354) {CHI {0-603 0-604 0-605 0-606 0-607 0-608 0-609 0-610 0-611 0-612 0-355 0-699 0-700 0-701 0-702 0-703 0-704 0-705} ITERATIONS 5 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD 135930 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 10 TOTAL_CYCLES_IN 10 TOTAL_CYCLES_UNDER 135920 TOTAL_CYCLES 135930 NAME S5_OUTER_LOOP TYPE LOOP DELAY {2038965.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-374 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-354 {}} {259 0 0 0-602 {}} {258 0 0 0-352 {}} {258 0 0 0-350 {}} {258 0 0 0-361 {}}} SUCCS {{774 0 0 0-352 {}} {772 0 0 0-602 {}} {774 0 0 0-354 {}} {131 0 0 0-706 {}} {258 0 0 0-357 {}} {256 0 0 0-786 {}}} CYCLES {}}
set a(0-706) {AREA_SCORE {} NAME S5_COPY_LOOP:p:asn(S5_COPY_LOOP:p(5:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-375 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-354 {}} {772 0 0 0-357 {}}} SUCCS {{259 0 0 0-357 {}}} CYCLES {}}
set a(0-707) {AREA_SCORE {} NAME S5_COPY_LOOP:for:i:asn(S5_COPY_LOOP:for:i(5:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-357 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-376 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-358 {}}} SUCCS {{259 0 0 0-358 {}}} CYCLES {}}
set a(0-708) {AREA_SCORE {} NAME S5_COPY_LOOP:for:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-377 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9375} PREDS {{774 0 0 0-730 {}}} SUCCS {{259 0 0 0-709 {}} {130 0 0 0-729 {}} {256 0 0 0-730 {}}} CYCLES {}}
set a(0-709) {AREA_SCORE {} NAME S5_COPY_LOOP:for:i:slc(S5_COPY_LOOP:for:i(5:0))(4-0) TYPE READSLICE PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-378 LOC {0 1.0 1 0.0 1 0.0 1 0.9375} PREDS {{259 0 0 0-708 {}}} SUCCS {{259 0 0.750 0-710 {}} {130 0 0 0-729 {}}} CYCLES {}}
set a(0-710) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(5,0,32,32,32,5,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME S5_COPY_LOOP:for:read_mem(revArr:rsc.@) TYPE MEMORYREAD DELAY {0.87 ns} PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-379 LOC {1 1.0 1 1.0 1 1.0 2 0.07249991666666666 2 0.07249991666666666} PREDS {{259 0 0.750 0-709 {}}} SUCCS {{259 0 0 0-711 {}} {130 0 0 0-729 {}}} CYCLES {}}
set a(0-711) {AREA_SCORE {} NAME S5_COPY_LOOP:for:slc()(9-0) TYPE READSLICE PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-380 LOC {2 0.13499999999999998 2 0.13499999999999998 2 0.13499999999999998 2 0.7332128333333333} PREDS {{259 0 0 0-710 {}}} SUCCS {{258 0 0 0-720 {}} {258 0 0 0-722 {}} {130 0 0 0-729 {}}} CYCLES {}}
set a(0-712) {AREA_SCORE {} NAME S5_COPY_LOOP:p:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-381 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-713 {}} {130 0 0 0-729 {}}} CYCLES {}}
set a(0-713) {AREA_SCORE {} NAME S5_COPY_LOOP:p:slc(S5_COPY_LOOP:p(5:0))(4-0)#1 TYPE READSLICE PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-382 LOC {0 1.0 1 0.0 1 0.0 1 0.8132128333333334} PREDS {{259 0 0 0-712 {}}} SUCCS {{258 0 0 0-716 {}} {130 0 0 0-729 {}}} CYCLES {}}
set a(0-714) {AREA_SCORE {} NAME S5_COPY_LOOP:for:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-383 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8132128333333334} PREDS {{774 0 0 0-730 {}}} SUCCS {{259 0 0 0-715 {}} {130 0 0 0-729 {}} {256 0 0 0-730 {}}} CYCLES {}}
set a(0-715) {AREA_SCORE {} NAME S5_COPY_LOOP:for:i:slc(S5_COPY_LOOP:for:i(5:0))(4-0)#1 TYPE READSLICE PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-384 LOC {0 1.0 1 0.0 1 0.0 1 0.8132128333333334} PREDS {{259 0 0 0-714 {}}} SUCCS {{259 0 0 0-716 {}} {130 0 0 0-729 {}}} CYCLES {}}
set a(0-716) {AREA_SCORE {} NAME S5_COPY_LOOP:for:S5_COPY_LOOP:for:conc#2 TYPE CONCATENATE PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-385 LOC {0 1.0 1 0.8132128333333334 1 0.8132128333333334 1 0.8132128333333334} PREDS {{259 0 0 0-715 {}} {258 0 0 0-713 {}}} SUCCS {{259 0 1.741 0-717 {}} {130 0 0 0-729 {}}} CYCLES {}}
set a(0-717) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,10,64,1024,1024,64,1) QUANTITY 1 NAME S5_COPY_LOOP:for:read_mem(yy:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-386 LOC {1 1.0 1 0.9666666666666667 1 1.0 2 0.1999999166666666 2 0.1999999166666666} PREDS {{259 0 1.741 0-716 {}}} SUCCS {{258 0 1.741 0-724 {}} {130 0 0 0-729 {}}} CYCLES {}}
set a(0-718) {AREA_SCORE {} NAME S5_COPY_LOOP:p:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-387 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.7332128333333333} PREDS {} SUCCS {{259 0 0 0-719 {}} {130 0 0 0-729 {}}} CYCLES {}}
set a(0-719) {AREA_SCORE {} NAME S5_COPY_LOOP:p:slc(S5_COPY_LOOP:p(5:0))(4-0) TYPE READSLICE PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-388 LOC {0 1.0 2 0.0 2 0.0 2 0.7332128333333333} PREDS {{259 0 0 0-718 {}}} SUCCS {{258 0 0 0-721 {}} {130 0 0 0-729 {}}} CYCLES {}}
set a(0-720) {AREA_SCORE {} NAME S5_COPY_LOOP:for:slc(drf(revArr.ptr)#1.smx(9:0))(9-5) TYPE READSLICE PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-389 LOC {2 0.13499999999999998 2 0.13499999999999998 2 0.13499999999999998 2 0.7332128333333333} PREDS {{258 0 0 0-711 {}}} SUCCS {{259 0 0 0-721 {}} {130 0 0 0-729 {}}} CYCLES {}}
set a(0-721) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,5,0,5) QUANTITY 2 NAME S5_COPY_LOOP:for:acc#5 TYPE ACCU DELAY {0.96 ns} PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-390 LOC {2 0.13499999999999998 2 0.7332128333333333 2 0.7332128333333333 2 0.81321275 2 0.81321275} PREDS {{259 0 0 0-720 {}} {258 0 0 0-719 {}}} SUCCS {{258 0 0 0-723 {}} {130 0 0 0-729 {}}} CYCLES {}}
set a(0-722) {AREA_SCORE {} NAME S5_COPY_LOOP:for:slc(drf(revArr.ptr)#1.smx(9:0))(4-0) TYPE READSLICE PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-391 LOC {2 0.13499999999999998 2 0.13499999999999998 2 0.13499999999999998 2 0.8132128333333334} PREDS {{258 0 0 0-711 {}}} SUCCS {{259 0 0 0-723 {}} {130 0 0 0-729 {}}} CYCLES {}}
set a(0-723) {AREA_SCORE {} NAME S5_COPY_LOOP:for:S5_COPY_LOOP:for:conc TYPE CONCATENATE PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-392 LOC {2 0.215 2 0.8132128333333334 2 0.8132128333333334 2 0.8132128333333334} PREDS {{259 0 0 0-722 {}} {258 0 0 0-721 {}}} SUCCS {{259 0 1.741 0-724 {}} {130 0 0 0-729 {}}} CYCLES {}}
set a(0-724) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,10,64,1024,1024,64,1) QUANTITY 1 NAME S5_COPY_LOOP:for:write_mem(xx:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-393 LOC {2 1.0 2 0.9666666666666667 2 1.0 3 0.008333249999999959 3 0.008333249999999959} PREDS {{774 0 0 0-724 {}} {259 0 1.741 0-723 {}} {258 0 1.741 0-717 {}}} SUCCS {{774 0 0 0-724 {}} {130 0 0 0-729 {}}} CYCLES {}}
set a(0-725) {AREA_SCORE {} NAME S5_COPY_LOOP:for:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-394 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.9199999999999999} PREDS {{774 0 0 0-730 {}}} SUCCS {{259 0 0 0-726 {}} {130 0 0 0-729 {}} {256 0 0 0-730 {}}} CYCLES {}}
set a(0-726) {AREA_SCORE {} NAME S5_COPY_LOOP:for:i:slc(S5_COPY_LOOP:for:i(5:0))(4-0)#2 TYPE READSLICE PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-395 LOC {0 1.0 1 0.0 1 0.0 3 0.9199999999999999} PREDS {{259 0 0 0-725 {}}} SUCCS {{259 0 0 0-727 {}} {130 0 0 0-729 {}}} CYCLES {}}
set a(0-727) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,6) QUANTITY 1 NAME S5_COPY_LOOP:for:acc#4 TYPE ACCU DELAY {0.96 ns} PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-396 LOC {1 0.0 1 0.9199999999999999 1 0.9199999999999999 1 0.9999999166666667 3 0.9999999166666667} PREDS {{259 0 0 0-726 {}}} SUCCS {{259 0 0 0-728 {}} {130 0 0 0-729 {}} {258 0 0 0-730 {}}} CYCLES {}}
set a(0-728) {AREA_SCORE {} NAME S5_COPY_LOOP:for:i:slc(S5_COPY_LOOP:for:i(5:0))(5) TYPE READSLICE PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-397 LOC {1 0.08 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-727 {}}} SUCCS {{259 0 0 0-729 {}}} CYCLES {}}
set a(0-729) {AREA_SCORE {} NAME S5_COPY_LOOP:for:break(S5_COPY_LOOP:for) TYPE TERMINATE PAR 0-358 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-398 LOC {3 0.008333333333333333 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-728 {}} {130 0 0 0-727 {}} {130 0 0 0-726 {}} {130 0 0 0-725 {}} {130 0 0 0-724 {}} {130 0 0 0-723 {}} {130 0 0 0-722 {}} {130 0 0 0-721 {}} {130 0 0 0-720 {}} {130 0 0 0-719 {}} {130 0 0 0-718 {}} {130 0 0 0-717 {}} {130 0 0 0-716 {}} {130 0 0 0-715 {}} {130 0 0 0-714 {}} {130 0 0 0-713 {}} {130 0 0 0-712 {}} {130 0 0 0-711 {}} {130 0 0 0-710 {}} {130 0 0 0-709 {}} {130 0 0 0-708 {}}} SUCCS {{129 0 0 0-730 {}}} CYCLES {}}
set a(0-730) {AREA_SCORE {} NAME asn(S5_COPY_LOOP:for:i(5:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-358 LOC {3 0.0 3 0.0 3 0.0 3 0.0 3 1.0} PREDS {{772 0 0 0-730 {}} {129 0 0 0-729 {}} {258 0 0 0-727 {}} {256 0 0 0-725 {}} {256 0 0 0-714 {}} {256 0 0 0-708 {}}} SUCCS {{774 0 0 0-708 {}} {774 0 0 0-714 {}} {774 0 0 0-725 {}} {772 0 0 0-730 {}}} CYCLES {}}
set a(0-358) {CHI {0-708 0-709 0-710 0-711 0-712 0-713 0-714 0-715 0-716 0-717 0-718 0-719 0-720 0-721 0-722 0-723 0-724 0-725 0-726 0-727 0-728 0-729 0-730} ITERATIONS 32 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD 3072 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 96 TOTAL_CYCLES_IN 3072 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3072 NAME S5_COPY_LOOP:for TYPE LOOP DELAY {46095.00 ns} PAR 0-357 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-399 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-707 {}} {774 0 0 0-736 {}}} SUCCS {{772 0 0 0-707 {}} {131 0 0 0-731 {}} {130 0 0 0-732 {}} {130 0 0 0-733 {}} {130 0 0 0-734 {}} {130 0 0 0-735 {}} {256 0 0 0-736 {}}} CYCLES {}}
set a(0-731) {AREA_SCORE {} NAME S5_COPY_LOOP:p:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-357 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-400 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.9199999999999999} PREDS {{131 0 0 0-358 {}} {774 0 0 0-736 {}}} SUCCS {{259 0 0 0-732 {}} {130 0 0 0-735 {}} {256 0 0 0-736 {}}} CYCLES {}}
set a(0-732) {AREA_SCORE {} NAME S5_COPY_LOOP:p:slc(S5_COPY_LOOP:p(5:0))(4-0)#2 TYPE READSLICE PAR 0-357 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-401 LOC {0 1.0 0 1.0 0 1.0 1 0.9199999999999999} PREDS {{259 0 0 0-731 {}} {130 0 0 0-358 {}}} SUCCS {{259 0 0 0-733 {}} {130 0 0 0-735 {}}} CYCLES {}}
set a(0-733) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,6) QUANTITY 1 NAME S5_COPY_LOOP:acc#1 TYPE ACCU DELAY {0.96 ns} PAR 0-357 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-402 LOC {1 0.0 1 0.9199999999999999 1 0.9199999999999999 1 0.9999999166666667 1 0.9999999166666667} PREDS {{259 0 0 0-732 {}} {130 0 0 0-358 {}}} SUCCS {{259 0 0 0-734 {}} {130 0 0 0-735 {}} {258 0 0 0-736 {}}} CYCLES {}}
set a(0-734) {AREA_SCORE {} NAME S5_COPY_LOOP:p:slc(S5_COPY_LOOP:p(5:0))(5) TYPE READSLICE PAR 0-357 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-403 LOC {1 0.08 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-733 {}} {130 0 0 0-358 {}}} SUCCS {{259 0 0 0-735 {}}} CYCLES {}}
set a(0-735) {AREA_SCORE {} NAME S5_COPY_LOOP:break(S5_COPY_LOOP) TYPE TERMINATE PAR 0-357 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-404 LOC {1 0.08 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-734 {}} {130 0 0 0-733 {}} {130 0 0 0-732 {}} {130 0 0 0-731 {}} {130 0 0 0-358 {}}} SUCCS {{129 0 0 0-736 {}}} CYCLES {}}
set a(0-736) {AREA_SCORE {} NAME asn(S5_COPY_LOOP:p(5:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-357 LOC {1 0.08 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-736 {}} {129 0 0 0-735 {}} {258 0 0 0-733 {}} {256 0 0 0-731 {}} {256 0 0 0-358 {}}} SUCCS {{774 0 0 0-358 {}} {774 0 0 0-731 {}} {772 0 0 0-736 {}}} CYCLES {}}
set a(0-357) {CHI {0-707 0-358 0-731 0-732 0-733 0-734 0-735 0-736} ITERATIONS 32 RESET_LATENCY 0 CSTEPS 1 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD 3104 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 32 TOTAL_CYCLES_IN 32 TOTAL_CYCLES_UNDER 3072 TOTAL_CYCLES 3104 NAME S5_COPY_LOOP TYPE LOOP DELAY {46575.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-405 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-706 {}} {258 0 0 0-354 {}} {258 0 0 0-352 {}} {258 0 0 0-350 {}}} SUCCS {{774 0 0 0-347 {}} {774 0 0 0-350 {}} {772 0 0 0-706 {}} {131 0 0 0-737 {}} {258 0 0 0-359 {}} {256 0 0 0-783 {}}} CYCLES {}}
set a(0-737) {AREA_SCORE {} NAME S6_OUTER_LOOP:k:asn(S6_OUTER_LOOP:k(5:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-406 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-357 {}} {772 0 0 0-359 {}}} SUCCS {{259 0 0 0-359 {}}} CYCLES {}}
set a(0-738) {AREA_SCORE {} NAME S6_OUTER_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-359 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-407 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-777 {}}} SUCCS {{259 0 0 0-739 {}} {130 0 0 0-360 {}} {256 0 0 0-777 {}}} CYCLES {}}
set a(0-739) {AREA_SCORE {} NAME S6_OUTER_LOOP:k:slc(S6_OUTER_LOOP:k(5:0))(4-0)#3 TYPE READSLICE PAR 0-359 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-408 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-738 {}}} SUCCS {{259 0 0 0-740 {}} {130 0 0 0-360 {}}} CYCLES {}}
set a(0-740) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:p:conc TYPE CONCATENATE PAR 0-359 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-409 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-739 {}}} SUCCS {{259 0 0 0-741 {}} {130 0 0 0-360 {}}} CYCLES {}}
set a(0-741) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:p:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-359 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-410 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-740 {}} {772 0 0 0-360 {}}} SUCCS {{259 0 0 0-360 {}}} CYCLES {}}
set a(0-742) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:p:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-411 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8132128333333334} PREDS {{774 0 0 0-771 {}}} SUCCS {{259 0 0 0-743 {}} {130 0 0 0-770 {}} {256 0 0 0-771 {}}} CYCLES {}}
set a(0-743) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:p:slc(S6_OUTER_LOOP:for:p(5:0))(4-0)#4 TYPE READSLICE PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-412 LOC {0 1.0 1 0.0 1 0.0 1 0.8132128333333334} PREDS {{259 0 0 0-742 {}}} SUCCS {{258 0 0 0-746 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-744) {AREA_SCORE {} NAME S6_OUTER_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-413 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-745 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-745) {AREA_SCORE {} NAME S6_OUTER_LOOP:k:slc(S6_OUTER_LOOP:k(5:0))(4-0)#2 TYPE READSLICE PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-414 LOC {0 1.0 1 0.0 1 0.0 1 0.8132128333333334} PREDS {{259 0 0 0-744 {}}} SUCCS {{259 0 0 0-746 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-746) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:conc#3 TYPE CONCATENATE PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-415 LOC {0 1.0 1 0.8132128333333334 1 0.8132128333333334 1 0.8132128333333334} PREDS {{259 0 0 0-745 {}} {258 0 0 0-743 {}}} SUCCS {{259 0 1.741 0-747 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-747) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,10,64,1024,1024,64,1) QUANTITY 1 NAME S6_OUTER_LOOP:for:read_mem(xx:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-416 LOC {1 1.0 1 0.9666666666666667 1 1.0 2 0.1999999166666666 2 0.1999999166666666} PREDS {{259 0 1.741 0-746 {}}} SUCCS {{258 0 0.750 0-753 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-748) {AREA_SCORE {} NAME S6_OUTER_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-417 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9375} PREDS {} SUCCS {{259 0 0 0-749 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-749) {AREA_SCORE {} NAME S6_OUTER_LOOP:k:slc(S6_OUTER_LOOP:k(5:0))(4-0)#5 TYPE READSLICE PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-418 LOC {0 1.0 2 0.0 2 0.0 2 0.9375} PREDS {{259 0 0 0-748 {}}} SUCCS {{258 0 0 0-752 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-750) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:p:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-419 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9375} PREDS {{774 0 0 0-771 {}}} SUCCS {{259 0 0 0-751 {}} {130 0 0 0-770 {}} {256 0 0 0-771 {}}} CYCLES {}}
set a(0-751) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:p:slc(S6_OUTER_LOOP:for:p(5:0))(4-0)#1 TYPE READSLICE PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-420 LOC {0 1.0 2 0.0 2 0.0 2 0.9375} PREDS {{259 0 0 0-750 {}}} SUCCS {{259 0 0 0-752 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-752) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:conc TYPE CONCATENATE PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-421 LOC {0 1.0 2 0.9375 2 0.9375 2 0.9375} PREDS {{259 0 0 0-751 {}} {258 0 0 0-749 {}}} SUCCS {{259 0 0.750 0-753 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-753) {AREA_SCORE 1920.00 LIBRARY amba MODULE ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0) QUANTITY 1 NAME S6_OUTER_LOOP:for:write_mem(x:rsc.@) TYPE MEMORYWRITE DELAY {0.32 ns} PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-422 LOC {2 1.0 2 1.0 2 1.0 3 0.02666658333333327 3 0.02666658333333327} PREDS {{774 0 0 0-753 {}} {259 0 0.750 0-752 {}} {258 0 0.750 0-747 {}} {774 0 0 0-765 {}}} SUCCS {{774 0 0 0-753 {}} {258 0 0 0-765 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-754) {AREA_SCORE {} NAME S6_OUTER_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-423 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8132128333333334} PREDS {} SUCCS {{259 0 0 0-755 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-755) {AREA_SCORE {} NAME S6_OUTER_LOOP:k:slc(S6_OUTER_LOOP:k(5:0))(4-0) TYPE READSLICE PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-424 LOC {0 1.0 2 0.0 2 0.0 2 0.8132128333333334} PREDS {{259 0 0 0-754 {}}} SUCCS {{258 0 0 0-758 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-756) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:p:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-425 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8132128333333334} PREDS {{774 0 0 0-771 {}}} SUCCS {{259 0 0 0-757 {}} {130 0 0 0-770 {}} {256 0 0 0-771 {}}} CYCLES {}}
set a(0-757) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:p:slc(S6_OUTER_LOOP:for:p(5:0))(4-0)#2 TYPE READSLICE PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-426 LOC {0 1.0 2 0.0 2 0.0 2 0.8132128333333334} PREDS {{259 0 0 0-756 {}}} SUCCS {{259 0 0 0-758 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-758) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:conc#4 TYPE CONCATENATE PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-427 LOC {0 1.0 2 0.8132128333333334 2 0.8132128333333334 2 0.8132128333333334} PREDS {{259 0 0 0-757 {}} {258 0 0 0-755 {}}} SUCCS {{259 0 1.741 0-759 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-759) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,10,64,1024,1024,64,1) QUANTITY 1 NAME S6_OUTER_LOOP:for:read_mem(xx:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-428 LOC {1 1.0 2 0.9666666666666667 2 1.0 3 0.1999999166666666 3 0.1999999166666666} PREDS {{259 0 1.741 0-758 {}}} SUCCS {{258 0 0.750 0-765 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-760) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:p:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-429 LOC {0 1.0 2 0.0 2 0.0 2 0.0 3 0.9375} PREDS {{774 0 0 0-771 {}}} SUCCS {{259 0 0 0-761 {}} {130 0 0 0-770 {}} {256 0 0 0-771 {}}} CYCLES {}}
set a(0-761) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:p:slc(S6_OUTER_LOOP:for:p(5:0))(4-0) TYPE READSLICE PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-430 LOC {0 1.0 2 0.0 2 0.0 3 0.9375} PREDS {{259 0 0 0-760 {}}} SUCCS {{258 0 0 0-764 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-762) {AREA_SCORE {} NAME S6_OUTER_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-431 LOC {0 1.0 3 0.0 3 0.0 3 0.0 3 0.9375} PREDS {} SUCCS {{259 0 0 0-763 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-763) {AREA_SCORE {} NAME S6_OUTER_LOOP:k:slc(S6_OUTER_LOOP:k(5:0))(4-0)#1 TYPE READSLICE PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-432 LOC {0 1.0 3 0.0 3 0.0 3 0.9375} PREDS {{259 0 0 0-762 {}}} SUCCS {{259 0 0 0-764 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-764) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:conc#1 TYPE CONCATENATE PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-433 LOC {0 1.0 3 0.9375 3 0.9375 3 0.9375} PREDS {{259 0 0 0-763 {}} {258 0 0 0-761 {}}} SUCCS {{259 0 0.750 0-765 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-765) {AREA_SCORE 1920.00 LIBRARY amba MODULE ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0) QUANTITY 1 NAME S6_OUTER_LOOP:for:write_mem(x:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.32 ns} PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-434 LOC {3 1.0 3 1.0 3 1.0 4 0.02666658333333327 4 0.02666658333333327} PREDS {{774 0 0 0-765 {}} {259 0 0.750 0-764 {}} {258 0 0.750 0-759 {}} {258 0 0 0-753 {}}} SUCCS {{774 0 0 0-753 {}} {774 0 0 0-765 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-766) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:p:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-435 LOC {0 1.0 1 0.0 1 0.0 1 0.0 4 0.9199999999999999} PREDS {{774 0 0 0-771 {}}} SUCCS {{259 0 0 0-767 {}} {130 0 0 0-770 {}} {256 0 0 0-771 {}}} CYCLES {}}
set a(0-767) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:p:slc(S6_OUTER_LOOP:for:p(5:0))(4-0)#3 TYPE READSLICE PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-436 LOC {0 1.0 1 0.0 1 0.0 4 0.9199999999999999} PREDS {{259 0 0 0-766 {}}} SUCCS {{259 0 0 0-768 {}} {130 0 0 0-770 {}}} CYCLES {}}
set a(0-768) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,6) QUANTITY 1 NAME S6_OUTER_LOOP:for:acc#7 TYPE ACCU DELAY {0.96 ns} PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-437 LOC {1 0.0 1 0.9199999999999999 1 0.9199999999999999 1 0.9999999166666667 4 0.9999999166666667} PREDS {{259 0 0 0-767 {}}} SUCCS {{259 0 0 0-769 {}} {130 0 0 0-770 {}} {258 0 0 0-771 {}}} CYCLES {}}
set a(0-769) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:p:slc(S6_OUTER_LOOP:for:p(5:0))(5) TYPE READSLICE PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-438 LOC {1 0.08 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-768 {}}} SUCCS {{259 0 0 0-770 {}}} CYCLES {}}
set a(0-770) {AREA_SCORE {} NAME S6_OUTER_LOOP:for:break(S6_OUTER_LOOP:for) TYPE TERMINATE PAR 0-360 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-439 LOC {4 0.08916666666666667 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-769 {}} {130 0 0 0-768 {}} {130 0 0 0-767 {}} {130 0 0 0-766 {}} {130 0 0 0-765 {}} {130 0 0 0-764 {}} {130 0 0 0-763 {}} {130 0 0 0-762 {}} {130 0 0 0-761 {}} {130 0 0 0-760 {}} {130 0 0 0-759 {}} {130 0 0 0-758 {}} {130 0 0 0-757 {}} {130 0 0 0-756 {}} {130 0 0 0-755 {}} {130 0 0 0-754 {}} {130 0 0 0-753 {}} {130 0 0 0-752 {}} {130 0 0 0-751 {}} {130 0 0 0-750 {}} {130 0 0 0-749 {}} {130 0 0 0-748 {}} {130 0 0 0-747 {}} {130 0 0 0-746 {}} {130 0 0 0-745 {}} {130 0 0 0-744 {}} {130 0 0 0-743 {}} {130 0 0 0-742 {}}} SUCCS {{129 0 0 0-771 {}}} CYCLES {}}
set a(0-771) {AREA_SCORE {} NAME asn(S6_OUTER_LOOP:for:p(5:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-360 LOC {4 0.0 4 0.0 4 0.0 4 0.0 4 1.0} PREDS {{772 0 0 0-771 {}} {129 0 0 0-770 {}} {258 0 0 0-768 {}} {256 0 0 0-766 {}} {256 0 0 0-760 {}} {256 0 0 0-756 {}} {256 0 0 0-750 {}} {256 0 0 0-742 {}}} SUCCS {{774 0 0 0-742 {}} {774 0 0 0-750 {}} {774 0 0 0-756 {}} {774 0 0 0-760 {}} {774 0 0 0-766 {}} {772 0 0 0-771 {}}} CYCLES {}}
set a(0-360) {CHI {0-742 0-743 0-744 0-745 0-746 0-747 0-748 0-749 0-750 0-751 0-752 0-753 0-754 0-755 0-756 0-757 0-758 0-759 0-760 0-761 0-762 0-763 0-764 0-765 0-766 0-767 0-768 0-769 0-770 0-771} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 4 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD {128 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 4 TOTAL_CYCLES_IN 128 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 128 NAME S6_OUTER_LOOP:for TYPE LOOP DELAY {1935.00 ns} PAR 0-359 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-440 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-741 {}} {130 0 0 0-740 {}} {130 0 0 0-739 {}} {130 0 0 0-738 {}} {774 0 0 0-777 {}}} SUCCS {{772 0 0 0-741 {}} {131 0 0 0-772 {}} {130 0 0 0-773 {}} {130 0 0 0-774 {}} {130 0 0 0-775 {}} {130 0 0 0-776 {}} {256 0 0 0-777 {}}} CYCLES {}}
set a(0-772) {AREA_SCORE {} NAME S6_OUTER_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-359 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-441 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.9199999999999999} PREDS {{131 0 0 0-360 {}} {774 0 0 0-777 {}}} SUCCS {{259 0 0 0-773 {}} {130 0 0 0-776 {}} {256 0 0 0-777 {}}} CYCLES {}}
set a(0-773) {AREA_SCORE {} NAME S6_OUTER_LOOP:k:slc(S6_OUTER_LOOP:k(5:0))(4-0)#4 TYPE READSLICE PAR 0-359 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-442 LOC {0 1.0 0 1.0 0 1.0 1 0.9199999999999999} PREDS {{259 0 0 0-772 {}} {130 0 0 0-360 {}}} SUCCS {{259 0 0 0-774 {}} {130 0 0 0-776 {}}} CYCLES {}}
set a(0-774) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,6) QUANTITY 1 NAME S6_OUTER_LOOP:acc#1 TYPE ACCU DELAY {0.96 ns} PAR 0-359 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-443 LOC {1 0.0 1 0.9199999999999999 1 0.9199999999999999 1 0.9999999166666667 1 0.9999999166666667} PREDS {{259 0 0 0-773 {}} {130 0 0 0-360 {}}} SUCCS {{259 0 0 0-775 {}} {130 0 0 0-776 {}} {258 0 0 0-777 {}}} CYCLES {}}
set a(0-775) {AREA_SCORE {} NAME S6_OUTER_LOOP:k:slc(S6_OUTER_LOOP:k(5:0))(5) TYPE READSLICE PAR 0-359 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-444 LOC {1 0.08 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-774 {}} {130 0 0 0-360 {}}} SUCCS {{259 0 0 0-776 {}}} CYCLES {}}
set a(0-776) {AREA_SCORE {} NAME S6_OUTER_LOOP:break(S6_OUTER_LOOP) TYPE TERMINATE PAR 0-359 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-445 LOC {1 0.08 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-775 {}} {130 0 0 0-774 {}} {130 0 0 0-773 {}} {130 0 0 0-772 {}} {130 0 0 0-360 {}}} SUCCS {{129 0 0 0-777 {}}} CYCLES {}}
set a(0-777) {AREA_SCORE {} NAME asn(S6_OUTER_LOOP:k(5:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-359 LOC {1 0.08 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-777 {}} {129 0 0 0-776 {}} {258 0 0 0-774 {}} {256 0 0 0-772 {}} {256 0 0 0-360 {}} {256 0 0 0-738 {}}} SUCCS {{774 0 0 0-738 {}} {774 0 0 0-360 {}} {774 0 0 0-772 {}} {772 0 0 0-777 {}}} CYCLES {}}
set a(0-359) {CHI {0-738 0-739 0-740 0-741 0-360 0-772 0-773 0-774 0-775 0-776 0-777} ITERATIONS 32 RESET_LATENCY {0 ?} CSTEPS 1 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD {160 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 32 TOTAL_CYCLES_IN 32 TOTAL_CYCLES_UNDER 128 TOTAL_CYCLES 160 NAME S6_OUTER_LOOP TYPE LOOP DELAY {2415.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-446 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-737 {}} {258 0 0 0-357 {}} {258 0 0 0-347 {}} {258 0 0 0-345 {}}} SUCCS {{772 0 0 0-737 {}} {131 0 0 0-778 {}} {130 0 0 0-779 {}} {130 0 0 0-780 {}} {130 0 0 0-781 {}} {130 0 0 0-782 {}} {130 0 0 0-783 {}} {130 0 0 0-784 {}} {130 0 0 0-785 {}} {130 0 0 0-786 {}} {130 0 0 0-787 {}} {130 0 0 0-788 {}} {130 0 0 0-789 {}} {130 0 0 0-790 {}} {130 0 0 0-791 {}} {130 0 0 0-792 {}} {130 0 0 0-793 {}} {130 0 0 0-794 {}} {130 0 0 0-795 {}}} CYCLES {}}
set a(0-778) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-447 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-359 {}} {128 0 0 0-779 {}}} SUCCS {{259 0 0 0-779 {}}} CYCLES {}}
set a(0-779) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME tw:io_sync(tw:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-448 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-779 {}} {259 0 0 0-778 {}} {130 0 0 0-359 {}}} SUCCS {{128 0 0 0-778 {}} {772 0 0 0-779 {}} {259 0 0 0-780 {}}} CYCLES {}}
set a(0-780) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-449 LOC {2 0.0625 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-779 {}} {130 0 0 0-359 {}} {256 0 0 0-352 {}}} SUCCS {} CYCLES {}}
set a(0-781) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-450 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-359 {}} {128 0 0 0-782 {}}} SUCCS {{259 0 0 0-782 {}}} CYCLES {}}
set a(0-782) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME revArr:io_sync(revArr:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-451 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-782 {}} {259 0 0 0-781 {}} {130 0 0 0-359 {}}} SUCCS {{128 0 0 0-781 {}} {772 0 0 0-782 {}} {259 0 0 0-783 {}}} CYCLES {}}
set a(0-783) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-452 LOC {2 0.0625 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-782 {}} {130 0 0 0-359 {}} {256 0 0 0-357 {}} {256 0 0 0-350 {}}} SUCCS {} CYCLES {}}
set a(0-784) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-453 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-359 {}} {128 0 0 0-785 {}}} SUCCS {{259 0 0 0-785 {}}} CYCLES {}}
set a(0-785) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-454 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-785 {}} {259 0 0 0-784 {}} {130 0 0 0-359 {}}} SUCCS {{128 0 0 0-784 {}} {772 0 0 0-785 {}} {259 0 0 0-786 {}}} CYCLES {}}
set a(0-786) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-455 LOC {2 0.0625 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-785 {}} {130 0 0 0-359 {}} {256 0 0 0-354 {}} {256 0 0 0-347 {}}} SUCCS {} CYCLES {}}
set a(0-787) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-456 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-359 {}} {128 0 0 0-788 {}}} SUCCS {{259 0 0 0-788 {}}} CYCLES {}}
set a(0-788) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME g:io_sync(g:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-457 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-788 {}} {259 0 0 0-787 {}} {130 0 0 0-359 {}} {256 0 0 0-362 {}}} SUCCS {{774 0 0 0-362 {}} {128 0 0 0-787 {}} {772 0 0 0-788 {}} {259 0 0 0-789 {}}} CYCLES {}}
set a(0-789) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-458 LOC {2 0.0625 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-788 {}} {130 0 0 0-359 {}}} SUCCS {} CYCLES {}}
set a(0-790) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-459 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-359 {}} {128 0 0 0-791 {}}} SUCCS {{259 0 0 0-791 {}}} CYCLES {}}
set a(0-791) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME m:io_sync(m:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-460 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-791 {}} {259 0 0 0-790 {}} {130 0 0 0-359 {}} {256 0 0 0-361 {}}} SUCCS {{774 0 0 0-361 {}} {128 0 0 0-790 {}} {772 0 0 0-791 {}} {259 0 0 0-792 {}}} CYCLES {}}
set a(0-792) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-461 LOC {2 0.0625 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-791 {}} {130 0 0 0-359 {}}} SUCCS {} CYCLES {}}
set a(0-793) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-462 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-359 {}} {128 0 0 0-794 {}}} SUCCS {{259 0 0 0-794 {}}} CYCLES {}}
set a(0-794) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME x:io_sync(x:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-463 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-794 {}} {259 0 0 0-793 {}} {130 0 0 0-359 {}}} SUCCS {{128 0 0 0-793 {}} {772 0 0 0-794 {}} {259 0 0 0-795 {}}} CYCLES {}}
set a(0-795) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-344 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-464 LOC {2 0.0625 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-794 {}} {130 0 0 0-359 {}} {256 0 0 0-345 {}}} SUCCS {} CYCLES {}}
set a(0-344) {CHI {0-361 0-362 0-363 0-345 0-404 0-347 0-508 0-350 0-539 0-352 0-602 0-354 0-706 0-357 0-737 0-359 0-778 0-779 0-780 0-781 0-782 0-783 0-784 0-785 0-786 0-787 0-788 0-789 0-790 0-791 0-792 0-793 0-794 0-795} ITERATIONS Infinite LATENCY {279539 ?} RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD {279542 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 279540 TOTAL_CYCLES 279542 NAME main TYPE LOOP DELAY {4193145.00 ns} PAR 0-343 XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-465 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-344 {}}} SUCCS {{774 0 0 0-344 {}}} CYCLES {}}
set a(0-343) {CHI 0-344 ITERATIONS Infinite LATENCY {279539 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {15.00 ns} FULL_PERIOD {15.00 ns} THROUGHPUT_PERIOD {279542 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 279542 TOTAL_CYCLES 279542 NAME core:rlp TYPE LOOP DELAY {4193145.00 ns} PAR {} XREFS 90f861f5-b5e0-4d3e-bc12-0475673bf49d-466 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-343-TOTALCYCLES) {279542}
set a(0-343-QMOD) {ccs_in(2,64) 0-361 ccs_in(3,64) 0-362 ccs_axi4_slave_mem(1,0,1024,64,64,10,0,0,12,64,1,1,1,0,0) {0-373 0-385 0-753 0-765} BLOCK_1R1W_RBW_rwport_en(7,10,64,1024,1024,64,1) {0-379 0-391 0-452 0-459 0-470 0-488 0-519 0-724 0-747 0-759} mgc_add(5,0,2,1,6) {0-394 0-400 0-491 0-529 0-535 0-592 0-598 0-689 0-727 0-733 0-768 0-774} mgc_add(2,0,1,1,2) {0-408 0-606} mgc_add(3,0,1,1,3) {0-410 0-608} mgc_shift_l(1,0,3,5) {0-411 0-609} mgc_shift_r(6,0,3,5) {0-413 0-611} mgc_shift_r(4,0,3,4) {0-421 0-619} mgc_shift_l(4,0,3,9) {0-426 0-624} mgc_add(10,0,4,0,10) {0-431 0-629} mgc_mul(64,0,64,0,64) {0-432 0-479 0-550 0-558 0-569 0-630 0-677} mgc_add(9,0,8,0,9) {0-434 0-632} mgc_add(10,0,5,0,10) {0-437 0-635} mgc_mul(5,0,5,0,5) {0-439 0-637} ccs_axi4_slave_mem(4,0,32,64,64,5,0,0,12,64,1,1,1,0,0) {0-440 0-638} mgc_add(5,0,5,0,5) {0-448 0-456 0-523 0-646 0-654 0-721} mgc_add(64,0,64,0,64) {0-460 0-464 0-472 0-476 0-483 0-562 0-573 0-658 0-662 0-670 0-674 0-681} mgc_rem(65,65,1) {0-461 0-473 0-480 0-559 0-570 0-659 0-671 0-678} mgc_mux(64,1,2) {0-466 0-478 0-485 0-575 0-583 0-664 0-676 0-683} mgc_add(4,0,2,1,5) {0-497 0-695} mgc_add(3,0,2,1,3) {0-502 0-700} ccs_axi4_slave_mem(5,0,32,32,32,5,0,0,12,32,1,1,1,0,0) {0-512 0-710} BLOCK_1R1W_RBW_rwport_en(8,10,64,1024,1024,64,1) {0-526 0-557 0-568 0-581 0-589 0-650 0-657 0-668 0-686 0-717} ccs_axi4_slave_mem(6,0,1024,64,64,10,0,0,12,64,1,1,1,0,0) 0-551 mgc_io_sync(0) {0-779 0-782 0-785 0-788 0-791 0-794}}
set a(0-343-PROC_NAME) {core}
set a(0-343-HIER_NAME) {/six_step/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-343}

