{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494318127516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494318127516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 16:22:07 2017 " "Processing started: Tue May 09 16:22:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494318127516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494318127516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494318127516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1494318127751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_06_signal/signal_low.v 1 1 " "Found 1 design units, including 1 entities, in source file _06_signal/signal_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_low " "Found entity 1: signal_low" {  } { { "_06_signal/signal_low.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/signal_low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318136417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318136417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_06_signal/signal.v 1 1 " "Found 1 design units, including 1 entities, in source file _06_signal/signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal " "Found entity 1: signal" {  } { { "_06_signal/signal.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/signal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318136417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318136417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_06_signal/pll_100mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file _06_signal/pll_100mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100mhz " "Found entity 1: pll_100mhz" {  } { { "_06_signal/pll_100mhz.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/pll_100mhz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318136417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318136417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_06_signal/counter_low.v 1 1 " "Found 1 design units, including 1 entities, in source file _06_signal/counter_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_low " "Found entity 1: counter_low" {  } { { "_06_signal/counter_low.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter_low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_06_signal/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file _06_signal/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "count_2s.v(5) " "Verilog HDL information at count_2s.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "_06_signal/count_2s.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/count_2s.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494318136433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_06_signal/count_2s.v 1 1 " "Found 1 design units, including 1 entities, in source file _06_signal/count_2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_2s " "Found entity 1: count_2s" {  } { { "_06_signal/count_2s.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/count_2s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_01_interface/interface_bsp.v 1 1 " "Found 1 design units, including 1 entities, in source file _01_interface/interface_bsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Interface_bsp " "Found entity 1: Interface_bsp" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Clock.v(36) " "Verilog HDL information at Drive_Clock.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494318136433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Clock " "Found entity 1: Drive_Clock" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "App_Led.v(29) " "Verilog HDL information at App_Led.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "_03_App/App_Led.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_03_App/App_Led.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494318136433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_03_app/app_led.v 1 1 " "Found 1 design units, including 1 entities, in source file _03_app/app_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 App_Led " "Found entity 1: App_Led" {  } { { "_03_App/App_Led.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_03_App/App_Led.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/drive_usart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/drive_usart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Usart_Top " "Found entity 1: Drive_Usart_Top" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Top.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Usart_Handle.v(42) " "Verilog HDL information at Drive_Usart_Handle.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494318136433 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Usart_Handle.v(212) " "Verilog HDL information at Drive_Usart_Handle.v(212): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 212 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494318136433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/drive_usart_handle.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/drive_usart_handle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Usart_Handle " "Found entity 1: Drive_Usart_Handle" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Drive_Usart_Bsp.v(79) " "Verilog HDL information at Drive_Usart_Bsp.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1494318136433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_uart/drive_usart_bsp.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_uart/drive_usart_bsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_Usart_Bsp " "Found entity 1: Drive_Usart_Bsp" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318136433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_ADC " "Found entity 1: Drive_ADC" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318136448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318136448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/drive_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/drive_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 Drive_DAC " "Found entity 1: Drive_DAC" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318136448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318136448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_05_ip_core/pll_400mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file _05_ip_core/pll_400mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_400mhz " "Found entity 1: pll_400mhz" {  } { { "_05_IP_Core/pll_400mhz.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_05_IP_Core/pll_400mhz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318136448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318136448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_05_ip_core/pll_200mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file _05_ip_core/pll_200mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_200mhz " "Found entity 1: pll_200mhz" {  } { { "_05_IP_Core/pll_200mhz.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_05_IP_Core/pll_200mhz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318136448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318136448 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "signal_low.v(12) " "Verilog HDL Instantiation warning at signal_low.v(12): instance has no name" {  } { { "_06_signal/signal_low.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/signal_low.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1494318136448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interface_bsp " "Elaborating entity \"Interface_bsp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494318136480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_low signal_low:signal_low " "Elaborating entity \"signal_low\" for hierarchy \"signal_low:signal_low\"" {  } { { "_01_Interface/Interface_bsp.v" "signal_low" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_100mhz signal_low:signal_low\|pll_100mhz:comb_3 " "Elaborating entity \"pll_100mhz\" for hierarchy \"signal_low:signal_low\|pll_100mhz:comb_3\"" {  } { { "_06_signal/signal_low.v" "comb_3" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/signal_low.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\"" {  } { { "_06_signal/pll_100mhz.v" "altpll_component" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/pll_100mhz.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component " "Elaborated megafunction instantiation \"signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\"" {  } { { "_06_signal/pll_100mhz.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/pll_100mhz.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component " "Instantiated megafunction \"signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_100mhz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_100mhz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136527 ""}  } { { "_06_signal/pll_100mhz.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/pll_100mhz.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494318136527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_100mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_100mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100mhz_altpll " "Found entity 1: pll_100mhz_altpll" {  } { { "db/pll_100mhz_altpll.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/pll_100mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318136573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318136573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_100mhz_altpll signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated " "Elaborating entity \"pll_100mhz_altpll\" for hierarchy \"signal_low:signal_low\|pll_100mhz:comb_3\|altpll:altpll_component\|pll_100mhz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "g:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_low signal_low:signal_low\|counter_low:U2 " "Elaborating entity \"counter_low\" for hierarchy \"signal_low:signal_low\|counter_low:U2\"" {  } { { "_06_signal/signal_low.v" "U2" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/signal_low.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal signal:signal " "Elaborating entity \"signal\" for hierarchy \"signal:signal\"" {  } { { "_01_Interface/Interface_bsp.v" "signal" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_2s signal:signal\|count_2s:U1 " "Elaborating entity \"count_2s\" for hierarchy \"signal:signal\|count_2s:U1\"" {  } { { "_06_signal/signal.v" "U1" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/signal.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 count_2s.v(14) " "Verilog HDL assignment warning at count_2s.v(14): truncated value with size 32 to match size of target (26)" {  } { { "_06_signal/count_2s.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/count_2s.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136573 "|Interface_bsp|signal:signal|count_2s:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter signal:signal\|counter:U2 " "Elaborating entity \"counter\" for hierarchy \"signal:signal\|counter:U2\"" {  } { { "_06_signal/signal.v" "U2" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/signal.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136573 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "updata counter.v(5) " "Output port \"updata\" at counter.v(5) has no driver" {  } { { "_06_signal/counter.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_06_signal/counter.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1494318136573 "|Interface_bsp|signal:signal|counter:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Clock Drive_Clock:Drive_Clock0 " "Elaborating entity \"Drive_Clock\" for hierarchy \"Drive_Clock:Drive_Clock0\"" {  } { { "_01_Interface/Interface_bsp.v" "Drive_Clock0" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "App_Led App_Led:App_Led0 " "Elaborating entity \"App_Led\" for hierarchy \"App_Led:App_Led0\"" {  } { { "_01_Interface/Interface_bsp.v" "App_Led0" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 App_Led.v(39) " "Verilog HDL assignment warning at App_Led.v(39): truncated value with size 32 to match size of target (16)" {  } { { "_03_App/App_Led.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_03_App/App_Led.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136573 "|Interface_bsp|App_Led:App_Led0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Usart_Top Drive_Usart_Top:Drive_Usart_Top " "Elaborating entity \"Drive_Usart_Top\" for hierarchy \"Drive_Usart_Top:Drive_Usart_Top\"" {  } { { "_01_Interface/Interface_bsp.v" "Drive_Usart_Top" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Usart_Handle Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle " "Elaborating entity \"Drive_Usart_Handle\" for hierarchy \"Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\"" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Top.v" "Drive_Usart_Handle" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(48) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(48): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(51) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(51): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "send_state Drive_Usart_Handle.v(88) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(88): variable \"send_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq Drive_Usart_Handle.v(143) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(143): variable \"in_test_freq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(143) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(143): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq Drive_Usart_Handle.v(144) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(144): variable \"in_test_freq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(144) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(144): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq Drive_Usart_Handle.v(145) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(145): variable \"in_test_freq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(145) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(145): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq Drive_Usart_Handle.v(146) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(146): variable \"in_test_freq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(146) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(146): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_Vpp Drive_Usart_Handle.v(158) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(158): variable \"in_test_Vpp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(158) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(158): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_Vpp Drive_Usart_Handle.v(159) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(159): variable \"in_test_Vpp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(159) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(159): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_Vpp Drive_Usart_Handle.v(160) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(160): variable \"in_test_Vpp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(160) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(160): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_Vpp Drive_Usart_Handle.v(161) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(161): variable \"in_test_Vpp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(161) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(161): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq_low Drive_Usart_Handle.v(174) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(174): variable \"in_test_freq_low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(174) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(174): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq_low Drive_Usart_Handle.v(175) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(175): variable \"in_test_freq_low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(175) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(175): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq_low Drive_Usart_Handle.v(176) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(176): variable \"in_test_freq_low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(176) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(176): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_test_freq_low Drive_Usart_Handle.v(177) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(177): variable \"in_test_freq_low\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(177) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(177): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Drive_Usart_Handle.v(90) " "Verilog HDL Case Statement warning at Drive_Usart_Handle.v(90): incomplete case statement has no default case item" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 90 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_start_flag Drive_Usart_Handle.v(86) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(86): inferring latch(es) for variable \"send_start_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_set_phase Drive_Usart_Handle.v(86) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(86): inferring latch(es) for variable \"out_set_phase\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_set_vpp Drive_Usart_Handle.v(86) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(86): inferring latch(es) for variable \"out_set_vpp\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_set_freq Drive_Usart_Handle.v(86) " "Verilog HDL Always Construct warning at Drive_Usart_Handle.v(86): inferring latch(es) for variable \"out_set_freq\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(225) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(225): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(230) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(230): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(235) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(235): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(240) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(240): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(245) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(245): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(250) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(250): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(255) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(255): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Drive_Usart_Handle.v(260) " "Verilog HDL assignment warning at Drive_Usart_Handle.v(260): truncated value with size 32 to match size of target (8)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Drive_Usart_Handle.v(218) " "Verilog HDL Case Statement warning at Drive_Usart_Handle.v(218): can't check case statement for completeness because the case expression has too many possible states" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 218 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_set_shifty Drive_Usart_Handle.v(31) " "Output port \"out_set_shifty\" at Drive_Usart_Handle.v(31) has no driver" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[8\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[8\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[9\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[9\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[10\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[10\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[11\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[11\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[12\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[12\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[13\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[13\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[14\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[14\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[15\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[15\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[16\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[16\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[17\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[17\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[18\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[18\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[19\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[19\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[20\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[20\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[21\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[21\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[22\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[22\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[23\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[23\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[24\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[24\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[25\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[25\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[26\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[26\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[27\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[27\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[28\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[28\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[29\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[29\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[30\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[30\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_freq\[31\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_freq\[31\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[8\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[8\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[9\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[9\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[10\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[10\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[11\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[11\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[12\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[12\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[13\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[13\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[14\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[14\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_vpp\[15\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_vpp\[15\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[8\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[8\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[9\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[9\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[10\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[10\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[11\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[11\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[12\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[12\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[13\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[13\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[14\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[14\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_set_phase\[15\] Drive_Usart_Handle.v(86) " "Inferred latch for \"out_set_phase\[15\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[8\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[8\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[8\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[8\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[8\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[8\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[8\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[8\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[8\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[7\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[7\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[7\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[7\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[7\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[7\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[7\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[7\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[7\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[6\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[6\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[6\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[6\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[6\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[6\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[6\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[6\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[6\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[5\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[5\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[5\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[5\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[5\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[5\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[5\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[5\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[5\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[4\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[4\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[4\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[4\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[4\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[4\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[4\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[4\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[4\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[3\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[3\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[3\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[3\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[3\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[3\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[3\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[3\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[3\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[2\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[2\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[2\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[2\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[2\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[2\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[2\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[2\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[2\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[1\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[1\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[1\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[1\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[1\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[1\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[1\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[1\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[1\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[0\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[0\]\[0\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[1\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[0\]\[1\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[2\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[0\]\[2\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[3\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[0\]\[3\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[4\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[0\]\[4\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[5\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[0\]\[5\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[6\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[0\]\[6\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_buff\[0\]\[7\] Drive_Usart_Handle.v(86) " "Inferred latch for \"send_buff\[0\]\[7\]\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_start_flag Drive_Usart_Handle.v(86) " "Inferred latch for \"send_start_flag\" at Drive_Usart_Handle.v(86)" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Handle:Drive_Usart_Handle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_Usart_Bsp Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp " "Elaborating entity \"Drive_Usart_Bsp\" for hierarchy \"Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Bsp:Drive_Usart_Bsp\"" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Top.v" "Drive_Usart_Bsp" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136589 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Drive_Usart_Bsp.v(53) " "Verilog HDL Case Statement warning at Drive_Usart_Bsp.v(53): can't check case statement for completeness because the case expression has too many possible states" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 53 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Bsp:Drive_Usart_Bsp"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Drive_Usart_Bsp.v(89) " "Verilog HDL Case Statement warning at Drive_Usart_Bsp.v(89): can't check case statement for completeness because the case expression has too many possible states" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Bsp.v" 89 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_Usart_Top:Drive_Usart_Top|Drive_Usart_Bsp:Drive_Usart_Bsp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_ADC Drive_ADC:Drive_ADC " "Elaborating entity \"Drive_ADC\" for hierarchy \"Drive_ADC:Drive_ADC\"" {  } { { "_01_Interface/Interface_bsp.v" "Drive_ADC" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136589 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(34) " "Verilog HDL Always Construct warning at Drive_ADC.v(34): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(35) " "Verilog HDL Always Construct warning at Drive_ADC.v(35): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(36) " "Verilog HDL Always Construct warning at Drive_ADC.v(36): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(37) " "Verilog HDL Always Construct warning at Drive_ADC.v(37): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(38) " "Verilog HDL Always Construct warning at Drive_ADC.v(38): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(39) " "Verilog HDL Always Construct warning at Drive_ADC.v(39): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(40) " "Verilog HDL Always Construct warning at Drive_ADC.v(40): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(41) " "Verilog HDL Always Construct warning at Drive_ADC.v(41): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(42) " "Verilog HDL Always Construct warning at Drive_ADC.v(42): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_ADC.v(43) " "Verilog HDL Always Construct warning at Drive_ADC.v(43): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_ADC_data Drive_ADC.v(26) " "Verilog HDL Always Construct warning at Drive_ADC.v(26): inferring latch(es) for variable \"out_ADC_data\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[0\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[0\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[1\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[1\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[2\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[2\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[3\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[3\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[4\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[4\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[5\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[5\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[6\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[6\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[7\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[7\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[8\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[8\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ADC_data\[9\] Drive_ADC.v(26) " "Inferred latch for \"out_ADC_data\[9\]\" at Drive_ADC.v(26)" {  } { { "_02_Drive/Drive_ADC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_ADC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136589 "|Interface_bsp|Drive_ADC:Drive_ADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Drive_DAC Drive_DAC:Drive_DAC " "Elaborating entity \"Drive_DAC\" for hierarchy \"Drive_DAC:Drive_DAC\"" {  } { { "_01_Interface/Interface_bsp.v" "Drive_DAC" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318136605 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(33) " "Verilog HDL Always Construct warning at Drive_DAC.v(33): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(34) " "Verilog HDL Always Construct warning at Drive_DAC.v(34): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(35) " "Verilog HDL Always Construct warning at Drive_DAC.v(35): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(36) " "Verilog HDL Always Construct warning at Drive_DAC.v(36): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(37) " "Verilog HDL Always Construct warning at Drive_DAC.v(37): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(38) " "Verilog HDL Always Construct warning at Drive_DAC.v(38): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(39) " "Verilog HDL Always Construct warning at Drive_DAC.v(39): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(40) " "Verilog HDL Always Construct warning at Drive_DAC.v(40): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(41) " "Verilog HDL Always Construct warning at Drive_DAC.v(41): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_ADC_data Drive_DAC.v(42) " "Verilog HDL Always Construct warning at Drive_DAC.v(42): variable \"in_ADC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_DAC_data Drive_DAC.v(25) " "Verilog HDL Always Construct warning at Drive_DAC.v(25): inferring latch(es) for variable \"out_DAC_data\", which holds its previous value in one or more paths through the always construct" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[0\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[0\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[1\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[1\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[2\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[2\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[3\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[3\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[4\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[4\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[5\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[5\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[6\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[6\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[7\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[7\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[8\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[8\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_DAC_data\[9\] Drive_DAC.v(25) " "Inferred latch for \"out_DAC_data\[9\]\" at Drive_DAC.v(25)" {  } { { "_02_Drive/Drive_DAC.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_DAC.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494318136605 "|Interface_bsp|Drive_DAC:Drive_DAC"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[31\] " "Net \"w_ADC_data\[31\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[31\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[30\] " "Net \"w_ADC_data\[30\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[30\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[29\] " "Net \"w_ADC_data\[29\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[29\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[28\] " "Net \"w_ADC_data\[28\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[28\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[27\] " "Net \"w_ADC_data\[27\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[27\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[26\] " "Net \"w_ADC_data\[26\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[26\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[25\] " "Net \"w_ADC_data\[25\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[25\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[24\] " "Net \"w_ADC_data\[24\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[24\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[23\] " "Net \"w_ADC_data\[23\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[23\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[22\] " "Net \"w_ADC_data\[22\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[22\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[21\] " "Net \"w_ADC_data\[21\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[21\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[20\] " "Net \"w_ADC_data\[20\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[20\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[19\] " "Net \"w_ADC_data\[19\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[19\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[18\] " "Net \"w_ADC_data\[18\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[18\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[17\] " "Net \"w_ADC_data\[17\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[17\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[16\] " "Net \"w_ADC_data\[16\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[16\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[15\] " "Net \"w_ADC_data\[15\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[15\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[14\] " "Net \"w_ADC_data\[14\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[14\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[13\] " "Net \"w_ADC_data\[13\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[13\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[12\] " "Net \"w_ADC_data\[12\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[12\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[11\] " "Net \"w_ADC_data\[11\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[11\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[10\] " "Net \"w_ADC_data\[10\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[10\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[31\] " "Net \"w_ADC_data\[31\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[31\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[30\] " "Net \"w_ADC_data\[30\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[30\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[29\] " "Net \"w_ADC_data\[29\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[29\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[28\] " "Net \"w_ADC_data\[28\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[28\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[27\] " "Net \"w_ADC_data\[27\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[27\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[26\] " "Net \"w_ADC_data\[26\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[26\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[25\] " "Net \"w_ADC_data\[25\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[25\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[24\] " "Net \"w_ADC_data\[24\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[24\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[23\] " "Net \"w_ADC_data\[23\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[23\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[22\] " "Net \"w_ADC_data\[22\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[22\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[21\] " "Net \"w_ADC_data\[21\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[21\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[20\] " "Net \"w_ADC_data\[20\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[20\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[19\] " "Net \"w_ADC_data\[19\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[19\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[18\] " "Net \"w_ADC_data\[18\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[18\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[17\] " "Net \"w_ADC_data\[17\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[17\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[16\] " "Net \"w_ADC_data\[16\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[16\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[15\] " "Net \"w_ADC_data\[15\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[15\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[14\] " "Net \"w_ADC_data\[14\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[14\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[13\] " "Net \"w_ADC_data\[13\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[13\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[12\] " "Net \"w_ADC_data\[12\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[12\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[11\] " "Net \"w_ADC_data\[11\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[11\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[10\] " "Net \"w_ADC_data\[10\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[10\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[31\] " "Net \"w_ADC_data\[31\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[31\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[30\] " "Net \"w_ADC_data\[30\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[30\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[29\] " "Net \"w_ADC_data\[29\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[29\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[28\] " "Net \"w_ADC_data\[28\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[28\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[27\] " "Net \"w_ADC_data\[27\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[27\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[26\] " "Net \"w_ADC_data\[26\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[26\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[25\] " "Net \"w_ADC_data\[25\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[25\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[24\] " "Net \"w_ADC_data\[24\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[24\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[23\] " "Net \"w_ADC_data\[23\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[23\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[22\] " "Net \"w_ADC_data\[22\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[22\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[21\] " "Net \"w_ADC_data\[21\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[21\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[20\] " "Net \"w_ADC_data\[20\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[20\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[19\] " "Net \"w_ADC_data\[19\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[19\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[18\] " "Net \"w_ADC_data\[18\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[18\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[17\] " "Net \"w_ADC_data\[17\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[17\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[16\] " "Net \"w_ADC_data\[16\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[16\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[15\] " "Net \"w_ADC_data\[15\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[15\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[14\] " "Net \"w_ADC_data\[14\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[14\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[13\] " "Net \"w_ADC_data\[13\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[13\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[12\] " "Net \"w_ADC_data\[12\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[12\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[11\] " "Net \"w_ADC_data\[11\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[11\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[10\] " "Net \"w_ADC_data\[10\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[10\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[31\] " "Net \"w_ADC_data\[31\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[31\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[30\] " "Net \"w_ADC_data\[30\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[30\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[29\] " "Net \"w_ADC_data\[29\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[29\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[28\] " "Net \"w_ADC_data\[28\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[28\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[27\] " "Net \"w_ADC_data\[27\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[27\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[26\] " "Net \"w_ADC_data\[26\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[26\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[25\] " "Net \"w_ADC_data\[25\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[25\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[24\] " "Net \"w_ADC_data\[24\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[24\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[23\] " "Net \"w_ADC_data\[23\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[23\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[22\] " "Net \"w_ADC_data\[22\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[22\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[21\] " "Net \"w_ADC_data\[21\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[21\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[20\] " "Net \"w_ADC_data\[20\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[20\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[19\] " "Net \"w_ADC_data\[19\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[19\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[18\] " "Net \"w_ADC_data\[18\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[18\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[17\] " "Net \"w_ADC_data\[17\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[17\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[16\] " "Net \"w_ADC_data\[16\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[16\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[15\] " "Net \"w_ADC_data\[15\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[15\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[14\] " "Net \"w_ADC_data\[14\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[14\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[13\] " "Net \"w_ADC_data\[13\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[13\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[12\] " "Net \"w_ADC_data\[12\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[12\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[11\] " "Net \"w_ADC_data\[11\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[11\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[10\] " "Net \"w_ADC_data\[10\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[10\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136652 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[31\] " "Net \"w_ADC_data\[31\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[31\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[30\] " "Net \"w_ADC_data\[30\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[30\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[29\] " "Net \"w_ADC_data\[29\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[29\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[28\] " "Net \"w_ADC_data\[28\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[28\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[27\] " "Net \"w_ADC_data\[27\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[27\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[26\] " "Net \"w_ADC_data\[26\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[26\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[25\] " "Net \"w_ADC_data\[25\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[25\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[24\] " "Net \"w_ADC_data\[24\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[24\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[23\] " "Net \"w_ADC_data\[23\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[23\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[22\] " "Net \"w_ADC_data\[22\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[22\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[21\] " "Net \"w_ADC_data\[21\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[21\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[20\] " "Net \"w_ADC_data\[20\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[20\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[19\] " "Net \"w_ADC_data\[19\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[19\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[18\] " "Net \"w_ADC_data\[18\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[18\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[17\] " "Net \"w_ADC_data\[17\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[17\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[16\] " "Net \"w_ADC_data\[16\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[16\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[15\] " "Net \"w_ADC_data\[15\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[15\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[14\] " "Net \"w_ADC_data\[14\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[14\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[13\] " "Net \"w_ADC_data\[13\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[13\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[12\] " "Net \"w_ADC_data\[12\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[12\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[11\] " "Net \"w_ADC_data\[11\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[11\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_ADC_data\[10\] " "Net \"w_ADC_data\[10\]\" is missing source, defaulting to GND" {  } { { "_01_Interface/Interface_bsp.v" "w_ADC_data\[10\]" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 102 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1494318136667 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Drive_Clock:Drive_Clock0\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Drive_Clock:Drive_Clock0\|Mod2\"" {  } { { "_02_Drive/Drive_Clock.v" "Mod2" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318137558 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "App_Led:App_Led0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"App_Led:App_Led0\|Mod0\"" {  } { { "_03_App/App_Led.v" "Mod0" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_03_App/App_Led.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318137558 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Drive_Clock:Drive_Clock0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Drive_Clock:Drive_Clock0\|Mod1\"" {  } { { "_02_Drive/Drive_Clock.v" "Mod1" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318137558 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Drive_Clock:Drive_Clock0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Drive_Clock:Drive_Clock0\|Mod0\"" {  } { { "_02_Drive/Drive_Clock.v" "Mod0" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318137558 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1494318137558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\"" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318137589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod2 " "Instantiated megafunction \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318137589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318137589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318137589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318137589 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494318137589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/lpm_divide_lcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318137621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318137621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318137621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318137621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_9af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_9af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_9af " "Found entity 1: alt_u_div_9af" {  } { { "db/alt_u_div_9af.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_9af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318137683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318137683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318137730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318137730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318137761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318137761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "App_Led:App_Led0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"App_Led:App_Led0\|lpm_divide:Mod0\"" {  } { { "_03_App/App_Led.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_03_App/App_Led.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318137777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "App_Led:App_Led0\|lpm_divide:Mod0 " "Instantiated megafunction \"App_Led:App_Led0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318137777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318137777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318137777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318137777 ""}  } { { "_03_App/App_Led.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_03_App/App_Led.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494318137777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/lpm_divide_bbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318137808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318137808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/sign_div_unsign_0mh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318137808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318137808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k7f " "Found entity 1: alt_u_div_k7f" {  } { { "db/alt_u_div_k7f.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_k7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318137839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318137839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod1\"" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318137839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod1 " "Instantiated megafunction \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318137839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318137839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318137839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318137839 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494318137839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/lpm_divide_6bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318137886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318137886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318137886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318137886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_77f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_77f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_77f " "Found entity 1: alt_u_div_77f" {  } { { "db/alt_u_div_77f.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_77f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318137917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318137917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\"" {  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318137933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0 " "Instantiated megafunction \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318137933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 29 " "Parameter \"LPM_WIDTHD\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318137933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318137933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494318137933 ""}  } { { "_02_Drive/Drive_Clock.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Clock.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494318137933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qcm " "Found entity 1: lpm_divide_qcm" {  } { { "db/lpm_divide_qcm.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/lpm_divide_qcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318137980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318137980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/sign_div_unsign_fnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318137980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318137980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_iaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_iaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_iaf " "Found entity 1: alt_u_div_iaf" {  } { { "db/alt_u_div_iaf.tdf" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494318138058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494318138058 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1494318138652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_start_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff_flag " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff_flag" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 85 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[7\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[7\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[7\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[6\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[6\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[6\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[5\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[5\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[5\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[4\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[3\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[3\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[3\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[2\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[1\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138714 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[1\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138730 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138730 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138730 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138730 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[3\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[3\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138730 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[0\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138730 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138730 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[2\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138730 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[0\] " "Latch Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|send_buff\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\] " "Ports D and ENA on the latch are fed by the same signal Drive_Usart_Top:Drive_Usart_Top\|Drive_Usart_Handle:Drive_Usart_Handle\|receive_buff\[1\]\[4\]" {  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1494318138730 ""}  } { { "_02_Drive/Drive_Uart/Drive_Usart_Handle.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_02_Drive/Drive_Uart/Drive_Usart_Handle.v" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1494318138730 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_led_bus\[4\] GND " "Pin \"out_led_bus\[4\]\" is stuck at GND" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494318141187 "|Interface_bsp|out_led_bus[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_ADC_OE GND " "Pin \"out_ADC_OE\" is stuck at GND" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494318141187 "|Interface_bsp|out_ADC_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_ADC_PD GND " "Pin \"out_ADC_PD\" is stuck at GND" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494318141187 "|Interface_bsp|out_ADC_PD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494318141187 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1494318141312 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1494318142547 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_16_result_int\[0\]~0 " "Logic cell \"App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_16_result_int\[0\]~0\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_16_result_int\[0\]~0" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_k7f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318142563 ""} { "Info" "ISCL_SCL_CELL_NAME" "App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_15_result_int\[1\]~18 " "Logic cell \"App_Led:App_Led0\|lpm_divide:Mod0\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_15_result_int\[1\]~18\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_15_result_int\[1\]~18" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_k7f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318142563 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\|lpm_divide_lcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_9af:divider\|add_sub_17_result_int\[1\]~28 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod2\|lpm_divide_lcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_9af:divider\|add_sub_17_result_int\[1\]~28\"" {  } { { "db/alt_u_div_9af.tdf" "add_sub_17_result_int\[1\]~28" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_9af.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318142563 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[7\]~46 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[7\]~46\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[7\]~46" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318142563 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[6\]~48 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[6\]~48\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[6\]~48" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318142563 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[5\]~50 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[5\]~50\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[5\]~50" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318142563 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[4\]~52 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[4\]~52\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[4\]~52" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318142563 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[3\]~54 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[3\]~54\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[3\]~54" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318142563 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[2\]~56 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[2\]~56\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[2\]~56" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318142563 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[1\]~58 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_30_result_int\[1\]~58\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_30_result_int\[1\]~58" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318142563 ""} { "Info" "ISCL_SCL_CELL_NAME" "Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_31_result_int\[0\]~60 " "Logic cell \"Drive_Clock:Drive_Clock0\|lpm_divide:Mod0\|lpm_divide_qcm:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_iaf:divider\|add_sub_31_result_int\[0\]~60\"" {  } { { "db/alt_u_div_iaf.tdf" "add_sub_31_result_int\[0\]~60" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/db/alt_u_div_iaf.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318142563 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1494318142563 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/output_files/Project.map.smsg " "Generated suppressed messages file C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1494318142719 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494318142906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318142906 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[1\] " "No output dependent on input pin \"in_key_bus\[1\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318143047 "|Interface_bsp|in_key_bus[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[2\] " "No output dependent on input pin \"in_key_bus\[2\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318143047 "|Interface_bsp|in_key_bus[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[3\] " "No output dependent on input pin \"in_key_bus\[3\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318143047 "|Interface_bsp|in_key_bus[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_key_bus\[4\] " "No output dependent on input pin \"in_key_bus\[4\]\"" {  } { { "_01_Interface/Interface_bsp.v" "" { Text "C:/Users/asus6/Desktop/fpga/ADC(FPGA)/_01/_01_Interface/Interface_bsp.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494318143047 "|Interface_bsp|in_key_bus[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1494318143047 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2365 " "Implemented 2365 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494318143047 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494318143047 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2326 " "Implemented 2326 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494318143047 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1494318143047 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494318143047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 325 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 325 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494318143125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 16:22:23 2017 " "Processing ended: Tue May 09 16:22:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494318143125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494318143125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494318143125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494318143125 ""}
