A. Agarwal, B. C. Paul, S. Mukhopadhyay, and K. Roy. 2005. Process variation in embedded memories: failure analysis and variation aware architecture. IEEE J. Solid-State Circ. 40, 9 (Sept. 2005), 1804--1814. DOI:http://dx.doi.org/10.1109/JSSC.2005.852159
Kanak Agarwal , Sani Nassif, The impact of random device variation on SRAM cell stability in sub-90-nm CMOS technologies, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.1, p.86-97, January 2008[doi>10.1109/TVLSI.2007.909792]
Rishi Agarwal , Pranav Garg , Josep Torrellas, Rebound: scalable checkpointing for coherent shared memory, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000083]
Amin Ansari , Shuguang Feng , Shantanu Gupta , Scott Mahlke, Archipelago: A polymorphic cache design for enabling robust near-threshold operation, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.539-550, February 12-16, 2011
Koustav Bhattacharya , Nagarajan Ranganathan , Soontae Kim, A framework for correction of multi-bit soft errors in L2 caches based on redundancy, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.2, p.194-206, February 2009[doi>10.1109/TVLSI.2008.2003236]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]
B. H. Calhoun and A. Chandrakasan. 2006. A 256kb sub-threshold SRAM in 65nm CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference, Digest of Technical Papers. 2592--2601.
Jichuan Chang , Gurindar S. Sohi, Cooperative cache partitioning for chip multiprocessors, Proceedings of the 21st annual international conference on Supercomputing, June 17-21, 2007, Seattle, Washington[doi>10.1145/1274971.1275005]
L. Chang, D. M. Fried, J. Hergenrother, et al. 2005. Stable SRAM cell design for the 32nm node and beyond. In Proceedings of the IEEE Symposium on VLSI Circuits. 128--129. DOI:http://dx.doi.org/10.1109/.2005.1469239
Zeshan Chishti , Alaa R. Alameldeen , Chris Wilkerson , Wei Wu , Shih-Lien Lu, Improving cache lifetime reliability at ultra-low voltages, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669126]
N. Derhacobian, Embedded Memory Reliability: The SER Challenge, Proceedings of the Records of the 2004 International Workshop on Memory Technology, Design and Testing, p.104-110, August 09-10, 2004
Gaurav Dhiman , Tajana Simunic Rosing, Dynamic voltage frequency scaling for multi-tasking systems using online learning, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283825]
Krisztián Flautner , Nam Sung Kim , Steve Martin , David Blaauw , Trevor Mudge, Drowsy caches: simple techniques for reducing leakage power, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Hamid Reza Ghasemi , Stark C. Draper , Nam Sung Kim, Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.38-49, February 12-16, 2011
Brian C. Grayson, Klas M. Bruce, Anhdung D. Ngo, and Michael D. Snyder. 2007. Pseudo least recently used (PLRU) Cache Replacement. (30 Oct. 2007).
O. Hirabayashi, A. Kawasumi, A. Suzuki, Y. Takeyama, K. Kushida, T. Sasaki, A. Katayama, G. Fukano, Y. Fujimura, T. Nakazato, Y. Shizuki, N. Kushiyama, and T. Yabe. 2009. A process-variation-tolerant dual-power-supply SRAM with 0.179m2 Cell in 40nm CMOS using level-programmable wordline driver. In Proceedings of the IEEE International Solid-State Circuits Conference - Digest of Technical Papers (ISSCC'09). 458--459,459a. DOI:http://dx.doi.org/10.1109/ISSCC.2009.4977506
HP. 2008. CACTI: An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model. http://www.hpl.hp.com/research/cacti.
Aamer Jaleel , William Hasenplaugh , Moinuddin Qureshi , Julien Sebot , Simon Steely, Jr. , Joel Emer, Adaptive insertion policies for managing shared caches, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454145]
S. Katariya, H. Ghasemi, S. Draper, and Nam Sung Kim. 2010. Minimizing total area of low-voltage SRAM arrays through joint optimization of cell size, redundancy, and ECC. In Proceedings of the IEEE International Conference on Computer Design. 112--117.
C. Keltcher. 2002. The AMD hammer processor core. In Hot Chips, Vol. 14.
DiaaEldin Khalil , Muhammad Khellah , Nam-Sung Kim , Yehea Ismail , Tanay Karnik , Vivek K. De, Accurate estimation of SRAM dynamic stability, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.12, p.1639-1647, December 2008[doi>10.1109/TVLSI.2008.2001941]
Samira M. Khan , Alaa R. Alameldeen , Chris Wilkerson , Jaydeep Kulkarni , Daniel A. Jimenez, Improving multi-core performance using mixed-cell cache architecture, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.119-130, February 23-27, 2013[doi>10.1109/HPCA.2013.6522312]
Muhammad M. Khellah, Christopher Wilkerson, and Alaa R. Alameldeen. 2007. Reducing minimum operating voltage through hybrid cache design (Dec. 2007) DOI:http://patents.google.com/patent/US8868836B2.
Jangwoo Kim , Nikos Hardavellas , Ken Mai , Babak Falsafi , James Hoe, Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.197-209, December 01-05, 2007[doi>10.1109/MICRO.2007.28]
Seongwoo Kim , Arun K. Somani, Area efficient architectures for information integrity in cache memories, Proceedings of the 26th annual international symposium on Computer architecture, p.246-255, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.301000]
J. P. Kulkarni, K. Kim, and K. Roy. 2007. A 160mV robust schmitt trigger based subthreshold SRAM. IEEE J. Solid-State Circ. 42, 10 (Oct. 2007), 2303--2313. DOI:http://dx.doi.org/10.1109/JSSC.2007.897148
D. Levinthal. 2009. Performance analysis guide for Intel core<sup>TM</sup> i7 processor and Intel Xeon<sup>TM</sup> 5500 processors. DOI:https://software.intel.com/sites/products/collateral/hpc/vtune/performance_analysis_guide.pdf.
Lin Li , Vijay Degalahal , N. Vijaykrishnan , Mahmut Kandemir , Mary Jane Irwin, Soft error and energy consumption interactions: a data cache perspective, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013273]
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Krishna T. Malladi , Benjamin C. Lee , Frank A. Nothaft , Christos Kozyrakis , Karthika Periyathambi , Mark Horowitz, Towards energy-proportional datacenter memory with mobile DRAM, ACM SIGARCH Computer Architecture News, v.40 n.3, June 2012[doi>10.1145/2366231.2337164]
Milo M. K. Martin. 2009. Protocol specifications and tables for four comparable MOESI coherence protocols: Token coherence, snooping, directory, and hammer. (2009). http://research.cs.wisc.edu/multifacet/theses/milo_martin_phd/directory/tables.
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Ke Meng , Russ Joseph, Process variation aware cache leakage management, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165636]
Timothy N. Miller , Renji Thomas , James Dinan , Bruce Adcock , Radu Teodorescu, Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.351-362, December 04-08, 2010[doi>10.1109/MICRO.2010.28]
Somnath Paul , Fang Cai , Xinmiao Zhang , Swarup Bhunia, Reliability-Driven ECC Allocation for Multiple Bit Error Resilience in Processor Cache, IEEE Transactions on Computers, v.60 n.1, p.20-34, January 2011[doi>10.1109/TC.2010.203]
PTM. 2012. Predictive Technology Models. http://ptm.asu.edu/latest.html. (2012).
Samuel Rodriguez , Bruce Jacob, Energy/power breakdown of pipelined nanometer caches (90nm/65nm/45nm/32nm), Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165581]
Daniel Sanchez , Christos Kozyrakis, Scalable and Efficient Fine-Grained Cache Partitioning with Vantage, IEEE Micro, v.32 n.3, p.26-37, May 2012[doi>10.1109/MM.2012.19]
Andreas Sandberg , David Black-Schaffer , Erik Hagersten, Efficient techniques for predicting cache sharing and throughput, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370861]
Avesta Sasan (Mohammad A Makhzan) , Houman Homayoun , Ahmed Eltawil , Fadi Kurdahi, Process variation aware SRAM/cache for aggressive voltage-frequency scaling, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
S. E. Schuster. 1978. Multiple word/bit line redundancy for semiconductor memories. IEEE J. Solid-State Circ. 13, 5 (Oct. 1978), 698--703. DOI:http://dx.doi.org/10.1109/JSSC.1978.1051122
Jim Tschanz , Keith Bowman , Vivek De, Variation-tolerant circuits: circuit solutions and techniques, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065780]
Keshavan Varadarajan , S. K. Nandy , Vishal Sharda , Amrutur Bharadwaj , Ravi Iyer , Srihari Makineni , Donald Newell, Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.433-442, December 09-13, 2006[doi>10.1109/MICRO.2006.38]
Chris Wilkerson , Hongliang Gao , Alaa R. Alameldeen , Zeshan Chishti , Muhammad Khellah , Shih-Lien Lu, Trading off Cache Capacity for Reliability to Enable Low Voltage Operation, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.203-214, June 21-25, 2008[doi>10.1109/ISCA.2008.22]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Wei Zhang, S. Gurumurthi, M. Kandemir, and A. Sivasubramaniam. 2003. ICR: In-cache replication for enhancing data cache reliability. In Proceedings of the International Conference on Dependable Systems and Networks. 291--300. DOI:http://dx.doi.org/10.1109/DSN.2003.1209939
