Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 17 18:18:23 2024
| Host         : Manue7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alien_top_st_timing_summary_routed.rpt -pb alien_top_st_timing_summary_routed.pb -rpx alien_top_st_timing_summary_routed.rpx -warn_on_violation
| Design       : alien_top_st
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.474        0.000                      0                  320        0.111        0.000                      0                  320        4.500        0.000                       0                   180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.474        0.000                      0                  320        0.111        0.000                      0                  320        4.500        0.000                       0                   180  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 1.857ns (28.650%)  route 4.625ns (71.350%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.898     5.501    vga_sync_unit/CLK
    SLICE_X0Y42          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.456     5.957 f  vga_sync_unit/h_cnt_reg_reg[7]/Q
                         net (fo=33, routed)          1.643     7.600    alien_graph_st_unit/graph_rgb5_inferred__7/i__carry__0_1[7]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.724 r  alien_graph_st_unit/graph_rgb5_carry_i_1/O
                         net (fo=1, routed)           0.512     8.236    alien_graph_st_unit/graph_rgb5_carry_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.621 r  alien_graph_st_unit/graph_rgb5_carry/CO[3]
                         net (fo=1, routed)           0.000     8.621    alien_graph_st_unit/graph_rgb5_carry_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.892 f  alien_graph_st_unit/graph_rgb5_carry__0/CO[0]
                         net (fo=1, routed)           0.677     9.569    alien_graph_st_unit/graph_rgb5
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.373     9.942 r  alien_graph_st_unit/rgb_reg[2]_i_13/O
                         net (fo=1, routed)           0.958    10.900    alien_graph_st_unit/rgb_reg[2]_i_13_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I4_O)        0.124    11.024 r  alien_graph_st_unit/rgb_reg[2]_i_4/O
                         net (fo=3, routed)           0.834    11.858    alien_graph_st_unit/rgb_reg[2]_i_14_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I4_O)        0.124    11.982 r  alien_graph_st_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.982    rgb_next[0]
    SLICE_X7Y48          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.771    15.193    clk_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.267    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)        0.031    15.456    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                         -11.982    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 1.857ns (28.997%)  route 4.547ns (71.003%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.898     5.501    vga_sync_unit/CLK
    SLICE_X0Y42          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.456     5.957 f  vga_sync_unit/h_cnt_reg_reg[7]/Q
                         net (fo=33, routed)          1.643     7.600    alien_graph_st_unit/graph_rgb5_inferred__7/i__carry__0_1[7]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.724 r  alien_graph_st_unit/graph_rgb5_carry_i_1/O
                         net (fo=1, routed)           0.512     8.236    alien_graph_st_unit/graph_rgb5_carry_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.621 r  alien_graph_st_unit/graph_rgb5_carry/CO[3]
                         net (fo=1, routed)           0.000     8.621    alien_graph_st_unit/graph_rgb5_carry_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.892 f  alien_graph_st_unit/graph_rgb5_carry__0/CO[0]
                         net (fo=1, routed)           0.677     9.569    alien_graph_st_unit/graph_rgb5
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.373     9.942 r  alien_graph_st_unit/rgb_reg[2]_i_13/O
                         net (fo=1, routed)           0.958    10.900    alien_graph_st_unit/rgb_reg[2]_i_13_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I4_O)        0.124    11.024 r  alien_graph_st_unit/rgb_reg[2]_i_4/O
                         net (fo=3, routed)           0.757    11.781    vga_sync_unit/rgb_reg_reg[2]_0
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    11.905 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.905    rgb_next[1]
    SLICE_X7Y48          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.771    15.193    clk_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.267    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)        0.031    15.456    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_small_delta_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 1.977ns (32.476%)  route 4.111ns (67.524%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.900     5.503    alien_graph_st_unit/CLK
    SLICE_X2Y47          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.518     6.021 r  alien_graph_st_unit/bar_x_reg_reg[2]/Q
                         net (fo=32, routed)          1.034     7.055    alien_graph_st_unit/bar_x_reg_reg[9]_0[1]
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.124     7.179 r  alien_graph_st_unit/p_0_out_carry_i_9/O
                         net (fo=3, routed)           0.439     7.618    alien_graph_st_unit/p_0_out_carry_i_9_n_0
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.119     7.737 r  alien_graph_st_unit/p_0_out_carry_i_7/O
                         net (fo=13, routed)          0.894     8.631    alien_graph_st_unit/bar_x_reg_reg[8]_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.332     8.963 r  alien_graph_st_unit/x_small_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.543     9.505    alien_graph_st_unit/x_small_delta_next2_carry__0_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     9.898 r  alien_graph_st_unit/x_small_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.682    10.580    alien_graph_st_unit/x_small_delta_next2_carry__0_n_3
    SLICE_X8Y53          LUT6 (Prop_lut6_I4_O)        0.367    10.947 r  alien_graph_st_unit/x_small_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.519    11.466    alien_graph_st_unit/x_small_delta_next
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.124    11.590 r  alien_graph_st_unit/x_small_delta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.590    alien_graph_st_unit/x_small_delta_reg[0]_i_1_n_0
    SLICE_X8Y53          FDCE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.524    14.947    alien_graph_st_unit/CLK
    SLICE_X8Y53          FDCE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[0]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X8Y53          FDCE (Setup_fdce_C_D)        0.077    15.175    alien_graph_st_unit/x_small_delta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -11.590    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_small_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 1.977ns (32.492%)  route 4.108ns (67.508%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.900     5.503    alien_graph_st_unit/CLK
    SLICE_X2Y47          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.518     6.021 r  alien_graph_st_unit/bar_x_reg_reg[2]/Q
                         net (fo=32, routed)          1.034     7.055    alien_graph_st_unit/bar_x_reg_reg[9]_0[1]
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.124     7.179 r  alien_graph_st_unit/p_0_out_carry_i_9/O
                         net (fo=3, routed)           0.439     7.618    alien_graph_st_unit/p_0_out_carry_i_9_n_0
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.119     7.737 r  alien_graph_st_unit/p_0_out_carry_i_7/O
                         net (fo=13, routed)          0.894     8.631    alien_graph_st_unit/bar_x_reg_reg[8]_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.332     8.963 r  alien_graph_st_unit/x_small_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.543     9.505    alien_graph_st_unit/x_small_delta_next2_carry__0_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     9.898 r  alien_graph_st_unit/x_small_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.682    10.580    alien_graph_st_unit/x_small_delta_next2_carry__0_n_3
    SLICE_X8Y53          LUT6 (Prop_lut6_I4_O)        0.367    10.947 r  alien_graph_st_unit/x_small_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.516    11.463    alien_graph_st_unit/x_small_delta_next
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.124    11.587 r  alien_graph_st_unit/x_small_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.587    alien_graph_st_unit/x_small_delta_reg[2]_i_1_n_0
    SLICE_X8Y53          FDPE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.524    14.947    alien_graph_st_unit/CLK
    SLICE_X8Y53          FDPE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[2]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X8Y53          FDPE (Setup_fdpe_C_D)        0.081    15.179    alien_graph_st_unit/x_small_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.400ns  (logic 1.853ns (28.952%)  route 4.547ns (71.048%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.898     5.501    vga_sync_unit/CLK
    SLICE_X0Y42          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDCE (Prop_fdce_C_Q)         0.456     5.957 f  vga_sync_unit/h_cnt_reg_reg[7]/Q
                         net (fo=33, routed)          1.643     7.600    alien_graph_st_unit/graph_rgb5_inferred__7/i__carry__0_1[7]
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.724 r  alien_graph_st_unit/graph_rgb5_carry_i_1/O
                         net (fo=1, routed)           0.512     8.236    alien_graph_st_unit/graph_rgb5_carry_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.621 r  alien_graph_st_unit/graph_rgb5_carry/CO[3]
                         net (fo=1, routed)           0.000     8.621    alien_graph_st_unit/graph_rgb5_carry_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.892 f  alien_graph_st_unit/graph_rgb5_carry__0/CO[0]
                         net (fo=1, routed)           0.677     9.569    alien_graph_st_unit/graph_rgb5
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.373     9.942 r  alien_graph_st_unit/rgb_reg[2]_i_13/O
                         net (fo=1, routed)           0.958    10.900    alien_graph_st_unit/rgb_reg[2]_i_13_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I4_O)        0.124    11.024 r  alien_graph_st_unit/rgb_reg[2]_i_4/O
                         net (fo=3, routed)           0.757    11.781    vga_sync_unit/rgb_reg_reg[2]_0
    SLICE_X7Y48          LUT4 (Prop_lut4_I3_O)        0.120    11.901 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.901    rgb_next[2]
    SLICE_X7Y48          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.771    15.193    clk_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.267    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X7Y48          FDRE (Setup_fdre_C_D)        0.075    15.500    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.500    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallThree_delta_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 1.969ns (31.729%)  route 4.237ns (68.271%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.900     5.503    alien_graph_st_unit/CLK
    SLICE_X2Y47          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.518     6.021 r  alien_graph_st_unit/bar_x_reg_reg[2]/Q
                         net (fo=32, routed)          1.034     7.055    alien_graph_st_unit/bar_x_reg_reg[9]_0[1]
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.124     7.179 r  alien_graph_st_unit/p_0_out_carry_i_9/O
                         net (fo=3, routed)           0.439     7.618    alien_graph_st_unit/p_0_out_carry_i_9_n_0
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.119     7.737 r  alien_graph_st_unit/p_0_out_carry_i_7/O
                         net (fo=13, routed)          0.954     8.691    alien_graph_st_unit/bar_x_reg_reg[8]_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.332     9.023 r  alien_graph_st_unit/x_smallThree_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.500     9.524    alien_graph_st_unit/x_smallThree_delta_next2_carry__0_i_1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.903 r  alien_graph_st_unit/x_smallThree_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.790    10.692    alien_graph_st_unit/x_smallThree_delta_next2_carry__0_n_3
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.373    11.065 r  alien_graph_st_unit/x_smallThree_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.519    11.584    alien_graph_st_unit/x_smallThree_delta_next
    SLICE_X6Y47          LUT5 (Prop_lut5_I3_O)        0.124    11.708 r  alien_graph_st_unit/x_smallThree_delta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.708    alien_graph_st_unit/x_smallThree_delta_reg[0]_i_1_n_0
    SLICE_X6Y47          FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.771    15.193    alien_graph_st_unit/CLK
    SLICE_X6Y47          FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[0]/C
                         clock pessimism              0.267    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X6Y47          FDCE (Setup_fdce_C_D)        0.077    15.502    alien_graph_st_unit/x_smallThree_delta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.502    
                         arrival time                         -11.708    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 1.969ns (31.745%)  route 4.234ns (68.255%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.900     5.503    alien_graph_st_unit/CLK
    SLICE_X2Y47          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.518     6.021 r  alien_graph_st_unit/bar_x_reg_reg[2]/Q
                         net (fo=32, routed)          1.034     7.055    alien_graph_st_unit/bar_x_reg_reg[9]_0[1]
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.124     7.179 r  alien_graph_st_unit/p_0_out_carry_i_9/O
                         net (fo=3, routed)           0.439     7.618    alien_graph_st_unit/p_0_out_carry_i_9_n_0
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.119     7.737 r  alien_graph_st_unit/p_0_out_carry_i_7/O
                         net (fo=13, routed)          0.954     8.691    alien_graph_st_unit/bar_x_reg_reg[8]_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.332     9.023 r  alien_graph_st_unit/x_smallThree_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.500     9.524    alien_graph_st_unit/x_smallThree_delta_next2_carry__0_i_1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.903 r  alien_graph_st_unit/x_smallThree_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.790    10.692    alien_graph_st_unit/x_smallThree_delta_next2_carry__0_n_3
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.373    11.065 r  alien_graph_st_unit/x_smallThree_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.516    11.581    alien_graph_st_unit/x_smallThree_delta_next
    SLICE_X6Y47          LUT5 (Prop_lut5_I3_O)        0.124    11.705 r  alien_graph_st_unit/x_smallThree_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.705    alien_graph_st_unit/x_smallThree_delta_reg[2]_i_1_n_0
    SLICE_X6Y47          FDPE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.771    15.193    alien_graph_st_unit/CLK
    SLICE_X6Y47          FDPE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/C
                         clock pessimism              0.267    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X6Y47          FDPE (Setup_fdpe_C_D)        0.081    15.506    alien_graph_st_unit/x_smallThree_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.506    
                         arrival time                         -11.705    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_small_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 1.977ns (33.721%)  route 3.886ns (66.279%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.900     5.503    alien_graph_st_unit/CLK
    SLICE_X2Y47          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.518     6.021 r  alien_graph_st_unit/bar_x_reg_reg[2]/Q
                         net (fo=32, routed)          1.034     7.055    alien_graph_st_unit/bar_x_reg_reg[9]_0[1]
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.124     7.179 r  alien_graph_st_unit/p_0_out_carry_i_9/O
                         net (fo=3, routed)           0.439     7.618    alien_graph_st_unit/p_0_out_carry_i_9_n_0
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.119     7.737 r  alien_graph_st_unit/p_0_out_carry_i_7/O
                         net (fo=13, routed)          0.894     8.631    alien_graph_st_unit/bar_x_reg_reg[8]_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.332     8.963 r  alien_graph_st_unit/x_small_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.543     9.505    alien_graph_st_unit/x_small_delta_next2_carry__0_i_1_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     9.898 r  alien_graph_st_unit/x_small_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.682    10.580    alien_graph_st_unit/x_small_delta_next2_carry__0_n_3
    SLICE_X8Y53          LUT6 (Prop_lut6_I4_O)        0.367    10.947 r  alien_graph_st_unit/x_small_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.294    11.242    alien_graph_st_unit/x_small_delta_next
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.124    11.366 r  alien_graph_st_unit/x_small_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.366    alien_graph_st_unit/x_small_delta_reg[8]_i_1_n_0
    SLICE_X8Y53          FDCE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.524    14.947    alien_graph_st_unit/CLK
    SLICE_X8Y53          FDCE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[8]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X8Y53          FDCE (Setup_fdce_C_D)        0.079    15.177    alien_graph_st_unit/x_small_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 2.162ns (36.325%)  route 3.790ns (63.675%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.820     5.423    alien_graph_st_unit/CLK
    SLICE_X12Y44         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.518     5.941 r  alien_graph_st_unit/bar_y_reg_reg[4]/Q
                         net (fo=21, routed)          1.115     7.055    alien_graph_st_unit/bar_y_reg_reg[9]_0[3]
    SLICE_X11Y44         LUT5 (Prop_lut5_I4_O)        0.152     7.207 r  alien_graph_st_unit/i__carry_i_10/O
                         net (fo=12, routed)          1.190     8.398    alien_graph_st_unit/bar_y_reg_reg[5]_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.326     8.724 r  alien_graph_st_unit/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000     8.724    alien_graph_st_unit/i__carry_i_6__4_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.122 r  alien_graph_st_unit/x_smallTwo_delta_next1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.122    alien_graph_st_unit/x_smallTwo_delta_next1_inferred__2/i__carry_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.393 r  alien_graph_st_unit/x_smallTwo_delta_next1_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           1.060    10.452    alien_graph_st_unit/x_smallTwo_delta_next1
    SLICE_X7Y52          LUT6 (Prop_lut6_I2_O)        0.373    10.825 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.425    11.250    alien_graph_st_unit/x_smallTwo_delta_next
    SLICE_X7Y52          LUT5 (Prop_lut5_I3_O)        0.124    11.374 r  alien_graph_st_unit/x_smallTwo_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.374    alien_graph_st_unit/x_smallTwo_delta_reg[2]_i_1_n_0
    SLICE_X7Y52          FDPE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.604    15.027    alien_graph_st_unit/CLK
    SLICE_X7Y52          FDPE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X7Y52          FDPE (Setup_fdpe_C_D)        0.031    15.209    alien_graph_st_unit/x_smallTwo_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 2.162ns (36.350%)  route 3.786ns (63.650%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.820     5.423    alien_graph_st_unit/CLK
    SLICE_X12Y44         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.518     5.941 r  alien_graph_st_unit/bar_y_reg_reg[4]/Q
                         net (fo=21, routed)          1.115     7.055    alien_graph_st_unit/bar_y_reg_reg[9]_0[3]
    SLICE_X11Y44         LUT5 (Prop_lut5_I4_O)        0.152     7.207 r  alien_graph_st_unit/i__carry_i_10/O
                         net (fo=12, routed)          1.190     8.398    alien_graph_st_unit/bar_y_reg_reg[5]_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.326     8.724 r  alien_graph_st_unit/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000     8.724    alien_graph_st_unit/i__carry_i_6__4_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.122 r  alien_graph_st_unit/x_smallTwo_delta_next1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.122    alien_graph_st_unit/x_smallTwo_delta_next1_inferred__2/i__carry_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.393 r  alien_graph_st_unit/x_smallTwo_delta_next1_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           1.060    10.452    alien_graph_st_unit/x_smallTwo_delta_next1
    SLICE_X7Y52          LUT6 (Prop_lut6_I2_O)        0.373    10.825 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.421    11.246    alien_graph_st_unit/x_smallTwo_delta_next
    SLICE_X7Y52          LUT5 (Prop_lut5_I3_O)        0.124    11.370 r  alien_graph_st_unit/x_smallTwo_delta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.370    alien_graph_st_unit/x_smallTwo_delta_reg[0]_i_1_n_0
    SLICE_X7Y52          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.604    15.027    alien_graph_st_unit/CLK
    SLICE_X7Y52          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X7Y52          FDCE (Setup_fdce_C_D)        0.029    15.207    alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -11.370    
  -------------------------------------------------------------------
                         slack                                  3.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.308ns (73.707%)  route 0.110ns (26.293%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X0Y49          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/Q
                         net (fo=21, routed)          0.109     1.841    alien_graph_st_unit/smallRockTwo_x_reg_reg[9]_0[3]
    SLICE_X0Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.954 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.955    alien_graph_st_unit/smallRockTwo_x_reg0_carry_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.009 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.009    alien_graph_st_unit/smallRockTwo_x_reg0[4]
    SLICE_X0Y50          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X0Y50          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[4]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/smallRockTwo_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.319ns (74.382%)  route 0.110ns (25.618%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X0Y49          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/Q
                         net (fo=21, routed)          0.109     1.841    alien_graph_st_unit/smallRockTwo_x_reg_reg[9]_0[3]
    SLICE_X0Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.954 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.955    alien_graph_st_unit/smallRockTwo_x_reg0_carry_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.020 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.020    alien_graph_st_unit/smallRockTwo_x_reg0[6]
    SLICE_X0Y50          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X0Y50          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[6]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/smallRockTwo_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.344ns (75.793%)  route 0.110ns (24.207%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X0Y49          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/Q
                         net (fo=21, routed)          0.109     1.841    alien_graph_st_unit/smallRockTwo_x_reg_reg[9]_0[3]
    SLICE_X0Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.954 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.955    alien_graph_st_unit/smallRockTwo_x_reg0_carry_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.045 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.045    alien_graph_st_unit/smallRockTwo_x_reg0[5]
    SLICE_X0Y50          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X0Y50          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[5]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/smallRockTwo_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.344ns (75.793%)  route 0.110ns (24.207%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X0Y49          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/Q
                         net (fo=21, routed)          0.109     1.841    alien_graph_st_unit/smallRockTwo_x_reg_reg[9]_0[3]
    SLICE_X0Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.954 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.955    alien_graph_st_unit/smallRockTwo_x_reg0_carry_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.045 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.045    alien_graph_st_unit/smallRockTwo_x_reg0[7]
    SLICE_X0Y50          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X0Y50          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[7]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/smallRockTwo_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.347ns (75.952%)  route 0.110ns (24.048%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X0Y49          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/Q
                         net (fo=21, routed)          0.109     1.841    alien_graph_st_unit/smallRockTwo_x_reg_reg[9]_0[3]
    SLICE_X0Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.954 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.955    alien_graph_st_unit/smallRockTwo_x_reg0_carry_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.994 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.994    alien_graph_st_unit/smallRockTwo_x_reg0_carry__0_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.048 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.048    alien_graph_st_unit/smallRockTwo_x_reg0[8]
    SLICE_X0Y51          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X0Y51          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[8]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y51          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/smallRockTwo_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.256ns (41.909%)  route 0.355ns (58.091%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.604     1.523    alien_graph_st_unit/CLK
    SLICE_X7Y52          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[0]/Q
                         net (fo=2, routed)           0.355     2.019    alien_graph_st_unit/x_smallTwo_delta_reg[0]
    SLICE_X0Y49          LUT2 (Prop_lut2_I1_O)        0.045     2.064 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.064    alien_graph_st_unit/smallRockTwo_x_reg0_carry_i_4_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.134 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry/O[0]
                         net (fo=1, routed)           0.000     2.134    alien_graph_st_unit/smallRockTwo_x_reg0[0]
    SLICE_X0Y49          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.948     2.113    alien_graph_st_unit/CLK
    SLICE_X0Y49          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[0]/C
                         clock pessimism             -0.250     1.862    
    SLICE_X0Y49          FDCE (Hold_fdce_C_D)         0.105     1.967    alien_graph_st_unit/smallRockTwo_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_bigTwo_delta_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockTwo_y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.639     1.559    alien_graph_st_unit/CLK
    SLICE_X9Y39          FDPE                                         r  alien_graph_st_unit/y_bigTwo_delta_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.700 r  alien_graph_st_unit/y_bigTwo_delta_reg_reg[6]/Q
                         net (fo=3, routed)           0.077     1.777    alien_graph_st_unit/y_bigTwo_delta_reg[6]
    SLICE_X8Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.822 r  alien_graph_st_unit/bigRockTwo_y_reg0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.822    alien_graph_st_unit/bigRockTwo_y_reg0_carry__0_i_2_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.887 r  alien_graph_st_unit/bigRockTwo_y_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.887    alien_graph_st_unit/bigRockTwo_y_reg0[6]
    SLICE_X8Y39          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.914     2.079    alien_graph_st_unit/CLK
    SLICE_X8Y39          FDCE                                         r  alien_graph_st_unit/bigRockTwo_y_reg_reg[6]/C
                         clock pessimism             -0.507     1.572    
    SLICE_X8Y39          FDCE (Hold_fdce_C_D)         0.134     1.706    alien_graph_st_unit/bigRockTwo_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_cnt_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.991%)  route 0.105ns (36.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.669     1.589    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.141     1.730 r  vga_sync_unit/h_cnt_reg_reg[5]/Q
                         net (fo=32, routed)          0.105     1.835    vga_sync_unit/Q[5]
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.045     1.880 r  vga_sync_unit/h_cnt_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.880    vga_sync_unit/h_cnt_reg[7]_i_1_n_0
    SLICE_X0Y42          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.946     2.111    vga_sync_unit/CLK
    SLICE_X0Y42          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[7]/C
                         clock pessimism             -0.509     1.602    
    SLICE_X0Y42          FDCE (Hold_fdce_C_D)         0.092     1.694    vga_sync_unit/h_cnt_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockTwo_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.383ns (77.708%)  route 0.110ns (22.292%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X0Y49          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/smallRockTwo_x_reg_reg[3]/Q
                         net (fo=21, routed)          0.109     1.841    alien_graph_st_unit/smallRockTwo_x_reg_reg[9]_0[3]
    SLICE_X0Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.954 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.955    alien_graph_st_unit/smallRockTwo_x_reg0_carry_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.994 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.994    alien_graph_st_unit/smallRockTwo_x_reg0_carry__0_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.084 r  alien_graph_st_unit/smallRockTwo_x_reg0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.084    alien_graph_st_unit/smallRockTwo_x_reg0[9]
    SLICE_X0Y51          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X0Y51          FDCE                                         r  alien_graph_st_unit/smallRockTwo_x_reg_reg[9]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y51          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/smallRockTwo_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_smallTwo_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.251ns (67.266%)  route 0.122ns (32.734%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.576     1.495    alien_graph_st_unit/CLK
    SLICE_X9Y52          FDPE                                         r  alien_graph_st_unit/y_smallTwo_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDPE (Prop_fdpe_C_Q)         0.141     1.636 r  alien_graph_st_unit/y_smallTwo_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.122     1.758    alien_graph_st_unit/y_smallTwo_delta_reg[2]
    SLICE_X10Y51         LUT2 (Prop_lut2_I1_O)        0.045     1.803 r  alien_graph_st_unit/smallRockTwo_y_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.803    alien_graph_st_unit/smallRockTwo_y_reg0_carry_i_2_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.868 r  alien_graph_st_unit/smallRockTwo_y_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     1.868    alien_graph_st_unit/smallRockTwo_y_reg0[2]
    SLICE_X10Y51         FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.847     2.012    alien_graph_st_unit/CLK
    SLICE_X10Y51         FDCE                                         r  alien_graph_st_unit/smallRockTwo_y_reg_reg[2]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X10Y51         FDCE (Hold_fdce_C_D)         0.134     1.666    alien_graph_st_unit/smallRockTwo_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y48     rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y48     rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y48     rgb_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y47     alien_graph_st_unit/bar_x_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y47     alien_graph_st_unit/bar_x_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y47     alien_graph_st_unit/bar_x_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48     alien_graph_st_unit/bar_x_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48     alien_graph_st_unit/bar_x_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48     alien_graph_st_unit/bar_x_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48     rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48     rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48     rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48     rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48     rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48     rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47     alien_graph_st_unit/bar_x_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47     alien_graph_st_unit/bar_x_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47     alien_graph_st_unit/bar_x_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47     alien_graph_st_unit/bar_x_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48     rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48     rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48     rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48     rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48     rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y48     rgb_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47     alien_graph_st_unit/bar_x_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47     alien_graph_st_unit/bar_x_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47     alien_graph_st_unit/bar_x_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47     alien_graph_st_unit/bar_x_reg_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.909ns  (logic 4.002ns (36.691%)  route 6.906ns (63.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.899     5.502    clk_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           6.906    12.864    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    16.410 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.410    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.684ns  (logic 4.144ns (38.783%)  route 6.540ns (61.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.899     5.502    clk_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.419     5.921 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           6.540    12.461    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.725    16.186 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.186    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.612ns  (logic 4.008ns (37.763%)  route 6.605ns (62.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.899     5.502    clk_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     5.958 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           6.605    12.562    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    16.114 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.114    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.023ns  (logic 4.488ns (49.742%)  route 4.535ns (50.258%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.819     5.422    vga_sync_unit/CLK
    SLICE_X11Y42         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.456     5.878 f  vga_sync_unit/v_cnt_reg_reg[7]/Q
                         net (fo=31, routed)          1.754     7.631    vga_sync_unit/v_cnt_reg_reg[9]_1[7]
    SLICE_X4Y42          LUT5 (Prop_lut5_I3_O)        0.124     7.755 f  vga_sync_unit/blank_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.674     8.430    vga_sync_unit/blank_OBUF_inst_i_2_n_0
    SLICE_X4Y42          LUT4 (Prop_lut4_I0_O)        0.152     8.582 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=4, routed)           2.107    10.688    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.756    14.445 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000    14.445    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.034ns  (logic 4.021ns (44.505%)  route 5.013ns (55.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.725     5.328    vga_sync_unit/CLK
    SLICE_X0Y56          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           5.013    10.797    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    14.362 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.362    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.857ns  (logic 4.021ns (45.404%)  route 4.835ns (54.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.725     5.328    vga_sync_unit/CLK
    SLICE_X0Y56          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           4.835    10.619    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    14.184 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.184    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.743ns  (logic 4.211ns (54.383%)  route 3.532ns (45.617%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.819     5.422    vga_sync_unit/CLK
    SLICE_X12Y42         FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.518     5.940 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=2, routed)           1.865     7.804    vga_sync_unit/v_sync_reg
    SLICE_X0Y56          LUT2 (Prop_lut2_I0_O)        0.124     7.928 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     9.596    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    13.165 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000    13.165    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.234ns  (logic 4.520ns (62.487%)  route 2.714ns (37.513%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.898     5.501    vga_sync_unit/CLK
    SLICE_X3Y41          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.419     5.920 r  vga_sync_unit/clk_div_reg_reg[1]/Q
                         net (fo=3, routed)           0.448     6.367    vga_sync_unit/clk_div_reg[1]
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.328     6.695 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          2.266     8.961    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.773    12.735 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000    12.735    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.455ns (72.325%)  route 0.557ns (27.675%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.604     1.523    vga_sync_unit/CLK
    SLICE_X1Y54          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=2, routed)           0.238     1.903    vga_sync_unit/h_sync_reg
    SLICE_X0Y56          LUT2 (Prop_lut2_I1_O)        0.045     1.948 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     2.266    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.536 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.536    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.528ns (67.148%)  route 0.747ns (32.852%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.669     1.589    vga_sync_unit/CLK
    SLICE_X3Y41          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141     1.730 r  vga_sync_unit/clk_div_reg_reg[0]/Q
                         net (fo=4, routed)           0.147     1.877    vga_sync_unit/clk_div_reg[0]
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.051     1.928 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          0.600     2.528    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.336     3.864 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000     3.864    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.500ns (65.134%)  route 0.803ns (34.866%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.669     1.589    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.141     1.730 f  vga_sync_unit/h_cnt_reg_reg[8]/Q
                         net (fo=32, routed)          0.278     2.008    vga_sync_unit/Q[8]
    SLICE_X4Y42          LUT4 (Prop_lut4_I2_O)        0.042     2.050 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.525     2.575    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.317     3.892 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000     3.892    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.193ns  (logic 1.407ns (44.056%)  route 1.786ns (55.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.604     1.523    vga_sync_unit/CLK
    SLICE_X0Y56          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.786     3.451    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.717 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.717    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.290ns  (logic 1.406ns (42.732%)  route 1.884ns (57.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.604     1.523    vga_sync_unit/CLK
    SLICE_X0Y56          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.884     3.549    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     4.814 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.814    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.132ns  (logic 1.393ns (33.718%)  route 2.739ns (66.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.670     1.590    clk_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.739     4.470    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     5.722 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.722    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.140ns  (logic 1.433ns (34.621%)  route 2.706ns (65.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.670     1.590    clk_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.128     1.718 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.706     4.424    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         1.305     5.730 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.730    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.276ns  (logic 1.388ns (32.462%)  route 2.888ns (67.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.670     1.590    clk_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.888     4.619    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         1.247     5.866 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.866    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.989ns  (logic 1.734ns (28.950%)  route 4.255ns (71.050%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.912     4.398    alien_graph_st_unit/btn_IBUF[0]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  alien_graph_st_unit/bar_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.670     5.192    alien_graph_st_unit/bar_y_reg[9]_i_2_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.316 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=9, routed)           0.673     5.989    alien_graph_st_unit/bar_y_next
    SLICE_X12Y44         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.692     5.114    alien_graph_st_unit/CLK
    SLICE_X12Y44         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.989ns  (logic 1.734ns (28.950%)  route 4.255ns (71.050%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.912     4.398    alien_graph_st_unit/btn_IBUF[0]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  alien_graph_st_unit/bar_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.670     5.192    alien_graph_st_unit/bar_y_reg[9]_i_2_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.316 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=9, routed)           0.673     5.989    alien_graph_st_unit/bar_y_next
    SLICE_X12Y44         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.692     5.114    alien_graph_st_unit/CLK
    SLICE_X12Y44         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.989ns  (logic 1.734ns (28.950%)  route 4.255ns (71.050%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.912     4.398    alien_graph_st_unit/btn_IBUF[0]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  alien_graph_st_unit/bar_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.670     5.192    alien_graph_st_unit/bar_y_reg[9]_i_2_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.316 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=9, routed)           0.673     5.989    alien_graph_st_unit/bar_y_next
    SLICE_X12Y44         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.692     5.114    alien_graph_st_unit/CLK
    SLICE_X12Y44         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.989ns  (logic 1.734ns (28.950%)  route 4.255ns (71.050%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.912     4.398    alien_graph_st_unit/btn_IBUF[0]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  alien_graph_st_unit/bar_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.670     5.192    alien_graph_st_unit/bar_y_reg[9]_i_2_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.316 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=9, routed)           0.673     5.989    alien_graph_st_unit/bar_y_next
    SLICE_X12Y44         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.692     5.114    alien_graph_st_unit/CLK
    SLICE_X12Y44         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.828ns  (logic 2.440ns (41.865%)  route 3.388ns (58.135%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.676     4.156    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.280 r  alien_graph_st_unit/p_0_out__24_carry_i_1/O
                         net (fo=4, routed)           0.713     4.992    alien_graph_st_unit/bar_y_next110_out
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.388 r  alien_graph_st_unit/p_0_out__24_carry/CO[3]
                         net (fo=1, routed)           0.000     5.388    alien_graph_st_unit/p_0_out__24_carry_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.505 r  alien_graph_st_unit/p_0_out__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.505    alien_graph_st_unit/p_0_out__24_carry__0_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.828 r  alien_graph_st_unit/p_0_out__24_carry__1/O[1]
                         net (fo=1, routed)           0.000     5.828    alien_graph_st_unit/p_0_out__24_carry__1_n_6
    SLICE_X12Y45         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.692     5.114    alien_graph_st_unit/CLK
    SLICE_X12Y45         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[9]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.814ns  (logic 1.734ns (29.822%)  route 4.080ns (70.178%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.912     4.398    alien_graph_st_unit/btn_IBUF[0]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  alien_graph_st_unit/bar_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.670     5.192    alien_graph_st_unit/bar_y_reg[9]_i_2_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.316 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=9, routed)           0.498     5.814    alien_graph_st_unit/bar_y_next
    SLICE_X12Y43         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.692     5.114    alien_graph_st_unit/CLK
    SLICE_X12Y43         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.814ns  (logic 1.734ns (29.822%)  route 4.080ns (70.178%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.912     4.398    alien_graph_st_unit/btn_IBUF[0]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  alien_graph_st_unit/bar_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.670     5.192    alien_graph_st_unit/bar_y_reg[9]_i_2_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.316 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=9, routed)           0.498     5.814    alien_graph_st_unit/bar_y_next
    SLICE_X12Y43         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.692     5.114    alien_graph_st_unit/CLK
    SLICE_X12Y43         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.814ns  (logic 1.734ns (29.822%)  route 4.080ns (70.178%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.912     4.398    alien_graph_st_unit/btn_IBUF[0]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.522 f  alien_graph_st_unit/bar_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.670     5.192    alien_graph_st_unit/bar_y_reg[9]_i_2_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.316 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=9, routed)           0.498     5.814    alien_graph_st_unit/bar_y_next
    SLICE_X12Y43         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.692     5.114    alien_graph_st_unit/CLK
    SLICE_X12Y43         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.724ns  (logic 2.336ns (40.809%)  route 3.388ns (59.191%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.676     4.156    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.280 r  alien_graph_st_unit/p_0_out__24_carry_i_1/O
                         net (fo=4, routed)           0.713     4.992    alien_graph_st_unit/bar_y_next110_out
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.388 r  alien_graph_st_unit/p_0_out__24_carry/CO[3]
                         net (fo=1, routed)           0.000     5.388    alien_graph_st_unit/p_0_out__24_carry_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.505 r  alien_graph_st_unit/p_0_out__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.505    alien_graph_st_unit/p_0_out__24_carry__0_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.724 r  alien_graph_st_unit/p_0_out__24_carry__1/O[0]
                         net (fo=1, routed)           0.000     5.724    alien_graph_st_unit/p_0_out__24_carry__1_n_7
    SLICE_X12Y45         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.692     5.114    alien_graph_st_unit/CLK
    SLICE_X12Y45         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.711ns  (logic 2.323ns (40.674%)  route 3.388ns (59.326%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.676     4.156    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.124     4.280 r  alien_graph_st_unit/p_0_out__24_carry_i_1/O
                         net (fo=4, routed)           0.713     4.992    alien_graph_st_unit/bar_y_next110_out
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.388 r  alien_graph_st_unit/p_0_out__24_carry/CO[3]
                         net (fo=1, routed)           0.000     5.388    alien_graph_st_unit/p_0_out__24_carry_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.711 r  alien_graph_st_unit/p_0_out__24_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.711    alien_graph_st_unit/p_0_out__24_carry__0_n_6
    SLICE_X12Y44         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.692     5.114    alien_graph_st_unit/CLK
    SLICE_X12Y44         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_sync_delay1_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.292ns (40.164%)  route 0.434ns (59.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.434     0.726    vga_sync_unit/reset_IBUF
    SLICE_X0Y56          FDCE                                         f  vga_sync_unit/h_sync_delay1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.877     2.042    vga_sync_unit/CLK
    SLICE_X0Y56          FDCE                                         r  vga_sync_unit/h_sync_delay1_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_sync_delay2_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.292ns (40.164%)  route 0.434ns (59.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.434     0.726    vga_sync_unit/reset_IBUF
    SLICE_X0Y56          FDCE                                         f  vga_sync_unit/h_sync_delay2_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.877     2.042    vga_sync_unit/CLK
    SLICE_X0Y56          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_sync_delay1_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.292ns (40.164%)  route 0.434ns (59.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.434     0.726    vga_sync_unit/reset_IBUF
    SLICE_X0Y56          FDCE                                         f  vga_sync_unit/v_sync_delay1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.877     2.042    vga_sync_unit/CLK
    SLICE_X0Y56          FDCE                                         r  vga_sync_unit/v_sync_delay1_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_sync_delay2_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.292ns (40.164%)  route 0.434ns (59.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.434     0.726    vga_sync_unit/reset_IBUF
    SLICE_X0Y56          FDCE                                         f  vga_sync_unit/v_sync_delay2_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.877     2.042    vga_sync_unit/CLK
    SLICE_X0Y56          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_sync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.292ns (37.991%)  route 0.476ns (62.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.476     0.767    vga_sync_unit/reset_IBUF
    SLICE_X1Y54          FDCE                                         f  vga_sync_unit/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.877     2.042    vga_sync_unit/CLK
    SLICE_X1Y54          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[8]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.292ns (32.823%)  route 0.597ns (67.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.597     0.888    alien_graph_st_unit/reset_IBUF
    SLICE_X6Y55          FDPE                                         f  alien_graph_st_unit/smallRockOne_x_reg_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.874     2.039    alien_graph_st_unit/CLK
    SLICE_X6Y55          FDPE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.292ns (32.823%)  route 0.597ns (67.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.597     0.888    alien_graph_st_unit/reset_IBUF
    SLICE_X6Y55          FDCE                                         f  alien_graph_st_unit/smallRockOne_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.874     2.039    alien_graph_st_unit/CLK
    SLICE_X6Y55          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_x_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.292ns (32.220%)  route 0.613ns (67.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.613     0.905    alien_graph_st_unit/reset_IBUF
    SLICE_X2Y49          FDCE                                         f  alien_graph_st_unit/bar_x_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.948     2.113    alien_graph_st_unit/CLK
    SLICE_X2Y49          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/bar_x_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.292ns (32.220%)  route 0.613ns (67.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.613     0.905    alien_graph_st_unit/reset_IBUF
    SLICE_X2Y49          FDCE                                         f  alien_graph_st_unit/bar_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.948     2.113    alien_graph_st_unit/CLK
    SLICE_X2Y49          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.292ns (30.310%)  route 0.670ns (69.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=176, routed)         0.670     0.962    alien_graph_st_unit/reset_IBUF
    SLICE_X6Y54          FDCE                                         f  alien_graph_st_unit/smallRockOne_x_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.874     2.039    alien_graph_st_unit/CLK
    SLICE_X6Y54          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[4]/C





