Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr 17 15:45:37 2025
| Host         : DESKTOP-B6M86Q2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            3220 |          855 |
| Yes          | No                    | No                     |            1017 |          325 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3112 |          628 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |               Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  iClk_IBUF_BUFG                           |                                          |                                         |                2 |              3 |         1.50 |
|  iClk_IBUF_BUFG                           | MP_ADDER_INST/E[0]                       | MP_ADDER_INST/FSM_onehot_rFSM_reg[4]    |                1 |              7 |         7.00 |
|  UART_RX_INST/wRxData_Next_reg[7]_i_2_n_0 |                                          |                                         |                2 |              8 |         4.00 |
|  iClk_IBUF_BUFG                           |                                          | UART_RX_INST/rRxByteOut[7]_i_1_n_0      |                2 |              8 |         4.00 |
|  iClk_IBUF_BUFG                           | UART_TX_INST/wTxData_Next                | iRst_IBUF                               |                2 |              8 |         4.00 |
|  iClk_IBUF_BUFG                           | MP_ADDER_INST/E[0]                       | UART_TX_INST/FSM_onehot_rFSM_reg[4]_rep |                1 |              8 |         8.00 |
|  iClk_IBUF_BUFG                           | UART_RX_INST/FSM_onehot_rFSM_reg[0]_0[0] | iRst_IBUF                               |                3 |              9 |         3.00 |
|  iClk_IBUF_BUFG                           | rCnt[7]_i_1_n_0                          | iRst_IBUF                               |                4 |             16 |         4.00 |
|  iClk_IBUF_BUFG                           | UART_RX_INST/E[0]                        | iRst_IBUF                               |              244 |           1016 |         4.16 |
|  iClk_IBUF_BUFG                           | MP_ADDER_INST/E[0]                       |                                         |              325 |           1017 |         3.13 |
|  iClk_IBUF_BUFG                           | UART_RX_INST/FSM_onehot_rFSM_reg[0]_9[0] | iRst_IBUF                               |              181 |           1024 |         5.66 |
|  iClk_IBUF_BUFG                           | UART_RX_INST/FSM_onehot_rFSM_reg[0][0]   | iRst_IBUF                               |              192 |           1024 |         5.33 |
|  iClk_IBUF_BUFG                           |                                          | iRst_IBUF                               |              853 |           3212 |         3.77 |
+-------------------------------------------+------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


