<profile>

<section name = "Vitis HLS Report for 'sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10'" level="0">
<item name = "Date">Sat Nov  1 16:09:42 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">hls</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">9.00 ns, 7.656 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">135, 135, 1.215 us, 1.215 us, 130, 130, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_636_10">133, 133, 7, 2, 2, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1258, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 598, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 1164, -</column>
<column name="Register">-, -, 3429, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 3, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_129_6_32_1_1_U52">sparsemux_129_6_32_1_1, 0, 0, 0, 273, 0</column>
<column name="sparsemux_33_4_32_1_1_U48">sparsemux_33_4_32_1_1, 0, 0, 0, 65, 0</column>
<column name="sparsemux_33_4_32_1_1_U49">sparsemux_33_4_32_1_1, 0, 0, 0, 65, 0</column>
<column name="sparsemux_33_4_32_1_1_U50">sparsemux_33_4_32_1_1, 0, 0, 0, 65, 0</column>
<column name="sparsemux_33_4_32_1_1_U51">sparsemux_33_4_32_1_1, 0, 0, 0, 65, 0</column>
<column name="sparsemux_33_4_32_1_1_U53">sparsemux_33_4_32_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="T1_fu_3223_p2">+, 0, 0, 39, 32, 32</column>
<column name="W_71_fu_2587_p2">+, 0, 0, 32, 32, 32</column>
<column name="a_2_fu_3300_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln530_1_fu_2577_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln530_fu_2583_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln546_1_fu_3120_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln546_2_fu_2874_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln546_fu_3079_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln557_fu_3294_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln636_fu_1882_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln652_1_fu_3306_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln652_2_fu_3311_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln652_3_fu_3316_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln652_fu_3385_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln653_1_fu_3126_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln653_2_fu_3326_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln653_3_fu_3131_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln653_fu_3321_p2">+, 0, 0, 39, 32, 32</column>
<column name="e_2_fu_3228_p2">+, 0, 0, 39, 32, 32</column>
<column name="w14_fu_2365_p34">+, 0, 0, 13, 4, 3</column>
<column name="w1_fu_2209_p34">+, 0, 0, 13, 4, 1</column>
<column name="w9_fu_2287_p34">+, 0, 0, 13, 4, 4</column>
<column name="and_ln546_fu_3213_p2">and, 0, 0, 32, 32, 32</column>
<column name="and_ln557_1_fu_3246_p2">and, 0, 0, 32, 32, 32</column>
<column name="and_ln557_fu_3240_p2">and, 0, 0, 32, 32, 32</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1940">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_425">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op68_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="first_iter_0_fu_1876_p2">icmp, 0, 0, 14, 7, 1</column>
<column name="icmp_ln636_fu_1870_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="icmp_ln641_fu_2125_p2">icmp, 0, 0, 10, 2, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln530_1_fu_2559_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln530_2_fu_2565_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln530_3_fu_2571_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln530_fu_2553_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln546_1_fu_3114_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln546_2_fu_3208_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln546_3_fu_3218_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln546_fu_3108_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln557_1_fu_3268_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln557_2_fu_3282_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln557_3_fu_3288_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln557_fu_3234_p2">xor, 0, 0, 32, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="W17_reg_766">9, 2, 32, 64</column>
<column name="W_106_reg_866">9, 2, 32, 64</column>
<column name="W_115_reg_876">9, 2, 32, 64</column>
<column name="W_116_reg_776">9, 2, 32, 64</column>
<column name="W_124_reg_886">9, 2, 32, 64</column>
<column name="W_133_reg_896">9, 2, 32, 64</column>
<column name="W_142_reg_906">9, 2, 32, 64</column>
<column name="W_151_reg_916">9, 2, 32, 64</column>
<column name="W_214_reg_786">9, 2, 32, 64</column>
<column name="W_313_reg_796">9, 2, 32, 64</column>
<column name="W_33_reg_1766">14, 3, 32, 96</column>
<column name="W_34_reg_1710">14, 3, 32, 96</column>
<column name="W_35_reg_1654">14, 3, 32, 96</column>
<column name="W_36_reg_1598">14, 3, 32, 96</column>
<column name="W_37_reg_1542">14, 3, 32, 96</column>
<column name="W_38_reg_1486">14, 3, 32, 96</column>
<column name="W_39_reg_1430">14, 3, 32, 96</column>
<column name="W_40_reg_1374">14, 3, 32, 96</column>
<column name="W_412_reg_806">9, 2, 32, 64</column>
<column name="W_41_reg_1318">14, 3, 32, 96</column>
<column name="W_42_reg_1262">14, 3, 32, 96</column>
<column name="W_43_reg_1206">14, 3, 32, 96</column>
<column name="W_44_reg_1150">14, 3, 32, 96</column>
<column name="W_45_reg_1094">14, 3, 32, 96</column>
<column name="W_46_reg_1038">14, 3, 32, 96</column>
<column name="W_47_reg_982">14, 3, 32, 96</column>
<column name="W_48_reg_926">14, 3, 32, 96</column>
<column name="W_511_reg_816">9, 2, 32, 64</column>
<column name="W_610_reg_826">9, 2, 32, 64</column>
<column name="W_79_reg_836">9, 2, 32, 64</column>
<column name="W_88_reg_846">9, 2, 32, 64</column>
<column name="W_97_reg_856">9, 2, 32, 64</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_W17_phi_fu_769_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_W_106_phi_fu_869_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_W_115_phi_fu_879_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_W_116_phi_fu_779_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_W_124_phi_fu_889_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_W_133_phi_fu_899_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_W_142_phi_fu_909_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_W_151_phi_fu_919_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_W_214_phi_fu_789_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_W_313_phi_fu_799_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_W_33_phi_fu_1769_p34">14, 3, 32, 96</column>
<column name="ap_phi_mux_W_34_phi_fu_1713_p34">14, 3, 32, 96</column>
<column name="ap_phi_mux_W_35_phi_fu_1657_p34">14, 3, 32, 96</column>
<column name="ap_phi_mux_W_36_phi_fu_1601_p34">14, 3, 32, 96</column>
<column name="ap_phi_mux_W_37_phi_fu_1545_p34">14, 3, 32, 96</column>
<column name="ap_phi_mux_W_38_phi_fu_1489_p34">14, 3, 32, 96</column>
<column name="ap_phi_mux_W_39_phi_fu_1433_p34">14, 3, 32, 96</column>
<column name="ap_phi_mux_W_40_phi_fu_1377_p34">14, 3, 32, 96</column>
<column name="ap_phi_mux_W_412_phi_fu_809_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_W_41_phi_fu_1321_p34">14, 3, 32, 96</column>
<column name="ap_phi_mux_W_42_phi_fu_1265_p34">14, 3, 32, 96</column>
<column name="ap_phi_mux_W_43_phi_fu_1209_p34">14, 3, 32, 96</column>
<column name="ap_phi_mux_W_44_phi_fu_1153_p34">14, 3, 32, 96</column>
<column name="ap_phi_mux_W_45_phi_fu_1097_p34">14, 3, 32, 96</column>
<column name="ap_phi_mux_W_46_phi_fu_1041_p34">14, 3, 32, 96</column>
<column name="ap_phi_mux_W_47_phi_fu_985_p34">14, 3, 32, 96</column>
<column name="ap_phi_mux_W_48_phi_fu_929_p34">14, 3, 32, 96</column>
<column name="ap_phi_mux_W_511_phi_fu_819_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_W_610_phi_fu_829_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_W_79_phi_fu_839_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_W_88_phi_fu_849_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_W_97_phi_fu_859_p4">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W17_reg_766">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_106_reg_866">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_115_reg_876">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_116_reg_776">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_124_reg_886">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_133_reg_896">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_142_reg_906">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_151_reg_916">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_214_reg_786">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_313_reg_796">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_33_reg_1766">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_34_reg_1710">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_35_reg_1654">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_36_reg_1598">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_37_reg_1542">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_38_reg_1486">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_39_reg_1430">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_40_reg_1374">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_412_reg_806">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_41_reg_1318">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_42_reg_1262">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_43_reg_1206">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_44_reg_1150">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_45_reg_1094">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_46_reg_1038">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_47_reg_982">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_48_reg_926">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_511_reg_816">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_610_reg_826">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_79_reg_836">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_88_reg_846">9, 2, 32, 64</column>
<column name="ap_phi_reg_pp0_iter1_W_97_reg_856">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_tt_1">9, 2, 7, 14</column>
<column name="b_1_fu_580">9, 2, 32, 64</column>
<column name="blk_strm_blk_n">9, 2, 1, 2</column>
<column name="c_1_fu_576">9, 2, 32, 64</column>
<column name="d_1_fu_524">9, 2, 32, 64</column>
<column name="d_2_fu_572">9, 2, 32, 64</column>
<column name="f_1_fu_584">9, 2, 32, 64</column>
<column name="g_1_fu_528">9, 2, 32, 64</column>
<column name="h_1_fu_532">9, 2, 32, 64</column>
<column name="h_2_fu_588">9, 2, 32, 64</column>
<column name="tt_fu_536">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="W17_reg_766">32, 0, 32, 0</column>
<column name="W_106_reg_866">32, 0, 32, 0</column>
<column name="W_115_reg_876">32, 0, 32, 0</column>
<column name="W_116_reg_776">32, 0, 32, 0</column>
<column name="W_124_reg_886">32, 0, 32, 0</column>
<column name="W_133_reg_896">32, 0, 32, 0</column>
<column name="W_142_reg_906">32, 0, 32, 0</column>
<column name="W_151_reg_916">32, 0, 32, 0</column>
<column name="W_16_fu_596">32, 0, 32, 0</column>
<column name="W_17_fu_600">32, 0, 32, 0</column>
<column name="W_18_fu_604">32, 0, 32, 0</column>
<column name="W_19_fu_608">32, 0, 32, 0</column>
<column name="W_20_fu_612">32, 0, 32, 0</column>
<column name="W_214_reg_786">32, 0, 32, 0</column>
<column name="W_21_fu_616">32, 0, 32, 0</column>
<column name="W_22_fu_620">32, 0, 32, 0</column>
<column name="W_23_fu_624">32, 0, 32, 0</column>
<column name="W_24_fu_628">32, 0, 32, 0</column>
<column name="W_25_fu_632">32, 0, 32, 0</column>
<column name="W_26_fu_636">32, 0, 32, 0</column>
<column name="W_27_fu_640">32, 0, 32, 0</column>
<column name="W_28_fu_644">32, 0, 32, 0</column>
<column name="W_29_fu_648">32, 0, 32, 0</column>
<column name="W_30_fu_652">32, 0, 32, 0</column>
<column name="W_313_reg_796">32, 0, 32, 0</column>
<column name="W_33_reg_1766">32, 0, 32, 0</column>
<column name="W_34_reg_1710">32, 0, 32, 0</column>
<column name="W_35_reg_1654">32, 0, 32, 0</column>
<column name="W_36_reg_1598">32, 0, 32, 0</column>
<column name="W_37_reg_1542">32, 0, 32, 0</column>
<column name="W_38_reg_1486">32, 0, 32, 0</column>
<column name="W_39_reg_1430">32, 0, 32, 0</column>
<column name="W_40_reg_1374">32, 0, 32, 0</column>
<column name="W_412_reg_806">32, 0, 32, 0</column>
<column name="W_41_reg_1318">32, 0, 32, 0</column>
<column name="W_42_reg_1262">32, 0, 32, 0</column>
<column name="W_43_reg_1206">32, 0, 32, 0</column>
<column name="W_44_reg_1150">32, 0, 32, 0</column>
<column name="W_45_reg_1094">32, 0, 32, 0</column>
<column name="W_46_reg_1038">32, 0, 32, 0</column>
<column name="W_47_reg_982">32, 0, 32, 0</column>
<column name="W_48_reg_926">32, 0, 32, 0</column>
<column name="W_511_reg_816">32, 0, 32, 0</column>
<column name="W_610_reg_826">32, 0, 32, 0</column>
<column name="W_79_reg_836">32, 0, 32, 0</column>
<column name="W_88_reg_846">32, 0, 32, 0</column>
<column name="W_97_reg_856">32, 0, 32, 0</column>
<column name="W_fu_592">32, 0, 32, 0</column>
<column name="a_2_reg_3824">32, 0, 32, 0</column>
<column name="add_ln530_1_reg_3797">32, 0, 32, 0</column>
<column name="add_ln546_1_reg_3819">32, 0, 32, 0</column>
<column name="add_ln546_2_reg_3802">32, 0, 32, 0</column>
<column name="add_ln65225_fu_568">32, 0, 32, 0</column>
<column name="add_ln652_124_fu_564">32, 0, 32, 0</column>
<column name="add_ln652_223_fu_560">32, 0, 32, 0</column>
<column name="add_ln652_322_fu_556">32, 0, 32, 0</column>
<column name="add_ln65321_fu_552">32, 0, 32, 0</column>
<column name="add_ln653_120_fu_548">32, 0, 32, 0</column>
<column name="add_ln653_219_fu_544">32, 0, 32, 0</column>
<column name="add_ln653_318_fu_540">32, 0, 32, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_W17_reg_766">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_106_reg_866">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_115_reg_876">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_116_reg_776">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_124_reg_886">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_133_reg_896">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_142_reg_906">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_151_reg_916">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_214_reg_786">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_313_reg_796">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_33_reg_1766">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_34_reg_1710">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_35_reg_1654">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_36_reg_1598">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_37_reg_1542">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_38_reg_1486">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_39_reg_1430">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_40_reg_1374">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_412_reg_806">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_41_reg_1318">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_42_reg_1262">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_43_reg_1206">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_44_reg_1150">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_45_reg_1094">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_46_reg_1038">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_47_reg_982">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_48_reg_926">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_511_reg_816">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_610_reg_826">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_79_reg_836">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_88_reg_846">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_W_97_reg_856">32, 0, 32, 0</column>
<column name="b_1_fu_580">32, 0, 32, 0</column>
<column name="c_1_fu_576">32, 0, 32, 0</column>
<column name="d_1_fu_524">32, 0, 32, 0</column>
<column name="d_2_fu_572">32, 0, 32, 0</column>
<column name="f_1_fu_584">32, 0, 32, 0</column>
<column name="f_2_reg_3807">32, 0, 32, 0</column>
<column name="first_iter_0_reg_3689">1, 0, 1, 0</column>
<column name="g_1_fu_528">32, 0, 32, 0</column>
<column name="h_1_fu_532">32, 0, 32, 0</column>
<column name="h_2_fu_588">32, 0, 32, 0</column>
<column name="h_3_reg_3813">32, 0, 32, 0</column>
<column name="icmp_ln636_reg_3685">1, 0, 1, 0</column>
<column name="icmp_ln641_reg_3783">1, 0, 1, 0</column>
<column name="idx_reg_3778">4, 0, 4, 0</column>
<column name="trunc_ln636_reg_3773">6, 0, 6, 0</column>
<column name="tt_1_reg_3677">7, 0, 7, 0</column>
<column name="tt_fu_536">7, 0, 7, 0</column>
<column name="w0_reg_3787">32, 0, 32, 0</column>
<column name="xor_ln530_3_reg_3792">32, 0, 32, 0</column>
<column name="icmp_ln636_reg_3685">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sha256Digest_unroll2&lt;256&gt;_Pipeline_VITIS_LOOP_636_10, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sha256Digest_unroll2&lt;256&gt;_Pipeline_VITIS_LOOP_636_10, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sha256Digest_unroll2&lt;256&gt;_Pipeline_VITIS_LOOP_636_10, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sha256Digest_unroll2&lt;256&gt;_Pipeline_VITIS_LOOP_636_10, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sha256Digest_unroll2&lt;256&gt;_Pipeline_VITIS_LOOP_636_10, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sha256Digest_unroll2&lt;256&gt;_Pipeline_VITIS_LOOP_636_10, return value</column>
<column name="blk_strm_dout">in, 512, ap_fifo, blk_strm, pointer</column>
<column name="blk_strm_empty_n">in, 1, ap_fifo, blk_strm, pointer</column>
<column name="blk_strm_read">out, 1, ap_fifo, blk_strm, pointer</column>
<column name="blk_strm_num_data_valid">in, 6, ap_fifo, blk_strm, pointer</column>
<column name="blk_strm_fifo_cap">in, 6, ap_fifo, blk_strm, pointer</column>
<column name="h">in, 32, ap_none, h, scalar</column>
<column name="g">in, 32, ap_none, g, scalar</column>
<column name="f">in, 32, ap_none, f, scalar</column>
<column name="e_s">in, 32, ap_none, e_s, scalar</column>
<column name="a">in, 32, ap_none, a, scalar</column>
<column name="b">in, 32, ap_none, b, scalar</column>
<column name="c">in, 32, ap_none, c, scalar</column>
<column name="d">in, 32, ap_none, d, scalar</column>
<column name="add_ln65225_out">out, 32, ap_vld, add_ln65225_out, pointer</column>
<column name="add_ln65225_out_ap_vld">out, 1, ap_vld, add_ln65225_out, pointer</column>
<column name="add_ln652_124_out">out, 32, ap_vld, add_ln652_124_out, pointer</column>
<column name="add_ln652_124_out_ap_vld">out, 1, ap_vld, add_ln652_124_out, pointer</column>
<column name="add_ln652_223_out">out, 32, ap_vld, add_ln652_223_out, pointer</column>
<column name="add_ln652_223_out_ap_vld">out, 1, ap_vld, add_ln652_223_out, pointer</column>
<column name="add_ln652_322_out">out, 32, ap_vld, add_ln652_322_out, pointer</column>
<column name="add_ln652_322_out_ap_vld">out, 1, ap_vld, add_ln652_322_out, pointer</column>
<column name="add_ln65321_out">out, 32, ap_vld, add_ln65321_out, pointer</column>
<column name="add_ln65321_out_ap_vld">out, 1, ap_vld, add_ln65321_out, pointer</column>
<column name="add_ln653_120_out">out, 32, ap_vld, add_ln653_120_out, pointer</column>
<column name="add_ln653_120_out_ap_vld">out, 1, ap_vld, add_ln653_120_out, pointer</column>
<column name="add_ln653_219_out">out, 32, ap_vld, add_ln653_219_out, pointer</column>
<column name="add_ln653_219_out_ap_vld">out, 1, ap_vld, add_ln653_219_out, pointer</column>
<column name="add_ln653_318_out">out, 32, ap_vld, add_ln653_318_out, pointer</column>
<column name="add_ln653_318_out_ap_vld">out, 1, ap_vld, add_ln653_318_out, pointer</column>
</table>
</item>
</section>
</profile>
