<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file pop_timer_pop_timers_ax2.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Tue Mar 01 12:39:45 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/ShifT/GitHub/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk_2M5" 2.500000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   40.216MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_debug_keep_keep_2" 9.850000 MHz (8 errors)</FONT></A></LI>
</FONT>            4096 items scored, 8 timing errors detected.
Warning:   7.561MHz is the maximum frequency for this preference.

WARNING - trce: Bypassed output clock CLKOP frequency does not match input clock for clocks/PLL/PLLInst_0. If you desire to change the PLL frequency settings, please do so by regenerating your PLL module.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 375.134ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i5  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        probe_output_56  (to clk_2M5 +)

   Delay:              18.742ns  (40.1% logic, 59.9% route), 11 logic levels.

 Constraint Details:

     18.742ns physical path delay POPtimers/freepcounter/SLICE_207 to SLICE_476 meets
    400.000ns delay constraint less
      5.958ns skew and
      0.166ns DIN_SET requirement (totaling 393.876ns) by 375.134ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_207 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C4B.CLK to      R10C4B.Q1 POPtimers/freepcounter/SLICE_207 (from POPtimers/freepcounter/trigger)
ROUTE         7     4.234      R10C4B.Q1 to       R2C6C.A0 reveal_ist_21_N
C0TOFCO_DE  ---     1.023       R2C6C.A0 to      R2C6C.FCO POPtimers/SLICE_95
ROUTE         1     0.000      R2C6C.FCO to      R2C6D.FCI POPtimers/n8173
FCITOF1_DE  ---     0.643      R2C6D.FCI to       R2C6D.F1 POPtimers/SLICE_86
ROUTE         1     1.962       R2C6D.F1 to       R3C7D.B0 POPtimers/n26
C0TOFCO_DE  ---     1.023       R3C7D.B0 to      R3C7D.FCO POPtimers/SLICE_27
ROUTE         1     0.000      R3C7D.FCO to      R3C8A.FCI POPtimers/n8288
FCITOF0_DE  ---     0.585      R3C8A.FCI to       R3C8A.F0 POPtimers/SLICE_26
ROUTE         1     1.383       R3C8A.F0 to       R4C8A.A0 POPtimers/n8008
C0TOFCO_DE  ---     1.023       R4C8A.A0 to      R4C8A.FCO POPtimers/SLICE_46
ROUTE         1     0.000      R4C8A.FCO to      R4C8B.FCI POPtimers/n8266
FCITOFCO_D  ---     0.162      R4C8B.FCI to      R4C8B.FCO POPtimers/SLICE_45
ROUTE         1     0.000      R4C8B.FCO to      R4C8C.FCI POPtimers/n8267
FCITOF1_DE  ---     0.643      R4C8C.FCI to       R4C8C.F1 POPtimers/SLICE_44
ROUTE         2     1.847       R4C8C.F1 to       R5C8D.A1 POPtimers/Endofprobepulse[15]
C1TOFCO_DE  ---     0.889       R5C8D.A1 to      R5C8D.FCO POPtimers/probe2/SLICE_151
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI POPtimers/probe2/n8222
FCITOF0_DE  ---     0.585      R5C9A.FCI to       R5C9A.F0 POPtimers/probe2/SLICE_150
ROUTE         1     1.793       R5C9A.F0 to      R9C10C.C0 n1089
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 SLICE_476
ROUTE         1     0.000      R9C10C.F0 to     R9C10C.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   18.742   (40.1% logic, 59.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R10C8A.CLK clk_2M5
REG_DEL     ---     0.452     R10C8A.CLK to      R10C8A.Q0 POPtimers/SLICE_176
ROUTE         1     1.584      R10C8A.Q0 to      R7C12D.D0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12D.D0 to      R7C12D.F0 SLICE_523
ROUTE         8     3.427      R7C12D.F0 to     R10C4B.CLK POPtimers/freepcounter/trigger
                  --------
                    8.702   (23.4% logic, 76.6% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C10C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 375.134ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i5  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        probe_output_56  (to clk_2M5 +)

   Delay:              18.742ns  (40.1% logic, 59.9% route), 11 logic levels.

 Constraint Details:

     18.742ns physical path delay POPtimers/freepcounter/SLICE_207 to SLICE_476 meets
    400.000ns delay constraint less
      5.958ns skew and
      0.166ns DIN_SET requirement (totaling 393.876ns) by 375.134ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_207 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C4B.CLK to      R10C4B.Q1 POPtimers/freepcounter/SLICE_207 (from POPtimers/freepcounter/trigger)
ROUTE         7     4.234      R10C4B.Q1 to       R2C6C.A0 reveal_ist_21_N
C0TOFCO_DE  ---     1.023       R2C6C.A0 to      R2C6C.FCO POPtimers/SLICE_95
ROUTE         1     0.000      R2C6C.FCO to      R2C6D.FCI POPtimers/n8173
FCITOF1_DE  ---     0.643      R2C6D.FCI to       R2C6D.F1 POPtimers/SLICE_86
ROUTE         1     1.962       R2C6D.F1 to       R3C7D.B0 POPtimers/n26
C0TOFCO_DE  ---     1.023       R3C7D.B0 to      R3C7D.FCO POPtimers/SLICE_27
ROUTE         1     0.000      R3C7D.FCO to      R3C8A.FCI POPtimers/n8288
FCITOFCO_D  ---     0.162      R3C8A.FCI to      R3C8A.FCO POPtimers/SLICE_26
ROUTE         1     0.000      R3C8A.FCO to      R3C8B.FCI POPtimers/n8289
FCITOF0_DE  ---     0.585      R3C8B.FCI to       R3C8B.F0 POPtimers/SLICE_25
ROUTE         1     1.383       R3C8B.F0 to       R4C8B.A0 POPtimers/n8006
C0TOFCO_DE  ---     1.023       R4C8B.A0 to      R4C8B.FCO POPtimers/SLICE_45
ROUTE         1     0.000      R4C8B.FCO to      R4C8C.FCI POPtimers/n8267
FCITOF1_DE  ---     0.643      R4C8C.FCI to       R4C8C.F1 POPtimers/SLICE_44
ROUTE         2     1.847       R4C8C.F1 to       R5C8D.A1 POPtimers/Endofprobepulse[15]
C1TOFCO_DE  ---     0.889       R5C8D.A1 to      R5C8D.FCO POPtimers/probe2/SLICE_151
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI POPtimers/probe2/n8222
FCITOF0_DE  ---     0.585      R5C9A.FCI to       R5C9A.F0 POPtimers/probe2/SLICE_150
ROUTE         1     1.793       R5C9A.F0 to      R9C10C.C0 n1089
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 SLICE_476
ROUTE         1     0.000      R9C10C.F0 to     R9C10C.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   18.742   (40.1% logic, 59.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R10C8A.CLK clk_2M5
REG_DEL     ---     0.452     R10C8A.CLK to      R10C8A.Q0 POPtimers/SLICE_176
ROUTE         1     1.584      R10C8A.Q0 to      R7C12D.D0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12D.D0 to      R7C12D.F0 SLICE_523
ROUTE         8     3.427      R7C12D.F0 to     R10C4B.CLK POPtimers/freepcounter/trigger
                  --------
                    8.702   (23.4% logic, 76.6% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C10C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 375.210ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i5  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        probe_output_56  (to clk_2M5 +)

   Delay:              18.666ns  (39.9% logic, 60.1% route), 11 logic levels.

 Constraint Details:

     18.666ns physical path delay POPtimers/freepcounter/SLICE_207 to SLICE_476 meets
    400.000ns delay constraint less
      5.958ns skew and
      0.166ns DIN_SET requirement (totaling 393.876ns) by 375.210ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_207 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C4B.CLK to      R10C4B.Q1 POPtimers/freepcounter/SLICE_207 (from POPtimers/freepcounter/trigger)
ROUTE         7     4.234      R10C4B.Q1 to       R2C6C.A0 reveal_ist_21_N
C0TOFCO_DE  ---     1.023       R2C6C.A0 to      R2C6C.FCO POPtimers/SLICE_95
ROUTE         1     0.000      R2C6C.FCO to      R2C6D.FCI POPtimers/n8173
FCITOF1_DE  ---     0.643      R2C6D.FCI to       R2C6D.F1 POPtimers/SLICE_86
ROUTE         1     1.962       R2C6D.F1 to       R3C7D.B0 POPtimers/n26
C0TOFCO_DE  ---     1.023       R3C7D.B0 to      R3C7D.FCO POPtimers/SLICE_27
ROUTE         1     0.000      R3C7D.FCO to      R3C8A.FCI POPtimers/n8288
FCITOF1_DE  ---     0.643      R3C8A.FCI to       R3C8A.F1 POPtimers/SLICE_26
ROUTE         1     1.383       R3C8A.F1 to       R4C8A.A1 POPtimers/n8007
C1TOFCO_DE  ---     0.889       R4C8A.A1 to      R4C8A.FCO POPtimers/SLICE_46
ROUTE         1     0.000      R4C8A.FCO to      R4C8B.FCI POPtimers/n8266
FCITOFCO_D  ---     0.162      R4C8B.FCI to      R4C8B.FCO POPtimers/SLICE_45
ROUTE         1     0.000      R4C8B.FCO to      R4C8C.FCI POPtimers/n8267
FCITOF1_DE  ---     0.643      R4C8C.FCI to       R4C8C.F1 POPtimers/SLICE_44
ROUTE         2     1.847       R4C8C.F1 to       R5C8D.A1 POPtimers/Endofprobepulse[15]
C1TOFCO_DE  ---     0.889       R5C8D.A1 to      R5C8D.FCO POPtimers/probe2/SLICE_151
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI POPtimers/probe2/n8222
FCITOF0_DE  ---     0.585      R5C9A.FCI to       R5C9A.F0 POPtimers/probe2/SLICE_150
ROUTE         1     1.793       R5C9A.F0 to      R9C10C.C0 n1089
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 SLICE_476
ROUTE         1     0.000      R9C10C.F0 to     R9C10C.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   18.666   (39.9% logic, 60.1% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R10C8A.CLK clk_2M5
REG_DEL     ---     0.452     R10C8A.CLK to      R10C8A.Q0 POPtimers/SLICE_176
ROUTE         1     1.584      R10C8A.Q0 to      R7C12D.D0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12D.D0 to      R7C12D.F0 SLICE_523
ROUTE         8     3.427      R7C12D.F0 to     R10C4B.CLK POPtimers/freepcounter/trigger
                  --------
                    8.702   (23.4% logic, 76.6% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C10C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 375.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i5  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        probe_output_56  (to clk_2M5 +)

   Delay:              18.597ns  (40.3% logic, 59.7% route), 12 logic levels.

 Constraint Details:

     18.597ns physical path delay POPtimers/freepcounter/SLICE_207 to SLICE_476 meets
    400.000ns delay constraint less
      5.958ns skew and
      0.166ns DIN_SET requirement (totaling 393.876ns) by 375.279ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_207 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C4B.CLK to      R10C4B.Q1 POPtimers/freepcounter/SLICE_207 (from POPtimers/freepcounter/trigger)
ROUTE         7     4.234      R10C4B.Q1 to       R2C6C.A0 reveal_ist_21_N
C0TOFCO_DE  ---     1.023       R2C6C.A0 to      R2C6C.FCO POPtimers/SLICE_95
ROUTE         1     0.000      R2C6C.FCO to      R2C6D.FCI POPtimers/n8173
FCITOF0_DE  ---     0.585      R2C6D.FCI to       R2C6D.F0 POPtimers/SLICE_86
ROUTE         1     1.847       R2C6D.F0 to       R3C7C.B1 POPtimers/n27
C1TOFCO_DE  ---     0.889       R3C7C.B1 to      R3C7C.FCO POPtimers/SLICE_28
ROUTE         1     0.000      R3C7C.FCO to      R3C7D.FCI POPtimers/n8287
FCITOF0_DE  ---     0.585      R3C7D.FCI to       R3C7D.F0 POPtimers/SLICE_27
ROUTE         1     1.383       R3C7D.F0 to       R4C7D.A0 POPtimers/n8010
C0TOFCO_DE  ---     1.023       R4C7D.A0 to      R4C7D.FCO POPtimers/SLICE_47
ROUTE         1     0.000      R4C7D.FCO to      R4C8A.FCI POPtimers/n8265
FCITOFCO_D  ---     0.162      R4C8A.FCI to      R4C8A.FCO POPtimers/SLICE_46
ROUTE         1     0.000      R4C8A.FCO to      R4C8B.FCI POPtimers/n8266
FCITOFCO_D  ---     0.162      R4C8B.FCI to      R4C8B.FCO POPtimers/SLICE_45
ROUTE         1     0.000      R4C8B.FCO to      R4C8C.FCI POPtimers/n8267
FCITOF1_DE  ---     0.643      R4C8C.FCI to       R4C8C.F1 POPtimers/SLICE_44
ROUTE         2     1.847       R4C8C.F1 to       R5C8D.A1 POPtimers/Endofprobepulse[15]
C1TOFCO_DE  ---     0.889       R5C8D.A1 to      R5C8D.FCO POPtimers/probe2/SLICE_151
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI POPtimers/probe2/n8222
FCITOF0_DE  ---     0.585      R5C9A.FCI to       R5C9A.F0 POPtimers/probe2/SLICE_150
ROUTE         1     1.793       R5C9A.F0 to      R9C10C.C0 n1089
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 SLICE_476
ROUTE         1     0.000      R9C10C.F0 to     R9C10C.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   18.597   (40.3% logic, 59.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R10C8A.CLK clk_2M5
REG_DEL     ---     0.452     R10C8A.CLK to      R10C8A.Q0 POPtimers/SLICE_176
ROUTE         1     1.584      R10C8A.Q0 to      R7C12D.D0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12D.D0 to      R7C12D.F0 SLICE_523
ROUTE         8     3.427      R7C12D.F0 to     R10C4B.CLK POPtimers/freepcounter/trigger
                  --------
                    8.702   (23.4% logic, 76.6% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C10C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 375.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i5  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        probe_output_56  (to clk_2M5 +)

   Delay:              18.597ns  (40.3% logic, 59.7% route), 12 logic levels.

 Constraint Details:

     18.597ns physical path delay POPtimers/freepcounter/SLICE_207 to SLICE_476 meets
    400.000ns delay constraint less
      5.958ns skew and
      0.166ns DIN_SET requirement (totaling 393.876ns) by 375.279ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_207 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C4B.CLK to      R10C4B.Q1 POPtimers/freepcounter/SLICE_207 (from POPtimers/freepcounter/trigger)
ROUTE         7     4.234      R10C4B.Q1 to       R2C6C.A0 reveal_ist_21_N
C0TOFCO_DE  ---     1.023       R2C6C.A0 to      R2C6C.FCO POPtimers/SLICE_95
ROUTE         1     0.000      R2C6C.FCO to      R2C6D.FCI POPtimers/n8173
FCITOF0_DE  ---     0.585      R2C6D.FCI to       R2C6D.F0 POPtimers/SLICE_86
ROUTE         1     1.847       R2C6D.F0 to       R3C7C.B1 POPtimers/n27
C1TOFCO_DE  ---     0.889       R3C7C.B1 to      R3C7C.FCO POPtimers/SLICE_28
ROUTE         1     0.000      R3C7C.FCO to      R3C7D.FCI POPtimers/n8287
FCITOFCO_D  ---     0.162      R3C7D.FCI to      R3C7D.FCO POPtimers/SLICE_27
ROUTE         1     0.000      R3C7D.FCO to      R3C8A.FCI POPtimers/n8288
FCITOF0_DE  ---     0.585      R3C8A.FCI to       R3C8A.F0 POPtimers/SLICE_26
ROUTE         1     1.383       R3C8A.F0 to       R4C8A.A0 POPtimers/n8008
C0TOFCO_DE  ---     1.023       R4C8A.A0 to      R4C8A.FCO POPtimers/SLICE_46
ROUTE         1     0.000      R4C8A.FCO to      R4C8B.FCI POPtimers/n8266
FCITOFCO_D  ---     0.162      R4C8B.FCI to      R4C8B.FCO POPtimers/SLICE_45
ROUTE         1     0.000      R4C8B.FCO to      R4C8C.FCI POPtimers/n8267
FCITOF1_DE  ---     0.643      R4C8C.FCI to       R4C8C.F1 POPtimers/SLICE_44
ROUTE         2     1.847       R4C8C.F1 to       R5C8D.A1 POPtimers/Endofprobepulse[15]
C1TOFCO_DE  ---     0.889       R5C8D.A1 to      R5C8D.FCO POPtimers/probe2/SLICE_151
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI POPtimers/probe2/n8222
FCITOF0_DE  ---     0.585      R5C9A.FCI to       R5C9A.F0 POPtimers/probe2/SLICE_150
ROUTE         1     1.793       R5C9A.F0 to      R9C10C.C0 n1089
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 SLICE_476
ROUTE         1     0.000      R9C10C.F0 to     R9C10C.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   18.597   (40.3% logic, 59.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R10C8A.CLK clk_2M5
REG_DEL     ---     0.452     R10C8A.CLK to      R10C8A.Q0 POPtimers/SLICE_176
ROUTE         1     1.584      R10C8A.Q0 to      R7C12D.D0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12D.D0 to      R7C12D.F0 SLICE_523
ROUTE         8     3.427      R7C12D.F0 to     R10C4B.CLK POPtimers/freepcounter/trigger
                  --------
                    8.702   (23.4% logic, 76.6% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C10C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 375.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i5  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        probe_output_56  (to clk_2M5 +)

   Delay:              18.597ns  (40.3% logic, 59.7% route), 12 logic levels.

 Constraint Details:

     18.597ns physical path delay POPtimers/freepcounter/SLICE_207 to SLICE_476 meets
    400.000ns delay constraint less
      5.958ns skew and
      0.166ns DIN_SET requirement (totaling 393.876ns) by 375.279ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_207 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C4B.CLK to      R10C4B.Q1 POPtimers/freepcounter/SLICE_207 (from POPtimers/freepcounter/trigger)
ROUTE         7     4.234      R10C4B.Q1 to       R2C6C.A0 reveal_ist_21_N
C0TOFCO_DE  ---     1.023       R2C6C.A0 to      R2C6C.FCO POPtimers/SLICE_95
ROUTE         1     0.000      R2C6C.FCO to      R2C6D.FCI POPtimers/n8173
FCITOF0_DE  ---     0.585      R2C6D.FCI to       R2C6D.F0 POPtimers/SLICE_86
ROUTE         1     1.847       R2C6D.F0 to       R3C7C.B1 POPtimers/n27
C1TOFCO_DE  ---     0.889       R3C7C.B1 to      R3C7C.FCO POPtimers/SLICE_28
ROUTE         1     0.000      R3C7C.FCO to      R3C7D.FCI POPtimers/n8287
FCITOFCO_D  ---     0.162      R3C7D.FCI to      R3C7D.FCO POPtimers/SLICE_27
ROUTE         1     0.000      R3C7D.FCO to      R3C8A.FCI POPtimers/n8288
FCITOFCO_D  ---     0.162      R3C8A.FCI to      R3C8A.FCO POPtimers/SLICE_26
ROUTE         1     0.000      R3C8A.FCO to      R3C8B.FCI POPtimers/n8289
FCITOF0_DE  ---     0.585      R3C8B.FCI to       R3C8B.F0 POPtimers/SLICE_25
ROUTE         1     1.383       R3C8B.F0 to       R4C8B.A0 POPtimers/n8006
C0TOFCO_DE  ---     1.023       R4C8B.A0 to      R4C8B.FCO POPtimers/SLICE_45
ROUTE         1     0.000      R4C8B.FCO to      R4C8C.FCI POPtimers/n8267
FCITOF1_DE  ---     0.643      R4C8C.FCI to       R4C8C.F1 POPtimers/SLICE_44
ROUTE         2     1.847       R4C8C.F1 to       R5C8D.A1 POPtimers/Endofprobepulse[15]
C1TOFCO_DE  ---     0.889       R5C8D.A1 to      R5C8D.FCO POPtimers/probe2/SLICE_151
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI POPtimers/probe2/n8222
FCITOF0_DE  ---     0.585      R5C9A.FCI to       R5C9A.F0 POPtimers/probe2/SLICE_150
ROUTE         1     1.793       R5C9A.F0 to      R9C10C.C0 n1089
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 SLICE_476
ROUTE         1     0.000      R9C10C.F0 to     R9C10C.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   18.597   (40.3% logic, 59.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R10C8A.CLK clk_2M5
REG_DEL     ---     0.452     R10C8A.CLK to      R10C8A.Q0 POPtimers/SLICE_176
ROUTE         1     1.584      R10C8A.Q0 to      R7C12D.D0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12D.D0 to      R7C12D.F0 SLICE_523
ROUTE         8     3.427      R7C12D.F0 to     R10C4B.CLK POPtimers/freepcounter/trigger
                  --------
                    8.702   (23.4% logic, 76.6% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C10C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 375.355ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i5  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        probe_output_56  (to clk_2M5 +)

   Delay:              18.521ns  (40.0% logic, 60.0% route), 12 logic levels.

 Constraint Details:

     18.521ns physical path delay POPtimers/freepcounter/SLICE_207 to SLICE_476 meets
    400.000ns delay constraint less
      5.958ns skew and
      0.166ns DIN_SET requirement (totaling 393.876ns) by 375.355ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_207 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C4B.CLK to      R10C4B.Q1 POPtimers/freepcounter/SLICE_207 (from POPtimers/freepcounter/trigger)
ROUTE         7     4.234      R10C4B.Q1 to       R2C6C.A0 reveal_ist_21_N
C0TOFCO_DE  ---     1.023       R2C6C.A0 to      R2C6C.FCO POPtimers/SLICE_95
ROUTE         1     0.000      R2C6C.FCO to      R2C6D.FCI POPtimers/n8173
FCITOF0_DE  ---     0.585      R2C6D.FCI to       R2C6D.F0 POPtimers/SLICE_86
ROUTE         1     1.847       R2C6D.F0 to       R3C7C.B1 POPtimers/n27
C1TOFCO_DE  ---     0.889       R3C7C.B1 to      R3C7C.FCO POPtimers/SLICE_28
ROUTE         1     0.000      R3C7C.FCO to      R3C7D.FCI POPtimers/n8287
FCITOFCO_D  ---     0.162      R3C7D.FCI to      R3C7D.FCO POPtimers/SLICE_27
ROUTE         1     0.000      R3C7D.FCO to      R3C8A.FCI POPtimers/n8288
FCITOF1_DE  ---     0.643      R3C8A.FCI to       R3C8A.F1 POPtimers/SLICE_26
ROUTE         1     1.383       R3C8A.F1 to       R4C8A.A1 POPtimers/n8007
C1TOFCO_DE  ---     0.889       R4C8A.A1 to      R4C8A.FCO POPtimers/SLICE_46
ROUTE         1     0.000      R4C8A.FCO to      R4C8B.FCI POPtimers/n8266
FCITOFCO_D  ---     0.162      R4C8B.FCI to      R4C8B.FCO POPtimers/SLICE_45
ROUTE         1     0.000      R4C8B.FCO to      R4C8C.FCI POPtimers/n8267
FCITOF1_DE  ---     0.643      R4C8C.FCI to       R4C8C.F1 POPtimers/SLICE_44
ROUTE         2     1.847       R4C8C.F1 to       R5C8D.A1 POPtimers/Endofprobepulse[15]
C1TOFCO_DE  ---     0.889       R5C8D.A1 to      R5C8D.FCO POPtimers/probe2/SLICE_151
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI POPtimers/probe2/n8222
FCITOF0_DE  ---     0.585      R5C9A.FCI to       R5C9A.F0 POPtimers/probe2/SLICE_150
ROUTE         1     1.793       R5C9A.F0 to      R9C10C.C0 n1089
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 SLICE_476
ROUTE         1     0.000      R9C10C.F0 to     R9C10C.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   18.521   (40.0% logic, 60.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R10C8A.CLK clk_2M5
REG_DEL     ---     0.452     R10C8A.CLK to      R10C8A.Q0 POPtimers/SLICE_176
ROUTE         1     1.584      R10C8A.Q0 to      R7C12D.D0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12D.D0 to      R7C12D.F0 SLICE_523
ROUTE         8     3.427      R7C12D.F0 to     R10C4B.CLK POPtimers/freepcounter/trigger
                  --------
                    8.702   (23.4% logic, 76.6% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C10C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 375.355ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i5  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        probe_output_56  (to clk_2M5 +)

   Delay:              18.521ns  (40.0% logic, 60.0% route), 12 logic levels.

 Constraint Details:

     18.521ns physical path delay POPtimers/freepcounter/SLICE_207 to SLICE_476 meets
    400.000ns delay constraint less
      5.958ns skew and
      0.166ns DIN_SET requirement (totaling 393.876ns) by 375.355ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_207 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C4B.CLK to      R10C4B.Q1 POPtimers/freepcounter/SLICE_207 (from POPtimers/freepcounter/trigger)
ROUTE         7     4.234      R10C4B.Q1 to       R2C6C.A0 reveal_ist_21_N
C0TOFCO_DE  ---     1.023       R2C6C.A0 to      R2C6C.FCO POPtimers/SLICE_95
ROUTE         1     0.000      R2C6C.FCO to      R2C6D.FCI POPtimers/n8173
FCITOF0_DE  ---     0.585      R2C6D.FCI to       R2C6D.F0 POPtimers/SLICE_86
ROUTE         1     1.847       R2C6D.F0 to       R3C7C.B1 POPtimers/n27
C1TOFCO_DE  ---     0.889       R3C7C.B1 to      R3C7C.FCO POPtimers/SLICE_28
ROUTE         1     0.000      R3C7C.FCO to      R3C7D.FCI POPtimers/n8287
FCITOF1_DE  ---     0.643      R3C7D.FCI to       R3C7D.F1 POPtimers/SLICE_27
ROUTE         1     1.383       R3C7D.F1 to       R4C7D.A1 POPtimers/n8009
C1TOFCO_DE  ---     0.889       R4C7D.A1 to      R4C7D.FCO POPtimers/SLICE_47
ROUTE         1     0.000      R4C7D.FCO to      R4C8A.FCI POPtimers/n8265
FCITOFCO_D  ---     0.162      R4C8A.FCI to      R4C8A.FCO POPtimers/SLICE_46
ROUTE         1     0.000      R4C8A.FCO to      R4C8B.FCI POPtimers/n8266
FCITOFCO_D  ---     0.162      R4C8B.FCI to      R4C8B.FCO POPtimers/SLICE_45
ROUTE         1     0.000      R4C8B.FCO to      R4C8C.FCI POPtimers/n8267
FCITOF1_DE  ---     0.643      R4C8C.FCI to       R4C8C.F1 POPtimers/SLICE_44
ROUTE         2     1.847       R4C8C.F1 to       R5C8D.A1 POPtimers/Endofprobepulse[15]
C1TOFCO_DE  ---     0.889       R5C8D.A1 to      R5C8D.FCO POPtimers/probe2/SLICE_151
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI POPtimers/probe2/n8222
FCITOF0_DE  ---     0.585      R5C9A.FCI to       R5C9A.F0 POPtimers/probe2/SLICE_150
ROUTE         1     1.793       R5C9A.F0 to      R9C10C.C0 n1089
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 SLICE_476
ROUTE         1     0.000      R9C10C.F0 to     R9C10C.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   18.521   (40.0% logic, 60.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R10C8A.CLK clk_2M5
REG_DEL     ---     0.452     R10C8A.CLK to      R10C8A.Q0 POPtimers/SLICE_176
ROUTE         1     1.584      R10C8A.Q0 to      R7C12D.D0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12D.D0 to      R7C12D.F0 SLICE_523
ROUTE         8     3.427      R7C12D.F0 to     R10C4B.CLK POPtimers/freepcounter/trigger
                  --------
                    8.702   (23.4% logic, 76.6% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C10C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 375.366ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i1  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        probe_output_56  (to clk_2M5 +)

   Delay:              18.912ns  (40.2% logic, 59.8% route), 14 logic levels.

 Constraint Details:

     18.912ns physical path delay POPtimers/piecounter/SLICE_175 to SLICE_476 meets
    400.000ns delay constraint less
      5.556ns skew and
      0.166ns DIN_SET requirement (totaling 394.278ns) by 375.366ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_175 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C8B.CLK to      R10C8B.Q0 POPtimers/piecounter/SLICE_175 (from POPtimers/piecounter/trigger)
ROUTE         8     4.131      R10C8B.Q0 to       R4C5A.B1 reveal_ist_61_N
C1TOFCO_DE  ---     0.889       R4C5A.B1 to      R4C5A.FCO POPtimers/SLICE_111
ROUTE         1     0.000      R4C5A.FCO to      R4C5B.FCI POPtimers/n8341
FCITOFCO_D  ---     0.162      R4C5B.FCI to      R4C5B.FCO POPtimers/SLICE_105
ROUTE         1     0.000      R4C5B.FCO to      R4C5C.FCI POPtimers/n8342
FCITOF0_DE  ---     0.585      R4C5C.FCI to       R4C5C.F0 POPtimers/SLICE_103
ROUTE         1     1.696       R4C5C.F0 to       R3C7B.A1 POPtimers/n13
C1TOFCO_DE  ---     0.889       R3C7B.A1 to      R3C7B.FCO POPtimers/SLICE_29
ROUTE         1     0.000      R3C7B.FCO to      R3C7C.FCI POPtimers/n8286
FCITOF1_DE  ---     0.643      R3C7C.FCI to       R3C7C.F1 POPtimers/SLICE_28
ROUTE         1     1.838       R3C7C.F1 to       R4C7C.B1 POPtimers/n8011
C1TOFCO_DE  ---     0.889       R4C7C.B1 to      R4C7C.FCO POPtimers/SLICE_51
ROUTE         1     0.000      R4C7C.FCO to      R4C7D.FCI POPtimers/n8264
FCITOFCO_D  ---     0.162      R4C7D.FCI to      R4C7D.FCO POPtimers/SLICE_47
ROUTE         1     0.000      R4C7D.FCO to      R4C8A.FCI POPtimers/n8265
FCITOFCO_D  ---     0.162      R4C8A.FCI to      R4C8A.FCO POPtimers/SLICE_46
ROUTE         1     0.000      R4C8A.FCO to      R4C8B.FCI POPtimers/n8266
FCITOFCO_D  ---     0.162      R4C8B.FCI to      R4C8B.FCO POPtimers/SLICE_45
ROUTE         1     0.000      R4C8B.FCO to      R4C8C.FCI POPtimers/n8267
FCITOF1_DE  ---     0.643      R4C8C.FCI to       R4C8C.F1 POPtimers/SLICE_44
ROUTE         2     1.847       R4C8C.F1 to       R5C8D.A1 POPtimers/Endofprobepulse[15]
C1TOFCO_DE  ---     0.889       R5C8D.A1 to      R5C8D.FCO POPtimers/probe2/SLICE_151
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI POPtimers/probe2/n8222
FCITOF0_DE  ---     0.585      R5C9A.FCI to       R5C9A.F0 POPtimers/probe2/SLICE_150
ROUTE         1     1.793       R5C9A.F0 to      R9C10C.C0 n1089
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 SLICE_476
ROUTE         1     0.000      R9C10C.F0 to     R9C10C.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   18.912   (40.2% logic, 59.8% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to      R8C5A.CLK clk_2M5
REG_DEL     ---     0.452      R8C5A.CLK to       R8C5A.Q0 POPtimers/SLICE_163
ROUTE         1     1.460       R8C5A.Q0 to      R7C12A.D1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12A.D1 to      R7C12A.F1 SLICE_524
ROUTE         9     3.149      R7C12A.F1 to     R10C8B.CLK POPtimers/piecounter/trigger
                  --------
                    8.300   (24.6% logic, 75.4% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C10C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 375.430ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i5  (from POPtimers/freepcounter/trigger +)
   Destination:    FF         Data in        probe_output_56  (to clk_2M5 +)

   Delay:              18.446ns  (40.6% logic, 59.4% route), 12 logic levels.

 Constraint Details:

     18.446ns physical path delay POPtimers/freepcounter/SLICE_207 to SLICE_476 meets
    400.000ns delay constraint less
      5.958ns skew and
      0.166ns DIN_SET requirement (totaling 393.876ns) by 375.430ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_207 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C4B.CLK to      R10C4B.Q1 POPtimers/freepcounter/SLICE_207 (from POPtimers/freepcounter/trigger)
ROUTE         7     4.234      R10C4B.Q1 to       R2C6C.A0 reveal_ist_21_N
C0TOFCO_DE  ---     1.023       R2C6C.A0 to      R2C6C.FCO POPtimers/SLICE_95
ROUTE         1     0.000      R2C6C.FCO to      R2C6D.FCI POPtimers/n8173
FCITOFCO_D  ---     0.162      R2C6D.FCI to      R2C6D.FCO POPtimers/SLICE_86
ROUTE         1     0.000      R2C6D.FCO to      R2C7A.FCI POPtimers/n8174
FCITOFCO_D  ---     0.162      R2C7A.FCI to      R2C7A.FCO POPtimers/SLICE_83
ROUTE         1     0.000      R2C7A.FCO to      R2C7B.FCI POPtimers/n8175
FCITOF0_DE  ---     0.585      R2C7B.FCI to       R2C7B.F0 POPtimers/SLICE_82
ROUTE         1     1.696       R2C7B.F0 to       R3C8A.A1 POPtimers/n23
C1TOFCO_DE  ---     0.889       R3C8A.A1 to      R3C8A.FCO POPtimers/SLICE_26
ROUTE         1     0.000      R3C8A.FCO to      R3C8B.FCI POPtimers/n8289
FCITOF0_DE  ---     0.585      R3C8B.FCI to       R3C8B.F0 POPtimers/SLICE_25
ROUTE         1     1.383       R3C8B.F0 to       R4C8B.A0 POPtimers/n8006
C0TOFCO_DE  ---     1.023       R4C8B.A0 to      R4C8B.FCO POPtimers/SLICE_45
ROUTE         1     0.000      R4C8B.FCO to      R4C8C.FCI POPtimers/n8267
FCITOF1_DE  ---     0.643      R4C8C.FCI to       R4C8C.F1 POPtimers/SLICE_44
ROUTE         2     1.847       R4C8C.F1 to       R5C8D.A1 POPtimers/Endofprobepulse[15]
C1TOFCO_DE  ---     0.889       R5C8D.A1 to      R5C8D.FCO POPtimers/probe2/SLICE_151
ROUTE         1     0.000      R5C8D.FCO to      R5C9A.FCI POPtimers/probe2/n8222
FCITOF0_DE  ---     0.585      R5C9A.FCI to       R5C9A.F0 POPtimers/probe2/SLICE_150
ROUTE         1     1.793       R5C9A.F0 to      R9C10C.C0 n1089
CTOF_DEL    ---     0.495      R9C10C.C0 to      R9C10C.F0 SLICE_476
ROUTE         1     0.000      R9C10C.F0 to     R9C10C.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   18.446   (40.6% logic, 59.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/freepcounter/SLICE_207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R10C8A.CLK clk_2M5
REG_DEL     ---     0.452     R10C8A.CLK to      R10C8A.Q0 POPtimers/SLICE_176
ROUTE         1     1.584      R10C8A.Q0 to      R7C12D.D0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12D.D0 to      R7C12D.F0 SLICE_523
ROUTE         8     3.427      R7C12D.F0 to     R10C4B.CLK POPtimers/freepcounter/trigger
                  --------
                    8.702   (23.4% logic, 76.6% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C10C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.

Report:   40.216MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_debug_keep_keep_2" 9.850000 MHz ;
            4096 items scored, 8 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.922ns (weighted slack = -30.730ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/gatedcount_i0  (from clk_2M5 -)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d1[0]_59  (to clk_debug_keep_keep_2 +)

   Delay:               4.599ns  (69.4% logic, 30.6% route), 10 logic levels.

 Constraint Details:

      4.599ns physical path delay POPtimers/SLICE_189 to SLICE_185 exceeds
      (delay constraint based on source clock period of 400.000ns and destination clock period of 101.523ns)
      3.046ns delay constraint less
     -0.797ns skew and
      0.166ns DIN_SET requirement (totaling 3.677ns) by 0.922ns

 Physical Path Details:

      Data path POPtimers/SLICE_189 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C10A.CLK to      R3C10A.Q0 POPtimers/SLICE_189 (from clk_2M5)
ROUTE         7     1.396      R3C10A.Q0 to       R3C9A.A0 POPtimers/gatedcount[0]
C0TOFCO_DE  ---     1.023       R3C9A.A0 to      R3C9A.FCO POPtimers/SLICE_193
ROUTE         1     0.000      R3C9A.FCO to      R3C9B.FCI POPtimers/loopcounter/n8163
FCITOFCO_D  ---     0.162      R3C9B.FCI to      R3C9B.FCO POPtimers/SLICE_192
ROUTE         1     0.000      R3C9B.FCO to      R3C9C.FCI POPtimers/loopcounter/n8164
FCITOFCO_D  ---     0.162      R3C9C.FCI to      R3C9C.FCO POPtimers/SLICE_191
ROUTE         1     0.000      R3C9C.FCO to      R3C9D.FCI POPtimers/loopcounter/n8165
FCITOFCO_D  ---     0.162      R3C9D.FCI to      R3C9D.FCO POPtimers/SLICE_190
ROUTE         1     0.000      R3C9D.FCO to     R3C10A.FCI POPtimers/loopcounter/n8166
FCITOFCO_D  ---     0.162     R3C10A.FCI to     R3C10A.FCO POPtimers/SLICE_189
ROUTE         1     0.000     R3C10A.FCO to     R3C10B.FCI POPtimers/loopcounter/n8167
FCITOFCO_D  ---     0.162     R3C10B.FCI to     R3C10B.FCO POPtimers/SLICE_188
ROUTE         1     0.000     R3C10B.FCO to     R3C10C.FCI POPtimers/loopcounter/n8168
FCITOFCO_D  ---     0.162     R3C10C.FCI to     R3C10C.FCO POPtimers/SLICE_187
ROUTE         1     0.000     R3C10C.FCO to     R3C10D.FCI POPtimers/loopcounter/n8169
FCITOFCO_D  ---     0.162     R3C10D.FCI to     R3C10D.FCO POPtimers/SLICE_186
ROUTE         1     0.000     R3C10D.FCO to     R3C11A.FCI POPtimers/loopcounter/n8170
FCITOF0_DE  ---     0.585     R3C11A.FCI to      R3C11A.F0 SLICE_185
ROUTE         2     0.009      R3C11A.F0 to     R3C11A.DI0 reveal_ist_65_N (to clk_debug_keep_keep_2)
                  --------
                    4.599   (69.4% logic, 30.6% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R3C10A.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     3.541        OSC.OSC to     R3C11A.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.400ns (weighted slack = -13.332ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/gatedcount_i1  (from clk_2M5 -)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d1[0]_59  (to clk_debug_keep_keep_2 +)

   Delay:               4.077ns  (75.1% logic, 24.9% route), 10 logic levels.

 Constraint Details:

      4.077ns physical path delay POPtimers/SLICE_189 to SLICE_185 exceeds
      (delay constraint based on source clock period of 400.000ns and destination clock period of 101.523ns)
      3.046ns delay constraint less
     -0.797ns skew and
      0.166ns DIN_SET requirement (totaling 3.677ns) by 0.400ns

 Physical Path Details:

      Data path POPtimers/SLICE_189 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C10A.CLK to      R3C10A.Q1 POPtimers/SLICE_189 (from clk_2M5)
ROUTE         8     1.008      R3C10A.Q1 to       R3C9A.B1 POPtimers/gatedcount[1]
C1TOFCO_DE  ---     0.889       R3C9A.B1 to      R3C9A.FCO POPtimers/SLICE_193
ROUTE         1     0.000      R3C9A.FCO to      R3C9B.FCI POPtimers/loopcounter/n8163
FCITOFCO_D  ---     0.162      R3C9B.FCI to      R3C9B.FCO POPtimers/SLICE_192
ROUTE         1     0.000      R3C9B.FCO to      R3C9C.FCI POPtimers/loopcounter/n8164
FCITOFCO_D  ---     0.162      R3C9C.FCI to      R3C9C.FCO POPtimers/SLICE_191
ROUTE         1     0.000      R3C9C.FCO to      R3C9D.FCI POPtimers/loopcounter/n8165
FCITOFCO_D  ---     0.162      R3C9D.FCI to      R3C9D.FCO POPtimers/SLICE_190
ROUTE         1     0.000      R3C9D.FCO to     R3C10A.FCI POPtimers/loopcounter/n8166
FCITOFCO_D  ---     0.162     R3C10A.FCI to     R3C10A.FCO POPtimers/SLICE_189
ROUTE         1     0.000     R3C10A.FCO to     R3C10B.FCI POPtimers/loopcounter/n8167
FCITOFCO_D  ---     0.162     R3C10B.FCI to     R3C10B.FCO POPtimers/SLICE_188
ROUTE         1     0.000     R3C10B.FCO to     R3C10C.FCI POPtimers/loopcounter/n8168
FCITOFCO_D  ---     0.162     R3C10C.FCI to     R3C10C.FCO POPtimers/SLICE_187
ROUTE         1     0.000     R3C10C.FCO to     R3C10D.FCI POPtimers/loopcounter/n8169
FCITOFCO_D  ---     0.162     R3C10D.FCI to     R3C10D.FCO POPtimers/SLICE_186
ROUTE         1     0.000     R3C10D.FCO to     R3C11A.FCI POPtimers/loopcounter/n8170
FCITOF0_DE  ---     0.585     R3C11A.FCI to      R3C11A.F0 SLICE_185
ROUTE         2     0.009      R3C11A.F0 to     R3C11A.DI0 reveal_ist_65_N (to clk_debug_keep_keep_2)
                  --------
                    4.077   (75.1% logic, 24.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R3C10A.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     3.541        OSC.OSC to     R3C11A.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.375ns (weighted slack = -12.499ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/gatedcount_i2  (from clk_2M5 -)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d1[0]_59  (to clk_debug_keep_keep_2 +)

   Delay:               4.052ns  (74.8% logic, 25.2% route), 9 logic levels.

 Constraint Details:

      4.052ns physical path delay POPtimers/SLICE_193 to SLICE_185 exceeds
      (delay constraint based on source clock period of 400.000ns and destination clock period of 101.523ns)
      3.046ns delay constraint less
     -0.797ns skew and
      0.166ns DIN_SET requirement (totaling 3.677ns) by 0.375ns

 Physical Path Details:

      Data path POPtimers/SLICE_193 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9A.CLK to       R3C9A.Q0 POPtimers/SLICE_193 (from clk_2M5)
ROUTE         8     1.011       R3C9A.Q0 to       R3C9B.B0 POPtimers/gatedcount[2]
C0TOFCO_DE  ---     1.023       R3C9B.B0 to      R3C9B.FCO POPtimers/SLICE_192
ROUTE         1     0.000      R3C9B.FCO to      R3C9C.FCI POPtimers/loopcounter/n8164
FCITOFCO_D  ---     0.162      R3C9C.FCI to      R3C9C.FCO POPtimers/SLICE_191
ROUTE         1     0.000      R3C9C.FCO to      R3C9D.FCI POPtimers/loopcounter/n8165
FCITOFCO_D  ---     0.162      R3C9D.FCI to      R3C9D.FCO POPtimers/SLICE_190
ROUTE         1     0.000      R3C9D.FCO to     R3C10A.FCI POPtimers/loopcounter/n8166
FCITOFCO_D  ---     0.162     R3C10A.FCI to     R3C10A.FCO POPtimers/SLICE_189
ROUTE         1     0.000     R3C10A.FCO to     R3C10B.FCI POPtimers/loopcounter/n8167
FCITOFCO_D  ---     0.162     R3C10B.FCI to     R3C10B.FCO POPtimers/SLICE_188
ROUTE         1     0.000     R3C10B.FCO to     R3C10C.FCI POPtimers/loopcounter/n8168
FCITOFCO_D  ---     0.162     R3C10C.FCI to     R3C10C.FCO POPtimers/SLICE_187
ROUTE         1     0.000     R3C10C.FCO to     R3C10D.FCI POPtimers/loopcounter/n8169
FCITOFCO_D  ---     0.162     R3C10D.FCI to     R3C10D.FCO POPtimers/SLICE_186
ROUTE         1     0.000     R3C10D.FCO to     R3C11A.FCI POPtimers/loopcounter/n8170
FCITOF0_DE  ---     0.585     R3C11A.FCI to      R3C11A.F0 SLICE_185
ROUTE         2     0.009      R3C11A.F0 to     R3C11A.DI0 reveal_ist_65_N (to clk_debug_keep_keep_2)
                  --------
                    4.052   (74.8% logic, 25.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to      R3C9A.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     3.541        OSC.OSC to     R3C11A.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.213ns (weighted slack = -7.099ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/gatedcount_i4  (from clk_2M5 -)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d1[0]_59  (to clk_debug_keep_keep_2 +)

   Delay:               3.890ns  (73.8% logic, 26.2% route), 8 logic levels.

 Constraint Details:

      3.890ns physical path delay POPtimers/SLICE_192 to SLICE_185 exceeds
      (delay constraint based on source clock period of 400.000ns and destination clock period of 101.523ns)
      3.046ns delay constraint less
     -0.797ns skew and
      0.166ns DIN_SET requirement (totaling 3.677ns) by 0.213ns

 Physical Path Details:

      Data path POPtimers/SLICE_192 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9B.CLK to       R3C9B.Q0 POPtimers/SLICE_192 (from clk_2M5)
ROUTE         9     1.011       R3C9B.Q0 to       R3C9C.B0 POPtimers/gatedcount[4]
C0TOFCO_DE  ---     1.023       R3C9C.B0 to      R3C9C.FCO POPtimers/SLICE_191
ROUTE         1     0.000      R3C9C.FCO to      R3C9D.FCI POPtimers/loopcounter/n8165
FCITOFCO_D  ---     0.162      R3C9D.FCI to      R3C9D.FCO POPtimers/SLICE_190
ROUTE         1     0.000      R3C9D.FCO to     R3C10A.FCI POPtimers/loopcounter/n8166
FCITOFCO_D  ---     0.162     R3C10A.FCI to     R3C10A.FCO POPtimers/SLICE_189
ROUTE         1     0.000     R3C10A.FCO to     R3C10B.FCI POPtimers/loopcounter/n8167
FCITOFCO_D  ---     0.162     R3C10B.FCI to     R3C10B.FCO POPtimers/SLICE_188
ROUTE         1     0.000     R3C10B.FCO to     R3C10C.FCI POPtimers/loopcounter/n8168
FCITOFCO_D  ---     0.162     R3C10C.FCI to     R3C10C.FCO POPtimers/SLICE_187
ROUTE         1     0.000     R3C10C.FCO to     R3C10D.FCI POPtimers/loopcounter/n8169
FCITOFCO_D  ---     0.162     R3C10D.FCI to     R3C10D.FCO POPtimers/SLICE_186
ROUTE         1     0.000     R3C10D.FCO to     R3C11A.FCI POPtimers/loopcounter/n8170
FCITOF0_DE  ---     0.585     R3C11A.FCI to      R3C11A.F0 SLICE_185
ROUTE         2     0.009      R3C11A.F0 to     R3C11A.DI0 reveal_ist_65_N (to clk_debug_keep_keep_2)
                  --------
                    3.890   (73.8% logic, 26.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to      R3C9B.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     3.541        OSC.OSC to     R3C11A.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.210ns (weighted slack = -6.999ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/gatedcount_i3  (from clk_2M5 -)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d1[0]_59  (to clk_debug_keep_keep_2 +)

   Delay:               3.887ns  (74.6% logic, 25.4% route), 9 logic levels.

 Constraint Details:

      3.887ns physical path delay POPtimers/SLICE_193 to SLICE_185 exceeds
      (delay constraint based on source clock period of 400.000ns and destination clock period of 101.523ns)
      3.046ns delay constraint less
     -0.797ns skew and
      0.166ns DIN_SET requirement (totaling 3.677ns) by 0.210ns

 Physical Path Details:

      Data path POPtimers/SLICE_193 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9A.CLK to       R3C9A.Q1 POPtimers/SLICE_193 (from clk_2M5)
ROUTE         9     0.980       R3C9A.Q1 to       R3C9B.A1 POPtimers/gatedcount[3]
C1TOFCO_DE  ---     0.889       R3C9B.A1 to      R3C9B.FCO POPtimers/SLICE_192
ROUTE         1     0.000      R3C9B.FCO to      R3C9C.FCI POPtimers/loopcounter/n8164
FCITOFCO_D  ---     0.162      R3C9C.FCI to      R3C9C.FCO POPtimers/SLICE_191
ROUTE         1     0.000      R3C9C.FCO to      R3C9D.FCI POPtimers/loopcounter/n8165
FCITOFCO_D  ---     0.162      R3C9D.FCI to      R3C9D.FCO POPtimers/SLICE_190
ROUTE         1     0.000      R3C9D.FCO to     R3C10A.FCI POPtimers/loopcounter/n8166
FCITOFCO_D  ---     0.162     R3C10A.FCI to     R3C10A.FCO POPtimers/SLICE_189
ROUTE         1     0.000     R3C10A.FCO to     R3C10B.FCI POPtimers/loopcounter/n8167
FCITOFCO_D  ---     0.162     R3C10B.FCI to     R3C10B.FCO POPtimers/SLICE_188
ROUTE         1     0.000     R3C10B.FCO to     R3C10C.FCI POPtimers/loopcounter/n8168
FCITOFCO_D  ---     0.162     R3C10C.FCI to     R3C10C.FCO POPtimers/SLICE_187
ROUTE         1     0.000     R3C10C.FCO to     R3C10D.FCI POPtimers/loopcounter/n8169
FCITOFCO_D  ---     0.162     R3C10D.FCI to     R3C10D.FCO POPtimers/SLICE_186
ROUTE         1     0.000     R3C10D.FCO to     R3C11A.FCI POPtimers/loopcounter/n8170
FCITOF0_DE  ---     0.585     R3C11A.FCI to      R3C11A.F0 SLICE_185
ROUTE         2     0.009      R3C11A.F0 to     R3C11A.DI0 reveal_ist_65_N (to clk_debug_keep_keep_2)
                  --------
                    3.887   (74.6% logic, 25.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to      R3C9A.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     3.541        OSC.OSC to     R3C11A.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.171ns (weighted slack = -5.699ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/gatedcount_i9  (from clk_2M5 -)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d1[0]_59  (to clk_debug_keep_keep_2 +)

   Delay:               3.848ns  (62.7% logic, 37.3% route), 6 logic levels.

 Constraint Details:

      3.848ns physical path delay POPtimers/SLICE_190 to SLICE_185 exceeds
      (delay constraint based on source clock period of 400.000ns and destination clock period of 101.523ns)
      3.046ns delay constraint less
     -0.797ns skew and
      0.166ns DIN_SET requirement (totaling 3.677ns) by 0.171ns

 Physical Path Details:

      Data path POPtimers/SLICE_190 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q1 POPtimers/SLICE_190 (from clk_2M5)
ROUTE         9     1.427       R3C9D.Q1 to      R3C10A.B1 POPtimers/gatedcount[9]
C1TOFCO_DE  ---     0.889      R3C10A.B1 to     R3C10A.FCO POPtimers/SLICE_189
ROUTE         1     0.000     R3C10A.FCO to     R3C10B.FCI POPtimers/loopcounter/n8167
FCITOFCO_D  ---     0.162     R3C10B.FCI to     R3C10B.FCO POPtimers/SLICE_188
ROUTE         1     0.000     R3C10B.FCO to     R3C10C.FCI POPtimers/loopcounter/n8168
FCITOFCO_D  ---     0.162     R3C10C.FCI to     R3C10C.FCO POPtimers/SLICE_187
ROUTE         1     0.000     R3C10C.FCO to     R3C10D.FCI POPtimers/loopcounter/n8169
FCITOFCO_D  ---     0.162     R3C10D.FCI to     R3C10D.FCO POPtimers/SLICE_186
ROUTE         1     0.000     R3C10D.FCO to     R3C11A.FCI POPtimers/loopcounter/n8170
FCITOF0_DE  ---     0.585     R3C11A.FCI to      R3C11A.F0 SLICE_185
ROUTE         2     0.009      R3C11A.F0 to     R3C11A.DI0 reveal_ist_65_N (to clk_debug_keep_keep_2)
                  --------
                    3.848   (62.7% logic, 37.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to      R3C9D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     3.541        OSC.OSC to     R3C11A.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.048ns (weighted slack = -1.600ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/gatedcount_i5  (from clk_2M5 -)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d1[0]_59  (to clk_debug_keep_keep_2 +)

   Delay:               3.725ns  (73.4% logic, 26.6% route), 8 logic levels.

 Constraint Details:

      3.725ns physical path delay POPtimers/SLICE_192 to SLICE_185 exceeds
      (delay constraint based on source clock period of 400.000ns and destination clock period of 101.523ns)
      3.046ns delay constraint less
     -0.797ns skew and
      0.166ns DIN_SET requirement (totaling 3.677ns) by 0.048ns

 Physical Path Details:

      Data path POPtimers/SLICE_192 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9B.CLK to       R3C9B.Q1 POPtimers/SLICE_192 (from clk_2M5)
ROUTE         8     0.980       R3C9B.Q1 to       R3C9C.A1 POPtimers/gatedcount[5]
C1TOFCO_DE  ---     0.889       R3C9C.A1 to      R3C9C.FCO POPtimers/SLICE_191
ROUTE         1     0.000      R3C9C.FCO to      R3C9D.FCI POPtimers/loopcounter/n8165
FCITOFCO_D  ---     0.162      R3C9D.FCI to      R3C9D.FCO POPtimers/SLICE_190
ROUTE         1     0.000      R3C9D.FCO to     R3C10A.FCI POPtimers/loopcounter/n8166
FCITOFCO_D  ---     0.162     R3C10A.FCI to     R3C10A.FCO POPtimers/SLICE_189
ROUTE         1     0.000     R3C10A.FCO to     R3C10B.FCI POPtimers/loopcounter/n8167
FCITOFCO_D  ---     0.162     R3C10B.FCI to     R3C10B.FCO POPtimers/SLICE_188
ROUTE         1     0.000     R3C10B.FCO to     R3C10C.FCI POPtimers/loopcounter/n8168
FCITOFCO_D  ---     0.162     R3C10C.FCI to     R3C10C.FCO POPtimers/SLICE_187
ROUTE         1     0.000     R3C10C.FCO to     R3C10D.FCI POPtimers/loopcounter/n8169
FCITOFCO_D  ---     0.162     R3C10D.FCI to     R3C10D.FCO POPtimers/SLICE_186
ROUTE         1     0.000     R3C10D.FCO to     R3C11A.FCI POPtimers/loopcounter/n8170
FCITOF0_DE  ---     0.585     R3C11A.FCI to      R3C11A.F0 SLICE_185
ROUTE         2     0.009      R3C11A.F0 to     R3C11A.DI0 reveal_ist_65_N (to clk_debug_keep_keep_2)
                  --------
                    3.725   (73.4% logic, 26.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to      R3C9B.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     3.541        OSC.OSC to     R3C11A.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.020ns (weighted slack = -0.667ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/gatedcount_i6  (from clk_2M5 -)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d1[0]_59  (to clk_debug_keep_keep_2 +)

   Delay:               3.697ns  (73.2% logic, 26.8% route), 7 logic levels.

 Constraint Details:

      3.697ns physical path delay POPtimers/SLICE_191 to SLICE_185 exceeds
      (delay constraint based on source clock period of 400.000ns and destination clock period of 101.523ns)
      3.046ns delay constraint less
     -0.797ns skew and
      0.166ns DIN_SET requirement (totaling 3.677ns) by 0.020ns

 Physical Path Details:

      Data path POPtimers/SLICE_191 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9C.CLK to       R3C9C.Q0 POPtimers/SLICE_191 (from clk_2M5)
ROUTE         8     0.980       R3C9C.Q0 to       R3C9D.A0 POPtimers/gatedcount[6]
C0TOFCO_DE  ---     1.023       R3C9D.A0 to      R3C9D.FCO POPtimers/SLICE_190
ROUTE         1     0.000      R3C9D.FCO to     R3C10A.FCI POPtimers/loopcounter/n8166
FCITOFCO_D  ---     0.162     R3C10A.FCI to     R3C10A.FCO POPtimers/SLICE_189
ROUTE         1     0.000     R3C10A.FCO to     R3C10B.FCI POPtimers/loopcounter/n8167
FCITOFCO_D  ---     0.162     R3C10B.FCI to     R3C10B.FCO POPtimers/SLICE_188
ROUTE         1     0.000     R3C10B.FCO to     R3C10C.FCI POPtimers/loopcounter/n8168
FCITOFCO_D  ---     0.162     R3C10C.FCI to     R3C10C.FCO POPtimers/SLICE_187
ROUTE         1     0.000     R3C10C.FCO to     R3C10D.FCI POPtimers/loopcounter/n8169
FCITOFCO_D  ---     0.162     R3C10D.FCI to     R3C10D.FCO POPtimers/SLICE_186
ROUTE         1     0.000     R3C10D.FCO to     R3C11A.FCI POPtimers/loopcounter/n8170
FCITOF0_DE  ---     0.585     R3C11A.FCI to      R3C11A.F0 SLICE_185
ROUTE         2     0.009      R3C11A.F0 to     R3C11A.DI0 reveal_ist_65_N (to clk_debug_keep_keep_2)
                  --------
                    3.697   (73.2% logic, 26.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to      R3C9C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     3.541        OSC.OSC to     R3C11A.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.077ns (weighted slack = 2.566ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/gatedcount_i7  (from clk_2M5 -)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d1[0]_59  (to clk_debug_keep_keep_2 +)

   Delay:               3.600ns  (71.5% logic, 28.5% route), 7 logic levels.

 Constraint Details:

      3.600ns physical path delay POPtimers/SLICE_191 to SLICE_185 meets
      (delay constraint based on source clock period of 400.000ns and destination clock period of 101.523ns)
      3.046ns delay constraint less
     -0.797ns skew and
      0.166ns DIN_SET requirement (totaling 3.677ns) by 0.077ns

 Physical Path Details:

      Data path POPtimers/SLICE_191 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9C.CLK to       R3C9C.Q1 POPtimers/SLICE_191 (from clk_2M5)
ROUTE         9     1.017       R3C9C.Q1 to       R3C9D.B1 POPtimers/gatedcount[7]
C1TOFCO_DE  ---     0.889       R3C9D.B1 to      R3C9D.FCO POPtimers/SLICE_190
ROUTE         1     0.000      R3C9D.FCO to     R3C10A.FCI POPtimers/loopcounter/n8166
FCITOFCO_D  ---     0.162     R3C10A.FCI to     R3C10A.FCO POPtimers/SLICE_189
ROUTE         1     0.000     R3C10A.FCO to     R3C10B.FCI POPtimers/loopcounter/n8167
FCITOFCO_D  ---     0.162     R3C10B.FCI to     R3C10B.FCO POPtimers/SLICE_188
ROUTE         1     0.000     R3C10B.FCO to     R3C10C.FCI POPtimers/loopcounter/n8168
FCITOFCO_D  ---     0.162     R3C10C.FCI to     R3C10C.FCO POPtimers/SLICE_187
ROUTE         1     0.000     R3C10C.FCO to     R3C10D.FCI POPtimers/loopcounter/n8169
FCITOFCO_D  ---     0.162     R3C10D.FCI to     R3C10D.FCO POPtimers/SLICE_186
ROUTE         1     0.000     R3C10D.FCO to     R3C11A.FCI POPtimers/loopcounter/n8170
FCITOF0_DE  ---     0.585     R3C11A.FCI to      R3C11A.F0 SLICE_185
ROUTE         2     0.009      R3C11A.F0 to     R3C11A.DI0 reveal_ist_65_N (to clk_debug_keep_keep_2)
                  --------
                    3.600   (71.5% logic, 28.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to      R3C9C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     3.541        OSC.OSC to     R3C11A.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.107ns (weighted slack = 3.566ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/gatedcount_i8  (from clk_2M5 -)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d1[0]_59  (to clk_debug_keep_keep_2 +)

   Delay:               3.570ns  (71.3% logic, 28.7% route), 6 logic levels.

 Constraint Details:

      3.570ns physical path delay POPtimers/SLICE_190 to SLICE_185 meets
      (delay constraint based on source clock period of 400.000ns and destination clock period of 101.523ns)
      3.046ns delay constraint less
     -0.797ns skew and
      0.166ns DIN_SET requirement (totaling 3.677ns) by 0.107ns

 Physical Path Details:

      Data path POPtimers/SLICE_190 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q0 POPtimers/SLICE_190 (from clk_2M5)
ROUTE         9     1.015       R3C9D.Q0 to      R3C10A.B0 POPtimers/gatedcount[8]
C0TOFCO_DE  ---     1.023      R3C10A.B0 to     R3C10A.FCO POPtimers/SLICE_189
ROUTE         1     0.000     R3C10A.FCO to     R3C10B.FCI POPtimers/loopcounter/n8167
FCITOFCO_D  ---     0.162     R3C10B.FCI to     R3C10B.FCO POPtimers/SLICE_188
ROUTE         1     0.000     R3C10B.FCO to     R3C10C.FCI POPtimers/loopcounter/n8168
FCITOFCO_D  ---     0.162     R3C10C.FCI to     R3C10C.FCO POPtimers/SLICE_187
ROUTE         1     0.000     R3C10C.FCO to     R3C10D.FCI POPtimers/loopcounter/n8169
FCITOFCO_D  ---     0.162     R3C10D.FCI to     R3C10D.FCO POPtimers/SLICE_186
ROUTE         1     0.000     R3C10D.FCO to     R3C11A.FCI POPtimers/loopcounter/n8170
FCITOF0_DE  ---     0.585     R3C11A.FCI to      R3C11A.F0 SLICE_185
ROUTE         2     0.009      R3C11A.F0 to     R3C11A.DI0 reveal_ist_65_N (to clk_debug_keep_keep_2)
                  --------
                    3.570   (71.3% logic, 28.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to      R3C9D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     3.541        OSC.OSC to     R3C11A.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

Warning:   7.561MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |    2.500 MHz|   40.216 MHz|  11  
                                        |             |             |
FREQUENCY NET "clk_debug_keep_keep_2"   |             |             |
9.850000 MHz ;                          |    9.850 MHz|    7.561 MHz|  10 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=POPtimers/loopcounter/n8167">POPtimers/loopcounter/n8167</a>             |       1|       8|    100.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=POPtimers/loopcounter/n8168">POPtimers/loopcounter/n8168</a>             |       1|       8|    100.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=POPtimers/loopcounter/n8169">POPtimers/loopcounter/n8169</a>             |       1|       8|    100.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=POPtimers/loopcounter/n8170">POPtimers/loopcounter/n8170</a>             |       1|       8|    100.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=reveal_ist_65_N">reveal_ist_65_N</a>                         |       2|       8|    100.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=POPtimers/loopcounter/n8166">POPtimers/loopcounter/n8166</a>             |       1|       7|     87.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=POPtimers/loopcounter/n8165">POPtimers/loopcounter/n8165</a>             |       1|       6|     75.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=POPtimers/loopcounter/n8164">POPtimers/loopcounter/n8164</a>             |       1|       4|     50.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=POPtimers/loopcounter/n8163">POPtimers/loopcounter/n8163</a>             |       1|       2|     25.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=POPtimers/gatedcount[4]">POPtimers/gatedcount[4]</a>                 |       9|       1|     12.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=POPtimers/gatedcount[5]">POPtimers/gatedcount[5]</a>                 |       8|       1|     12.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=POPtimers/gatedcount[6]">POPtimers/gatedcount[6]</a>                 |       8|       1|     12.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=POPtimers/gatedcount[9]">POPtimers/gatedcount[9]</a>                 |       9|       1|     12.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=POPtimers/gatedcount[3]">POPtimers/gatedcount[3]</a>                 |       9|       1|     12.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=POPtimers/gatedcount[2]">POPtimers/gatedcount[2]</a>                 |       8|       1|     12.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=POPtimers/gatedcount[1]">POPtimers/gatedcount[1]</a>                 |       8|       1|     12.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=POPtimers/gatedcount[0]">POPtimers/gatedcount[0]</a>                 |       7|       1|     12.50%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 8 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_484.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 147
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_237.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_keep_keep_2   Source: clocks/OSCinst0.OSC   Loads: 92
   Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 9.850000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 9.850000 MHz ;   Transfers: 16

   Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_524.F1
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 9.850000 MHz ;   Transfers: 15

   Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_523.F0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 9.850000 MHz ;   Transfers: 14

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 38
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_484.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 2

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_237.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5

   Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_524.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_523.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 14

Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_524.F1   Loads: 9
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_523.F0   Loads: 8
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 8  Score: 78625
Cumulative negative slack: 78625

Constraints cover 27129 paths, 3 nets, and 3782 connections (94.67% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Tue Mar 01 12:39:46 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/ShifT/GitHub/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_2M5" 2.500000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_debug_keep_keep_2" 9.850000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_762__i2  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_762__i2  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_240 to slowclocks/SLICE_240 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_240 to slowclocks/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C2B.CLK to       R7C2B.Q1 slowclocks/SLICE_240 (from clk_2M5)
ROUTE         1     0.130       R7C2B.Q1 to       R7C2B.A1 slowclocks/n21
CTOF_DEL    ---     0.101       R7C2B.A1 to       R7C2B.F1 slowclocks/SLICE_240
ROUTE         1     0.000       R7C2B.F1 to      R7C2B.DI1 slowclocks/n118 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C2B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C2B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_762__i13  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_762__i13  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_246 to slowclocks/SLICE_246 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_246 to slowclocks/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C3D.CLK to       R7C3D.Q0 slowclocks/SLICE_246 (from clk_2M5)
ROUTE         1     0.130       R7C3D.Q0 to       R7C3D.A0 slowclocks/n10
CTOF_DEL    ---     0.101       R7C3D.A0 to       R7C3D.F0 slowclocks/SLICE_246
ROUTE         1     0.000       R7C3D.F0 to      R7C3D.DI0 slowclocks/n107 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C3D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C3D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_762__i9  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_762__i9  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_236 to slowclocks/SLICE_236 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_236 to slowclocks/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C3B.CLK to       R7C3B.Q0 slowclocks/SLICE_236 (from clk_2M5)
ROUTE         1     0.130       R7C3B.Q0 to       R7C3B.A0 slowclocks/n14
CTOF_DEL    ---     0.101       R7C3B.A0 to       R7C3B.F0 slowclocks/SLICE_236
ROUTE         1     0.000       R7C3B.F0 to      R7C3B.DI0 slowclocks/n111 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C3B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C3B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_762__i3  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_762__i3  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_239 to slowclocks/SLICE_239 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_239 to slowclocks/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C2C.CLK to       R7C2C.Q0 slowclocks/SLICE_239 (from clk_2M5)
ROUTE         1     0.130       R7C2C.Q0 to       R7C2C.A0 slowclocks/n20
CTOF_DEL    ---     0.101       R7C2C.A0 to       R7C2C.F0 slowclocks/SLICE_239
ROUTE         1     0.000       R7C2C.F0 to      R7C2C.DI0 slowclocks/n117 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C2C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C2C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_762__i21  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_762__i21  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_242 to slowclocks/SLICE_242 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_242 to slowclocks/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C4D.CLK to       R7C4D.Q0 slowclocks/SLICE_242 (from clk_2M5)
ROUTE         1     0.130       R7C4D.Q0 to       R7C4D.A0 slowclocks/n2
CTOF_DEL    ---     0.101       R7C4D.A0 to       R7C4D.F0 slowclocks/SLICE_242
ROUTE         1     0.000       R7C4D.F0 to      R7C4D.DI0 slowclocks/n99 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C4D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C4D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_762__i17  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_762__i17  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_244 to slowclocks/SLICE_244 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_244 to slowclocks/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C4B.CLK to       R7C4B.Q0 slowclocks/SLICE_244 (from clk_2M5)
ROUTE         1     0.130       R7C4B.Q0 to       R7C4B.A0 slowclocks/n6
CTOF_DEL    ---     0.101       R7C4B.A0 to       R7C4B.F0 slowclocks/SLICE_244
ROUTE         1     0.000       R7C4B.F0 to      R7C4B.DI0 slowclocks/n103 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C4B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C4B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_762__i5  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_762__i5  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_238 to slowclocks/SLICE_238 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_238 to slowclocks/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C2D.CLK to       R7C2D.Q0 slowclocks/SLICE_238 (from clk_2M5)
ROUTE         1     0.130       R7C2D.Q0 to       R7C2D.A0 slowclocks/n18
CTOF_DEL    ---     0.101       R7C2D.A0 to       R7C2D.F0 slowclocks/SLICE_238
ROUTE         1     0.000       R7C2D.F0 to      R7C2D.DI0 slowclocks/n115 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C2D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C2D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_762__i1  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_762__i1  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_240 to slowclocks/SLICE_240 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_240 to slowclocks/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C2B.CLK to       R7C2B.Q0 slowclocks/SLICE_240 (from clk_2M5)
ROUTE         1     0.130       R7C2B.Q0 to       R7C2B.A0 slowclocks/n22
CTOF_DEL    ---     0.101       R7C2B.A0 to       R7C2B.F0 slowclocks/SLICE_240
ROUTE         1     0.000       R7C2B.F0 to      R7C2B.DI0 slowclocks/n119 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C2B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C2B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_762__i15  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_762__i15  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_245 to slowclocks/SLICE_245 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_245 to slowclocks/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C4A.CLK to       R7C4A.Q0 slowclocks/SLICE_245 (from clk_2M5)
ROUTE         1     0.130       R7C4A.Q0 to       R7C4A.A0 slowclocks/n8
CTOF_DEL    ---     0.101       R7C4A.A0 to       R7C4A.F0 slowclocks/SLICE_245
ROUTE         1     0.000       R7C4A.F0 to      R7C4A.DI0 slowclocks/n105 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C4A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C4A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_762__i20  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_762__i20  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_243 to slowclocks/SLICE_243 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_243 to slowclocks/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C4C.CLK to       R7C4C.Q1 slowclocks/SLICE_243 (from clk_2M5)
ROUTE         1     0.130       R7C4C.Q1 to       R7C4C.A1 slowclocks/n3
CTOF_DEL    ---     0.101       R7C4C.A1 to       R7C4C.F1 slowclocks/SLICE_243
ROUTE         1     0.000       R7C4C.F1 to      R7C4C.DI1 slowclocks/n100 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C4C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to      R7C4C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_debug_keep_keep_2" 9.850000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i19  (from clk_debug_keep_keep_2 +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0(ASIC)  (to clk_debug_keep_keep_2 +)

   Delay:               0.340ns  (39.1% logic, 60.9% route), 1 logic levels.

 Constraint Details:

      0.340ns physical path delay SLICE_234 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_234 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C8B.CLK to       R7C8B.Q0 SLICE_234 (from clk_debug_keep_keep_2)
ROUTE         1     0.207       R7C8B.Q0 to   EBR_R6C7.DI1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d[19] (to clk_debug_keep_keep_2)
                  --------
                    0.340   (39.1% logic, 60.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.216        OSC.OSC to      R7C8B.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.270        OSC.OSC to  EBR_R6C7.CLKW clk_debug_keep_keep_2
                  --------
                    1.270   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk_i0  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk_i1  (to clk_debug_keep_keep_2 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_305 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_305 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_305 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_305:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C17A.CLK to      R3C17A.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_305 (from clk_debug_keep_keep_2)
ROUTE         1     0.152      R3C17A.Q0 to      R3C17A.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk[0] (to clk_debug_keep_keep_2)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_305:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.216        OSC.OSC to     R3C17A.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_305:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.216        OSC.OSC to     R3C17A.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i1  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (to clk_debug_keep_keep_2 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_311 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_643 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_311 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_643:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C14A.CLK to      R2C14A.Q1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_311 (from clk_debug_keep_keep_2)
ROUTE         1     0.152      R2C14A.Q1 to      R2C14C.M0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[1] (to clk_debug_keep_keep_2)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.216        OSC.OSC to     R2C14A.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_643:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.216        OSC.OSC to     R2C14C.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk_i2  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk_i3  (to clk_debug_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_619 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_619 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_619 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_619:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C17B.CLK to      R7C17B.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_619 (from clk_debug_keep_keep_2)
ROUTE         3     0.154      R7C17B.Q0 to      R7C17B.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/capture_reclk[2] (to clk_debug_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_619:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.216        OSC.OSC to     R7C17B.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_619:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.216        OSC.OSC to     R7C17B.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i3  (to clk_debug_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_643 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_643 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_643 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_643:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C14C.CLK to      R2C14C.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_643 (from clk_debug_keep_keep_2)
ROUTE         6     0.154      R2C14C.Q0 to      R2C14C.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2] (to clk_debug_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_643:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.216        OSC.OSC to     R2C14C.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_643:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.216        OSC.OSC to     R2C14C.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/tm_wr_addr_cntr_767__i0  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/last_addr_written_i0_i0  (to clk_debug_keep_keep_2 +)

   Delay:               0.290ns  (45.9% logic, 54.1% route), 1 logic levels.

 Constraint Details:

      0.290ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_383 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_570 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.309ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_383 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_570:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C18D.CLK to      R4C18D.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_383 (from clk_debug_keep_keep_2)
ROUTE         7     0.157      R4C18D.Q0 to      R4C17D.M0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/tm_wr_addr_cntr[0] (to clk_debug_keep_keep_2)
                  --------
                    0.290   (45.9% logic, 54.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.216        OSC.OSC to     R4C18D.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_570:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.216        OSC.OSC to     R4C17D.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.319ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i24  (from clk_debug_keep_keep_2 +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0(ASIC)  (to clk_debug_keep_keep_2 +)

   Delay:               0.424ns  (31.4% logic, 68.6% route), 1 logic levels.

 Constraint Details:

      0.424ns physical path delay SLICE_227 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.319ns

 Physical Path Details:

      Data path SLICE_227 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C10A.CLK to      R7C10A.Q0 SLICE_227 (from clk_debug_keep_keep_2)
ROUTE         1     0.291      R7C10A.Q0 to   EBR_R6C7.DI6 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d[24] (to clk_debug_keep_keep_2)
                  --------
                    0.424   (31.4% logic, 68.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to SLICE_227:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.216        OSC.OSC to     R7C10A.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.270        OSC.OSC to  EBR_R6C7.CLKW clk_debug_keep_keep_2
                  --------
                    1.270   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.319ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i21  (from clk_debug_keep_keep_2 +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0(ASIC)  (to clk_debug_keep_keep_2 +)

   Delay:               0.424ns  (31.4% logic, 68.6% route), 1 logic levels.

 Constraint Details:

      0.424ns physical path delay SLICE_233 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.319ns

 Physical Path Details:

      Data path SLICE_233 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C8C.CLK to       R7C8C.Q1 SLICE_233 (from clk_debug_keep_keep_2)
ROUTE         1     0.291       R7C8C.Q1 to   EBR_R6C7.DI3 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d[21] (to clk_debug_keep_keep_2)
                  --------
                    0.424   (31.4% logic, 68.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.216        OSC.OSC to      R7C8C.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.270        OSC.OSC to  EBR_R6C7.CLKW clk_debug_keep_keep_2
                  --------
                    1.270   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i22  (from clk_debug_keep_keep_2 +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0(ASIC)  (to clk_debug_keep_keep_2 +)

   Delay:               0.446ns  (29.8% logic, 70.2% route), 1 logic levels.

 Constraint Details:

      0.446ns physical path delay SLICE_232 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.341ns

 Physical Path Details:

      Data path SLICE_232 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C8D.CLK to       R7C8D.Q0 SLICE_232 (from clk_debug_keep_keep_2)
ROUTE         1     0.313       R7C8D.Q0 to   EBR_R6C7.DI4 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d[22] (to clk_debug_keep_keep_2)
                  --------
                    0.446   (29.8% logic, 70.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to SLICE_232:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.216        OSC.OSC to      R7C8D.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.270        OSC.OSC to  EBR_R6C7.CLKW clk_debug_keep_keep_2
                  --------
                    1.270   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.347ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i20  (from clk_debug_keep_keep_2 +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0(ASIC)  (to clk_debug_keep_keep_2 +)

   Delay:               0.452ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.452ns physical path delay SLICE_233 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.347ns

 Physical Path Details:

      Data path SLICE_233 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C8C.CLK to       R7C8C.Q0 SLICE_233 (from clk_debug_keep_keep_2)
ROUTE         1     0.319       R7C8C.Q0 to   EBR_R6C7.DI2 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d[20] (to clk_debug_keep_keep_2)
                  --------
                    0.452   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to SLICE_233:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.216        OSC.OSC to      R7C8C.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        92     1.270        OSC.OSC to  EBR_R6C7.CLKW clk_debug_keep_keep_2
                  --------
                    1.270   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_debug_keep_keep_2"   |             |             |
9.850000 MHz ;                          |     0.000 ns|     0.235 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 8 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_484.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 147
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_237.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_keep_keep_2   Source: clocks/OSCinst0.OSC   Loads: 92
   Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 9.850000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 9.850000 MHz ;   Transfers: 16

   Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_524.F1
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 9.850000 MHz ;   Transfers: 15

   Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_523.F0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 9.850000 MHz ;   Transfers: 14

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 38
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_484.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 2

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_237.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5

   Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_524.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_523.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 14

Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_524.F1   Loads: 9
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_523.F0   Loads: 8
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 27037 paths, 3 nets, and 3782 connections (94.67% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 8 (setup), 0 (hold)
Score: 78625 (setup), 0 (hold)
Cumulative negative slack: 78625 (78625+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
