$comment
	File created using the following command:
		vcd file formula.msim.vcd -direction
$end
$date
	Thu Feb 22 18:00:41 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module formula_vlg_vec_tst $end
$var reg 5 ! sum [4:0] $end
$var wire 1 " DC [3] $end
$var wire 1 # DC [2] $end
$var wire 1 $ DC [1] $end
$var wire 1 % DC [0] $end
$var wire 1 & UN [3] $end
$var wire 1 ' UN [2] $end
$var wire 1 ( UN [1] $end
$var wire 1 ) UN [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 UN[0]~output_o $end
$var wire 1 2 UN[1]~output_o $end
$var wire 1 3 UN[2]~output_o $end
$var wire 1 4 UN[3]~output_o $end
$var wire 1 5 DC[0]~output_o $end
$var wire 1 6 DC[1]~output_o $end
$var wire 1 7 DC[2]~output_o $end
$var wire 1 8 DC[3]~output_o $end
$var wire 1 9 sum[0]~input_o $end
$var wire 1 : sum[1]~input_o $end
$var wire 1 ; sum[4]~input_o $end
$var wire 1 < sum[3]~input_o $end
$var wire 1 = sum[2]~input_o $end
$var wire 1 > Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 $end
$var wire 1 ? Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 $end
$var wire 1 @ Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 $end
$var wire 1 A Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout $end
$var wire 1 B Mod0|auto_generated|divider|divider|StageOut[18]~2_combout $end
$var wire 1 C Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout $end
$var wire 1 D Mod0|auto_generated|divider|divider|StageOut[18]~3_combout $end
$var wire 1 E Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout $end
$var wire 1 F Mod0|auto_generated|divider|divider|StageOut[17]~5_combout $end
$var wire 1 G Mod0|auto_generated|divider|divider|StageOut[17]~4_combout $end
$var wire 1 H Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout $end
$var wire 1 I Mod0|auto_generated|divider|divider|StageOut[16]~7_combout $end
$var wire 1 J Mod0|auto_generated|divider|divider|StageOut[16]~6_combout $end
$var wire 1 K Mod0|auto_generated|divider|divider|StageOut[15]~1_combout $end
$var wire 1 L Mod0|auto_generated|divider|divider|StageOut[15]~0_combout $end
$var wire 1 M Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 $end
$var wire 1 N Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 $end
$var wire 1 O Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 $end
$var wire 1 P Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout $end
$var wire 1 Q Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout $end
$var wire 1 R Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout $end
$var wire 1 S Mod0|auto_generated|divider|divider|StageOut[21]~8_combout $end
$var wire 1 T Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout $end
$var wire 1 U Mod0|auto_generated|divider|divider|StageOut[22]~9_combout $end
$var wire 1 V Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout $end
$var wire 1 W Mod0|auto_generated|divider|divider|StageOut[23]~10_combout $end
$var wire 1 X Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 $end
$var wire 1 Y Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 $end
$var wire 1 Z Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout $end
$var wire 1 [ Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 $end
$var wire 1 \ Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout $end
$var wire 1 ] Div0|auto_generated|divider|divider|StageOut[18]~1_combout $end
$var wire 1 ^ Div0|auto_generated|divider|divider|StageOut[18]~0_combout $end
$var wire 1 _ Div0|auto_generated|divider|divider|StageOut[17]~2_combout $end
$var wire 1 ` Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout $end
$var wire 1 a Div0|auto_generated|divider|divider|StageOut[17]~3_combout $end
$var wire 1 b Div0|auto_generated|divider|divider|StageOut[16]~4_combout $end
$var wire 1 c Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout $end
$var wire 1 d Div0|auto_generated|divider|divider|StageOut[16]~5_combout $end
$var wire 1 e Div0|auto_generated|divider|divider|StageOut[15]~7_combout $end
$var wire 1 f Div0|auto_generated|divider|divider|StageOut[15]~6_combout $end
$var wire 1 g Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout $end
$var wire 1 h Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout $end
$var wire 1 i Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout $end
$var wire 1 j Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout $end
$var wire 1 k Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 !
1%
0$
0#
0"
0)
1(
1'
0&
x*
0+
1,
x-
1.
1/
10
01
12
13
04
15
06
07
08
09
0:
1;
0<
0=
0>
1?
0@
1A
1B
1C
0D
1E
0F
0G
1H
0I
0J
0K
0L
0M
1N
0O
0P
0Q
1R
1S
1T
1U
0V
0W
0X
1Y
1Z
0[
1\
0]
1^
0_
1`
0a
0b
1c
0d
0e
0f
0g
1h
0i
0j
0k
$end
#1000000
