{"vcs1":{"timestamp_begin":1769498964.405712008, "rt":7.65, "ut":7.18, "st":0.21}}
{"vcselab":{"timestamp_begin":1769498972.117085040, "rt":0.32, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769498972.474436868, "rt":0.23, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769498964.145522484}
{"VCS_COMP_START_TIME": 1769498964.145522484}
{"VCS_COMP_END_TIME": 1769498972.784261664}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 351008}}
{"vcselab": {"peak_mem": 173712}}
