Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 18 00:59:10 2018
| Host         : LAPTOP-NT4QGV78 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_fpga_timing_summary_routed.rpt -pb uart_fpga_timing_summary_routed.pb -rpx uart_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 37 register/latch pins with no clock driven by root clock pin: CLK_GEN/clk_5KHz_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: UART/RX/FSM_onehot_CS_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: UART/RX/FSM_onehot_CS_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: UART/RX/FSM_onehot_CS_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: UART/RX/FSM_onehot_CS_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: UART/RX/FSM_onehot_CS_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UART/TX/FSM_onehot_CS_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UART/TX/FSM_onehot_CS_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UART/TX/FSM_onehot_CS_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.951        0.000                      0                  441        0.152        0.000                      0                  441        3.750        0.000                       0                   206  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.951        0.000                      0                  441        0.152        0.000                      0                  441        3.750        0.000                       0                   206  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 write_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/TX_FIFO/mem_reg_r2_0_7_6_7/RAMA_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.704ns (25.747%)  route 2.030ns (74.253%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.721     5.324    clk100MHz_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  write_reg_reg/Q
                         net (fo=3, routed)           0.665     6.445    WRITE/write_reg
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.569 r  WRITE/write_position[2]_i_3/O
                         net (fo=23, routed)          0.812     7.381    UART/TX_FIFO/write_position0
    SLICE_X3Y65          LUT4 (Prop_lut4_I3_O)        0.124     7.505 r  UART/TX_FIFO/mem_reg_r1_0_7_6_7_i_1/O
                         net (fo=2, routed)           0.553     8.058    UART/TX_FIFO/mem_reg_r2_0_7_6_7/DIA1
    SLICE_X2Y64          RAMD32                                       r  UART/TX_FIFO/mem_reg_r2_0_7_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.600    10.023    UART/TX_FIFO/mem_reg_r2_0_7_6_7/WCLK
    SLICE_X2Y64          RAMD32                                       r  UART/TX_FIFO/mem_reg_r2_0_7_6_7/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X2Y64          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.253    10.009    UART/TX_FIFO/mem_reg_r2_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.009    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 write_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/TX_FIFO/mem_reg_r1_0_7_6_7/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.704ns (25.948%)  route 2.009ns (74.052%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 10.022 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.721     5.324    clk100MHz_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  write_reg_reg/Q
                         net (fo=3, routed)           0.665     6.445    WRITE/write_reg
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.569 r  WRITE/write_position[2]_i_3/O
                         net (fo=23, routed)          0.811     7.380    UART/TX_FIFO/write_position0
    SLICE_X3Y65          LUT4 (Prop_lut4_I3_O)        0.124     7.504 r  UART/TX_FIFO/mem_reg_r1_0_7_6_7_i_2/O
                         net (fo=2, routed)           0.533     8.037    UART/TX_FIFO/mem_reg_r1_0_7_6_7/DIA0
    SLICE_X2Y65          RAMD32                                       r  UART/TX_FIFO/mem_reg_r1_0_7_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.599    10.022    UART/TX_FIFO/mem_reg_r1_0_7_6_7/WCLK
    SLICE_X2Y65          RAMD32                                       r  UART/TX_FIFO/mem_reg_r1_0_7_6_7/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.275    10.297    
                         clock uncertainty           -0.035    10.261    
    SLICE_X2Y65          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.156    10.105    UART/TX_FIFO/mem_reg_r1_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         10.105    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 write_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/TX_FIFO/mem_reg_r1_0_7_6_7/RAMA_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.704ns (27.135%)  route 1.890ns (72.865%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 10.022 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.721     5.324    clk100MHz_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  write_reg_reg/Q
                         net (fo=3, routed)           0.665     6.445    WRITE/write_reg
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.569 r  WRITE/write_position[2]_i_3/O
                         net (fo=23, routed)          0.812     7.381    UART/TX_FIFO/write_position0
    SLICE_X3Y65          LUT4 (Prop_lut4_I3_O)        0.124     7.505 r  UART/TX_FIFO/mem_reg_r1_0_7_6_7_i_1/O
                         net (fo=2, routed)           0.413     7.918    UART/TX_FIFO/mem_reg_r1_0_7_6_7/DIA1
    SLICE_X2Y65          RAMD32                                       r  UART/TX_FIFO/mem_reg_r1_0_7_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.599    10.022    UART/TX_FIFO/mem_reg_r1_0_7_6_7/WCLK
    SLICE_X2Y65          RAMD32                                       r  UART/TX_FIFO/mem_reg_r1_0_7_6_7/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275    10.297    
                         clock uncertainty           -0.035    10.261    
    SLICE_X2Y65          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.253    10.008    UART/TX_FIFO/mem_reg_r1_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.008    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 UART/TX/FSM_onehot_CS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/TX_FIFO/out_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.642ns (24.806%)  route 1.946ns (75.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 10.022 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.719     5.322    UART/TX/clk100MHz_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  UART/TX/FSM_onehot_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  UART/TX/FSM_onehot_CS_reg[0]/Q
                         net (fo=16, routed)          1.144     6.984    UART/TX_FIFO/out[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.124     7.108 r  UART/TX_FIFO/read_position[2]_i_3/O
                         net (fo=16, routed)          0.802     7.910    UART/TX_FIFO/read_position0
    SLICE_X3Y65          FDCE                                         r  UART/TX_FIFO/out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.599    10.022    UART/TX_FIFO/clk100MHz
    SLICE_X3Y65          FDCE                                         r  UART/TX_FIFO/out_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.281    
                         clock uncertainty           -0.035    10.245    
    SLICE_X3Y65          FDCE (Setup_fdce_C_CE)      -0.202    10.043    UART/TX_FIFO/out_reg[6]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 UART/TX/FSM_onehot_CS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/TX_FIFO/out_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.642ns (24.806%)  route 1.946ns (75.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 10.022 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.719     5.322    UART/TX/clk100MHz_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  UART/TX/FSM_onehot_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  UART/TX/FSM_onehot_CS_reg[0]/Q
                         net (fo=16, routed)          1.144     6.984    UART/TX_FIFO/out[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.124     7.108 r  UART/TX_FIFO/read_position[2]_i_3/O
                         net (fo=16, routed)          0.802     7.910    UART/TX_FIFO/read_position0
    SLICE_X3Y65          FDCE                                         r  UART/TX_FIFO/out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.599    10.022    UART/TX_FIFO/clk100MHz
    SLICE_X3Y65          FDCE                                         r  UART/TX_FIFO/out_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.281    
                         clock uncertainty           -0.035    10.245    
    SLICE_X3Y65          FDCE (Setup_fdce_C_CE)      -0.202    10.043    UART/TX_FIFO/out_reg[7]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 write_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/TX_FIFO/mem_reg_r1_0_7_0_5/RAMB/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.704ns (26.876%)  route 1.915ns (73.124%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.721     5.324    clk100MHz_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  write_reg_reg/Q
                         net (fo=3, routed)           0.665     6.445    WRITE/write_reg
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.569 r  WRITE/write_position[2]_i_3/O
                         net (fo=23, routed)          0.674     7.242    UART/TX_FIFO/write_position0
    SLICE_X4Y63          LUT4 (Prop_lut4_I3_O)        0.124     7.366 r  UART/TX_FIFO/mem_reg_r1_0_7_0_5_i_4/O
                         net (fo=2, routed)           0.577     7.943    UART/TX_FIFO/mem_reg_r1_0_7_0_5/DIB0
    SLICE_X2Y62          RAMD32                                       r  UART/TX_FIFO/mem_reg_r1_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.601    10.024    UART/TX_FIFO/mem_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y62          RAMD32                                       r  UART/TX_FIFO/mem_reg_r1_0_7_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.275    10.299    
                         clock uncertainty           -0.035    10.263    
    SLICE_X2Y62          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.180    10.083    UART/TX_FIFO/mem_reg_r1_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         10.083    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 write_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/TX_FIFO/mem_reg_r2_0_7_0_5/RAMB/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.704ns (27.017%)  route 1.902ns (72.983%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.721     5.324    clk100MHz_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  write_reg_reg/Q
                         net (fo=3, routed)           0.665     6.445    WRITE/write_reg
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.569 r  WRITE/write_position[2]_i_3/O
                         net (fo=23, routed)          0.674     7.242    UART/TX_FIFO/write_position0
    SLICE_X4Y63          LUT4 (Prop_lut4_I3_O)        0.124     7.366 r  UART/TX_FIFO/mem_reg_r1_0_7_0_5_i_4/O
                         net (fo=2, routed)           0.563     7.930    UART/TX_FIFO/mem_reg_r2_0_7_0_5/DIB0
    SLICE_X2Y63          RAMD32                                       r  UART/TX_FIFO/mem_reg_r2_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.600    10.023    UART/TX_FIFO/mem_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y63          RAMD32                                       r  UART/TX_FIFO/mem_reg_r2_0_7_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.275    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X2Y63          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.180    10.082    UART/TX_FIFO/mem_reg_r2_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         10.082    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 write_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/TX_FIFO/mem_reg_r1_0_7_0_5/RAMA_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.704ns (28.493%)  route 1.767ns (71.507%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.721     5.324    clk100MHz_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  write_reg_reg/Q
                         net (fo=3, routed)           0.665     6.445    WRITE/write_reg
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.569 r  WRITE/write_position[2]_i_3/O
                         net (fo=23, routed)          0.620     7.189    UART/TX_FIFO/write_position0
    SLICE_X3Y63          LUT4 (Prop_lut4_I3_O)        0.124     7.313 r  UART/TX_FIFO/mem_reg_r1_0_7_0_5_i_1/O
                         net (fo=2, routed)           0.482     7.794    UART/TX_FIFO/mem_reg_r1_0_7_0_5/DIA1
    SLICE_X2Y62          RAMD32                                       r  UART/TX_FIFO/mem_reg_r1_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.601    10.024    UART/TX_FIFO/mem_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y62          RAMD32                                       r  UART/TX_FIFO/mem_reg_r1_0_7_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275    10.299    
                         clock uncertainty           -0.035    10.263    
    SLICE_X2Y62          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.253    10.010    UART/TX_FIFO/mem_reg_r1_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 write_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/TX_FIFO/mem_reg_r1_0_7_0_5/RAMC_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.704ns (28.703%)  route 1.749ns (71.297%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.721     5.324    clk100MHz_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  write_reg_reg/Q
                         net (fo=3, routed)           0.665     6.445    WRITE/write_reg
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.569 r  WRITE/write_position[2]_i_3/O
                         net (fo=23, routed)          0.467     7.036    UART/TX_FIFO/write_position0
    SLICE_X3Y62          LUT4 (Prop_lut4_I3_O)        0.124     7.160 r  UART/TX_FIFO/mem_reg_r1_0_7_0_5_i_5/O
                         net (fo=2, routed)           0.617     7.776    UART/TX_FIFO/mem_reg_r1_0_7_0_5/DIC1
    SLICE_X2Y62          RAMD32                                       r  UART/TX_FIFO/mem_reg_r1_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.601    10.024    UART/TX_FIFO/mem_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y62          RAMD32                                       r  UART/TX_FIFO/mem_reg_r1_0_7_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275    10.299    
                         clock uncertainty           -0.035    10.263    
    SLICE_X2Y62          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.244    10.019    UART/TX_FIFO/mem_reg_r1_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 write_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/TX_FIFO/mem_reg_r2_0_7_6_7/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.704ns (27.903%)  route 1.819ns (72.097%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 10.023 - 5.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.721     5.324    clk100MHz_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  write_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  write_reg_reg/Q
                         net (fo=3, routed)           0.665     6.445    WRITE/write_reg
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.124     6.569 r  WRITE/write_position[2]_i_3/O
                         net (fo=23, routed)          0.811     7.380    UART/TX_FIFO/write_position0
    SLICE_X3Y65          LUT4 (Prop_lut4_I3_O)        0.124     7.504 r  UART/TX_FIFO/mem_reg_r1_0_7_6_7_i_2/O
                         net (fo=2, routed)           0.343     7.847    UART/TX_FIFO/mem_reg_r2_0_7_6_7/DIA0
    SLICE_X2Y64          RAMD32                                       r  UART/TX_FIFO/mem_reg_r2_0_7_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.600    10.023    UART/TX_FIFO/mem_reg_r2_0_7_6_7/WCLK
    SLICE_X2Y64          RAMD32                                       r  UART/TX_FIFO/mem_reg_r2_0_7_6_7/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.275    10.298    
                         clock uncertainty           -0.035    10.262    
    SLICE_X2Y64          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.156    10.106    UART/TX_FIFO/mem_reg_r2_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         10.106    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  2.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UART/RX/FSM_onehot_CS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/RX/rx_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.602     1.521    UART/RX/clk100MHz_IBUF_BUFG
    SLICE_X7Y58          FDRE                                         r  UART/RX/FSM_onehot_CS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  UART/RX/FSM_onehot_CS_reg[2]/Q
                         net (fo=9, routed)           0.100     1.762    UART/RX/FSM_onehot_CS_reg_n_0_[2]
    SLICE_X6Y58          LUT6 (Prop_lut6_I4_O)        0.045     1.807 r  UART/RX/rx_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    UART/RX/rx_count[3]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  UART/RX/rx_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.873     2.038    UART/RX/clk100MHz_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  UART/RX/rx_count_reg[3]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y58          FDRE (Hold_fdre_C_D)         0.121     1.655    UART/RX/rx_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CLK_GEN/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.231ns (44.559%)  route 0.287ns (55.441%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.559     1.478    CLK_GEN/clk100MHz_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CLK_GEN/count2_reg[31]/Q
                         net (fo=2, routed)           0.125     1.745    CLK_GEN/count2[31]
    SLICE_X53Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.790 r  CLK_GEN/count20_carry_i_2/O
                         net (fo=6, routed)           0.162     1.952    CLK_GEN/count20_carry_i_2_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.045     1.997 r  CLK_GEN/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.997    CLK_GEN/clk_5KHz_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  CLK_GEN/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.834     1.999    CLK_GEN/clk100MHz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  CLK_GEN/clk_5KHz_reg/C
                         clock pessimism             -0.245     1.753    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.844    CLK_GEN/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UART/TX/tx_bus_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/TX/tx_bus_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.599     1.518    UART/TX/clk100MHz_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  UART/TX/tx_bus_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  UART/TX/tx_bus_reg[2]/Q
                         net (fo=1, routed)           0.086     1.745    UART/TX/tx_bus[2]
    SLICE_X5Y64          LUT5 (Prop_lut5_I3_O)        0.045     1.790 r  UART/TX/tx_bus[1]_i_1/O
                         net (fo=1, routed)           0.000     1.790    UART/TX/tx_bus[1]_i_1_n_0
    SLICE_X5Y64          FDRE                                         r  UART/TX/tx_bus_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.869     2.034    UART/TX/clk100MHz_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  UART/TX/tx_bus_reg[1]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.091     1.622    UART/TX/tx_bus_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UART/TX/tx_bus_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/TX/tx_bus_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.599     1.518    UART/TX/clk100MHz_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  UART/TX/tx_bus_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  UART/TX/tx_bus_reg[7]/Q
                         net (fo=1, routed)           0.098     1.757    UART/TX/tx_bus[7]
    SLICE_X4Y63          LUT5 (Prop_lut5_I3_O)        0.045     1.802 r  UART/TX/tx_bus[6]_i_1/O
                         net (fo=1, routed)           0.000     1.802    UART/TX/tx_bus[6]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  UART/TX/tx_bus_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.869     2.034    UART/TX/clk100MHz_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  UART/TX/tx_bus_reg[6]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.092     1.623    UART/TX/tx_bus_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UART/TX/tx_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/TX/tx_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.600     1.519    UART/TX/clk100MHz_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  UART/TX/tx_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  UART/TX/tx_count_reg[0]/Q
                         net (fo=5, routed)           0.132     1.792    UART/TX/tx_count_reg_n_0_[0]
    SLICE_X6Y62          LUT5 (Prop_lut5_I0_O)        0.045     1.837 r  UART/TX/tx_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.837    UART/TX/tx_count[3]
    SLICE_X6Y62          FDRE                                         r  UART/TX/tx_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.870     2.035    UART/TX/clk100MHz_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  UART/TX/tx_count_reg[3]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.120     1.652    UART/TX/tx_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 UART/TX/tx_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/TX/tx_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.600     1.519    UART/TX/clk100MHz_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  UART/TX/tx_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  UART/TX/tx_count_reg[0]/Q
                         net (fo=5, routed)           0.136     1.796    UART/TX/tx_count_reg_n_0_[0]
    SLICE_X6Y62          LUT3 (Prop_lut3_I0_O)        0.045     1.841 r  UART/TX/tx_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    UART/TX/tx_count[1]
    SLICE_X6Y62          FDRE                                         r  UART/TX/tx_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.870     2.035    UART/TX/clk100MHz_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  UART/TX/tx_count_reg[1]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.121     1.653    UART/TX/tx_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UART/RX/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/RX/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.071%)  route 0.140ns (42.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.602     1.521    UART/RX/clk100MHz_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  UART/RX/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  UART/RX/count_reg[1]/Q
                         net (fo=7, routed)           0.140     1.802    UART/RX/count_reg_n_0_[1]
    SLICE_X6Y60          LUT5 (Prop_lut5_I2_O)        0.045     1.847 r  UART/RX/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.847    UART/RX/count[2]_i_1__0_n_0
    SLICE_X6Y60          FDRE                                         r  UART/RX/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.872     2.037    UART/RX/clk100MHz_IBUF_BUFG
    SLICE_X6Y60          FDRE                                         r  UART/RX/count_reg[2]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y60          FDRE (Hold_fdre_C_D)         0.121     1.657    UART/RX/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UART/TX/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/TX/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.950%)  route 0.109ns (37.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.593     1.512    UART/TX/clk100MHz_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  UART/TX/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  UART/TX/count_reg[2]/Q
                         net (fo=6, routed)           0.109     1.763    UART/TX/count_reg_n_0_[2]
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  UART/TX/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.808    UART/TX/count[4]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  UART/TX/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.861     2.026    UART/TX/clk100MHz_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  UART/TX/count_reg[4]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.091     1.616    UART/TX/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 CLK_GEN/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.433ns (76.467%)  route 0.133ns (23.533%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.565     1.484    CLK_GEN/clk100MHz_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  CLK_GEN/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/count2_reg[19]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/count2[19]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  CLK_GEN/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.918    CLK_GEN/count20_carry__3_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.957 r  CLK_GEN/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.957    CLK_GEN/count20_carry__4_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.996 r  CLK_GEN/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.997    CLK_GEN/count20_carry__5_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.051 r  CLK_GEN/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.051    CLK_GEN/p_0_in[29]
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.828     1.994    CLK_GEN/clk100MHz_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/count2_reg[29]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CLK_GEN/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.444ns (76.916%)  route 0.133ns (23.084%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.565     1.484    CLK_GEN/clk100MHz_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  CLK_GEN/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/count2_reg[19]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/count2[19]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  CLK_GEN/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.918    CLK_GEN/count20_carry__3_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.957 r  CLK_GEN/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.957    CLK_GEN/count20_carry__4_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.996 r  CLK_GEN/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.997    CLK_GEN/count20_carry__5_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.062 r  CLK_GEN/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.062    CLK_GEN/p_0_in[31]
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.828     1.994    CLK_GEN/clk100MHz_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/count2_reg[31]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y96    CLK_GEN/clk_5KHz_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y97    CLK_GEN/count2_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y97    CLK_GEN/count2_reg[18]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y97    CLK_GEN/count2_reg[19]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y93    CLK_GEN/count2_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y97    CLK_GEN/count2_reg[20]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y98    CLK_GEN/count2_reg[21]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y98    CLK_GEN/count2_reg[22]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y98    CLK_GEN/count2_reg[23]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     UART/TX_FIFO/mem_reg_r1_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     UART/TX_FIFO/mem_reg_r1_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     UART/TX_FIFO/mem_reg_r1_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     UART/TX_FIFO/mem_reg_r1_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     UART/TX_FIFO/mem_reg_r1_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     UART/TX_FIFO/mem_reg_r1_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     UART/TX_FIFO/mem_reg_r1_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     UART/TX_FIFO/mem_reg_r1_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     UART/RX_FIFO/mem_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     UART/RX_FIFO/mem_reg_r1_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     UART/RX_FIFO/mem_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     UART/RX_FIFO/mem_reg_r1_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     UART/RX_FIFO/mem_reg_r1_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     UART/RX_FIFO/mem_reg_r1_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56     UART/RX_FIFO/mem_reg_r1_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56     UART/RX_FIFO/mem_reg_r1_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56     UART/RX_FIFO/mem_reg_r1_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     UART/RX_FIFO/mem_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     UART/RX_FIFO/mem_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y56     UART/RX_FIFO/mem_reg_r1_0_7_6_7/RAMB/CLK



