

================================================================
== Vitis HLS Report for 'FC_CIF_0_1'
================================================================
* Date:           Mon Oct 28 10:02:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FC_CIF_0_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_236                   |FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6                   |     1026|     1026|  10.260 us|  10.260 us|   1026|   1026|       no|
        |grp_FC_CIF_0_1_Pipeline_L2_L3_fu_307                              |FC_CIF_0_1_Pipeline_L2_L3                              |        ?|        ?|          ?|          ?|      ?|      ?|       no|
        |grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444  |FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2  |    65538|    65538|   0.655 ms|   0.655 ms|  65538|  65538|       no|
        |grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_520                   |FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7                   |        ?|        ?|          ?|          ?|      ?|      ?|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_128_3_VITIS_LOOP_136_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 19 24 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 27 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 13 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 27 
24 --> 25 
25 --> 26 
26 --> 13 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%in_stream_a_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_1.cpp:52]   --->   Operation 28 'read' 'in_stream_a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%valIn_a_data = trunc i64 %in_stream_a_read" [fully_connected_1.cpp:52]   --->   Operation 29 'trunc' 'valIn_a_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read" [fully_connected_1.cpp:54]   --->   Operation 30 'write' 'write_ln54' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 2.00>
ST_2 : Operation 31 [1/2] (1.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read" [fully_connected_1.cpp:54]   --->   Operation 31 'write' 'write_ln54' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (1.00ns)   --->   "%in_stream_a_read_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_1.cpp:56]   --->   Operation 32 'read' 'in_stream_a_read_1' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%valIn_a_data_1 = trunc i64 %in_stream_a_read_1" [fully_connected_1.cpp:56]   --->   Operation 33 'trunc' 'valIn_a_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.00ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_1" [fully_connected_1.cpp:58]   --->   Operation 34 'write' 'write_ln58' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 35 [1/2] (1.00ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_1" [fully_connected_1.cpp:58]   --->   Operation 35 'write' 'write_ln58' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 36 [1/1] (1.00ns)   --->   "%in_stream_a_read_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_1.cpp:60]   --->   Operation 36 'read' 'in_stream_a_read_2' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%valIn_a_data_2 = trunc i64 %in_stream_a_read_2" [fully_connected_1.cpp:60]   --->   Operation 37 'trunc' 'valIn_a_data_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_2" [fully_connected_1.cpp:62]   --->   Operation 38 'write' 'write_ln62' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.00>
ST_4 : Operation 39 [1/2] (1.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_2" [fully_connected_1.cpp:62]   --->   Operation 39 'write' 'write_ln62' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 40 [1/1] (1.00ns)   --->   "%in_stream_a_read_3 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_1.cpp:64]   --->   Operation 40 'read' 'in_stream_a_read_3' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%valIn_a_data_3 = trunc i64 %in_stream_a_read_3" [fully_connected_1.cpp:64]   --->   Operation 41 'trunc' 'valIn_a_data_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (1.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_3" [fully_connected_1.cpp:66]   --->   Operation 42 'write' 'write_ln66' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.00>
ST_5 : Operation 43 [1/2] (1.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_3" [fully_connected_1.cpp:66]   --->   Operation 43 'write' 'write_ln66' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 44 [1/1] (1.00ns)   --->   "%in_stream_a_read_4 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_1.cpp:68]   --->   Operation 44 'read' 'in_stream_a_read_4' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 45 [2/2] (1.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_4" [fully_connected_1.cpp:70]   --->   Operation 45 'write' 'write_ln70' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.00>
ST_6 : Operation 46 [1/2] (1.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_4" [fully_connected_1.cpp:70]   --->   Operation 46 'write' 'write_ln70' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 47 [1/1] (1.00ns)   --->   "%in_stream_a_read_5 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_1.cpp:72]   --->   Operation 47 'read' 'in_stream_a_read_5' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%valIn_a_data_4 = trunc i64 %in_stream_a_read_5" [fully_connected_1.cpp:72]   --->   Operation 48 'trunc' 'valIn_a_data_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [2/2] (1.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_5" [fully_connected_1.cpp:74]   --->   Operation 49 'write' 'write_ln74' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.00>
ST_7 : Operation 50 [1/2] (1.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_5" [fully_connected_1.cpp:74]   --->   Operation 50 'write' 'write_ln74' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 51 [1/1] (1.00ns)   --->   "%in_stream_a_read_6 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_1.cpp:76]   --->   Operation 51 'read' 'in_stream_a_read_6' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%valIn_a_data_5 = trunc i64 %in_stream_a_read_6" [fully_connected_1.cpp:76]   --->   Operation 52 'trunc' 'valIn_a_data_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [2/2] (1.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_6" [fully_connected_1.cpp:78]   --->   Operation 53 'write' 'write_ln78' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 2.00>
ST_8 : Operation 54 [1/2] (1.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_6" [fully_connected_1.cpp:78]   --->   Operation 54 'write' 'write_ln78' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 55 [1/1] (1.00ns)   --->   "%in_stream_a_read_7 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_1.cpp:80]   --->   Operation 55 'read' 'in_stream_a_read_7' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 56 [2/2] (1.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_7" [fully_connected_1.cpp:82]   --->   Operation 56 'write' 'write_ln82' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%spectopmodule_ln35 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [fully_connected_1.cpp:35]   --->   Operation 57 'spectopmodule' 'spectopmodule_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln35 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [fully_connected_1.cpp:35]   --->   Operation 58 'specinterface' 'specinterface_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream_a, void @empty_8, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_stream_a"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream, void @empty_8, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_stream"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/2] (1.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_7" [fully_connected_1.cpp:82]   --->   Operation 63 'write' 'write_ln82' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 64 [1/1] (2.23ns)   --->   "%switch_ln98 = switch i32 %valIn_a_data, void %fpga_resource_hint.if.else173.2, i32 4, void %if.then, i32 0, void %VITIS_LOOP_128_3" [fully_connected_1.cpp:98]   --->   Operation 64 'switch' 'switch_ln98' <Predicate = true> <Delay = 2.23>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%iter = alloca i32 1" [fully_connected_1.cpp:136]   --->   Operation 65 'alloca' 'iter' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%num_imag = alloca i32 1" [fully_connected_1.cpp:128]   --->   Operation 66 'alloca' 'num_imag' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 67 'alloca' 'indvar_flatten13' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%OFMDim_current_load = load i32 %OFMDim_current"   --->   Operation 68 'load' 'OFMDim_current_load' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 69 [2/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_load, i32 %OFMDim_current_load"   --->   Operation 69 'mul' 'A_COL_ITER' <Predicate = (valIn_a_data == 0)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten13"   --->   Operation 70 'store' 'store_ln0' <Predicate = (valIn_a_data == 0)> <Delay = 1.58>
ST_9 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln128 = store i32 0, i32 %num_imag" [fully_connected_1.cpp:128]   --->   Operation 71 'store' 'store_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 1.58>
ST_9 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln136 = store i31 0, i31 %iter" [fully_connected_1.cpp:136]   --->   Operation 72 'store' 'store_ln136' <Predicate = (valIn_a_data == 0)> <Delay = 1.58>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln100 = store i32 %valIn_a_data_4, i32 %B_COL" [fully_connected_1.cpp:100]   --->   Operation 73 'store' 'store_ln100' <Predicate = (valIn_a_data == 4)> <Delay = 0.00>
ST_9 : Operation 74 [2/2] (6.91ns)   --->   "%mul_ln101 = mul i32 %valIn_a_data_2, i32 %valIn_a_data_3" [fully_connected_1.cpp:101]   --->   Operation 74 'mul' 'mul_ln101' <Predicate = (valIn_a_data == 4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln102 = store i32 %valIn_a_data_5, i32 %OFMDim_current" [fully_connected_1.cpp:102]   --->   Operation 75 'store' 'store_ln102' <Predicate = (valIn_a_data == 4)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 76 'wait' 'empty' <Predicate = (valIn_a_data == 4)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_a_data_4, i32 %valIn_a_data_2" [fully_connected_1.cpp:181]   --->   Operation 77 'mul' 'KER_size_0' <Predicate = (valIn_a_data != 4 & valIn_a_data != 0)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%specfucore_ln184 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [fully_connected_1.cpp:184]   --->   Operation 78 'specfucore' 'specfucore_ln184' <Predicate = (valIn_a_data != 4 & valIn_a_data != 0)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%empty_73 = wait i32 @_ssdm_op_Wait"   --->   Operation 79 'wait' 'empty_73' <Predicate = (valIn_a_data != 4 & valIn_a_data != 0)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 80 [1/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_load, i32 %OFMDim_current_load"   --->   Operation 80 'mul' 'A_COL_ITER' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%cast9 = zext i32 %valIn_a_data_1" [fully_connected_1.cpp:56]   --->   Operation 81 'zext' 'cast9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%cast10 = zext i32 %A_COL_ITER"   --->   Operation 82 'zext' 'cast10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [2/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [fully_connected_1.cpp:56]   --->   Operation 83 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%B_ROW_load = load i32 %B_ROW"   --->   Operation 84 'load' 'B_ROW_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%B_COL_load = load i32 %B_COL"   --->   Operation 85 'load' 'B_COL_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (2.55ns)   --->   "%sub148 = add i32 %A_COL_ITER, i32 4294967295"   --->   Operation 86 'add' 'sub148' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (2.55ns)   --->   "%sub151 = add i32 %B_COL_load, i32 4294967295"   --->   Operation 87 'add' 'sub151' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (2.55ns)   --->   "%sub154 = add i32 %valIn_a_data_1, i32 4294967295" [fully_connected_1.cpp:56]   --->   Operation 88 'add' 'sub154' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %B_COL_load, i5 0"   --->   Operation 89 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [fully_connected_1.cpp:56]   --->   Operation 90 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln128 = br void %VITIS_LOOP_139_5" [fully_connected_1.cpp:128]   --->   Operation 91 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.09>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%iter_2 = load i31 %iter" [fully_connected_1.cpp:136]   --->   Operation 92 'load' 'iter_2' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i64 %indvar_flatten13" [fully_connected_1.cpp:128]   --->   Operation 93 'load' 'indvar_flatten13_load' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i31 %iter_2" [fully_connected_1.cpp:136]   --->   Operation 94 'zext' 'zext_ln136' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (2.55ns)   --->   "%icmp_ln136 = icmp_slt  i32 %zext_ln136, i32 %A_COL_ITER" [fully_connected_1.cpp:136]   --->   Operation 95 'icmp' 'icmp_ln136' <Predicate = (valIn_a_data == 0)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [1/1] (3.52ns)   --->   "%icmp_ln128 = icmp_eq  i64 %indvar_flatten13_load, i64 %bound11" [fully_connected_1.cpp:128]   --->   Operation 96 'icmp' 'icmp_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (3.52ns)   --->   "%add_ln128 = add i64 %indvar_flatten13_load, i64 1" [fully_connected_1.cpp:128]   --->   Operation 97 'add' 'add_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %for.inc170.loopexit, void %if.end186.loopexit" [fully_connected_1.cpp:128]   --->   Operation 98 'br' 'br_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%num_imag_load = load i32 %num_imag" [fully_connected_1.cpp:128]   --->   Operation 99 'load' 'num_imag_load' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (2.55ns)   --->   "%num_imag_2 = add i32 %num_imag_load, i32 1" [fully_connected_1.cpp:128]   --->   Operation 100 'add' 'num_imag_2' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (2.55ns)   --->   "%cmp155_not_mid1 = icmp_ne  i32 %num_imag_2, i32 %sub154" [fully_connected_1.cpp:128]   --->   Operation 101 'icmp' 'cmp155_not_mid1' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (2.55ns)   --->   "%cmp155_not23 = icmp_ne  i32 %num_imag_load, i32 %sub154" [fully_connected_1.cpp:128]   --->   Operation 102 'icmp' 'cmp155_not23' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln168)   --->   "%select_ln128 = select i1 %icmp_ln136, i1 %cmp155_not23, i1 %cmp155_not_mid1" [fully_connected_1.cpp:128]   --->   Operation 103 'select' 'select_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln168)   --->   "%select_ln128_1 = select i1 %icmp_ln136, i31 %iter_2, i31 0" [fully_connected_1.cpp:128]   --->   Operation 104 'select' 'select_ln128_1' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln168)   --->   "%zext_ln128 = zext i31 %select_ln128_1" [fully_connected_1.cpp:128]   --->   Operation 105 'zext' 'zext_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.69ns)   --->   "%select_ln128_2 = select i1 %icmp_ln136, i32 %num_imag_load, i32 %num_imag_2" [fully_connected_1.cpp:128]   --->   Operation 106 'select' 'select_ln128_2' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%empty_70 = wait i32 @_ssdm_op_Wait"   --->   Operation 107 'wait' 'empty_70' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln168 = icmp_ne  i32 %zext_ln128, i32 %sub148" [fully_connected_1.cpp:168]   --->   Operation 108 'icmp' 'icmp_ln168' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln168 = or i1 %icmp_ln168, i1 %select_ln128" [fully_connected_1.cpp:168]   --->   Operation 109 'or' 'or_ln168' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (2.52ns)   --->   "%add_ln136 = add i31 %iter_2, i31 1" [fully_connected_1.cpp:136]   --->   Operation 110 'add' 'add_ln136' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.73ns)   --->   "%iter_3 = select i1 %icmp_ln136, i31 %add_ln136, i31 1" [fully_connected_1.cpp:136]   --->   Operation 111 'select' 'iter_3' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln128 = store i64 %add_ln128, i64 %indvar_flatten13" [fully_connected_1.cpp:128]   --->   Operation 112 'store' 'store_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 1.58>
ST_13 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln128 = store i32 %select_ln128_2, i32 %num_imag" [fully_connected_1.cpp:128]   --->   Operation 113 'store' 'store_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 1.58>
ST_13 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln136 = store i31 %iter_3, i31 %iter" [fully_connected_1.cpp:136]   --->   Operation 114 'store' 'store_ln136' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 1.58>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end186"   --->   Operation 115 'br' 'br_ln0' <Predicate = (valIn_a_data == 0 & icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [fully_connected_1.cpp:181]   --->   Operation 116 'specregionbegin' 'rbegin8' <Predicate = (valIn_a_data != 4 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin8" [fully_connected_1.cpp:181]   --->   Operation 117 'specregionend' 'rend9' <Predicate = (valIn_a_data != 4 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [fully_connected_1.cpp:182]   --->   Operation 118 'specregionbegin' 'rbegin6' <Predicate = (valIn_a_data != 4 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin6" [fully_connected_1.cpp:182]   --->   Operation 119 'specregionend' 'rend7' <Predicate = (valIn_a_data != 4 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [fully_connected_1.cpp:183]   --->   Operation 120 'specregionbegin' 'rbegin' <Predicate = (valIn_a_data != 4 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [fully_connected_1.cpp:183]   --->   Operation 121 'specregionend' 'rend' <Predicate = (valIn_a_data != 4 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln183 = call void @FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7, i32 %KER_bound, i64 %in_stream_a, i64 %out_stream" [fully_connected_1.cpp:183]   --->   Operation 122 'call' 'call_ln183' <Predicate = (valIn_a_data != 4 & valIn_a_data != 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end186"   --->   Operation 123 'br' 'br_ln0' <Predicate = (valIn_a_data != 4 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end187"   --->   Operation 124 'br' 'br_ln0' <Predicate = (valIn_a_data != 4 & icmp_ln128) | (valIn_a_data != 4 & valIn_a_data != 0)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.87>
ST_14 : Operation 125 [2/2] (5.87ns)   --->   "%call_ln0 = call void @FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6, i64 %in_stream_a, i32 %B_ROW_load, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0"   --->   Operation 125 'call' 'call_ln0' <Predicate = true> <Delay = 5.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6, i64 %in_stream_a, i32 %B_ROW_load, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0"   --->   Operation 126 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%empty_71 = wait i32 @_ssdm_op_Wait"   --->   Operation 127 'wait' 'empty_71' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%empty_72 = wait i32 @_ssdm_op_Wait"   --->   Operation 128 'wait' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln168 = call void @FC_CIF_0_1_Pipeline_L2_L3, i37 %tmp_2, i64 %out_stream, i32 %sub151, i1 %or_ln168, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31" [fully_connected_1.cpp:168]   --->   Operation 129 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.41>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_128_3_VITIS_LOOP_136_4_str"   --->   Operation 130 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/2] (6.41ns)   --->   "%call_ln168 = call void @FC_CIF_0_1_Pipeline_L2_L3, i37 %tmp_2, i64 %out_stream, i32 %sub151, i1 %or_ln168, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31" [fully_connected_1.cpp:168]   --->   Operation 131 'call' 'call_ln168' <Predicate = true> <Delay = 6.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln136 = br void %VITIS_LOOP_139_5" [fully_connected_1.cpp:136]   --->   Operation 132 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>

State 19 <SV = 9> <Delay = 6.91>
ST_19 : Operation 133 [1/2] (6.91ns)   --->   "%mul_ln101 = mul i32 %valIn_a_data_2, i32 %valIn_a_data_3" [fully_connected_1.cpp:101]   --->   Operation 133 'mul' 'mul_ln101' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.91>
ST_20 : Operation 134 [2/2] (6.91ns)   --->   "%mul_ln101_1 = mul i32 %mul_ln101, i32 %valIn_a_data_2" [fully_connected_1.cpp:101]   --->   Operation 134 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 6.91>
ST_21 : Operation 135 [1/2] (6.91ns)   --->   "%mul_ln101_1 = mul i32 %mul_ln101, i32 %valIn_a_data_2" [fully_connected_1.cpp:101]   --->   Operation 135 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln101 = store i32 %mul_ln101_1, i32 %B_ROW" [fully_connected_1.cpp:101]   --->   Operation 136 'store' 'store_ln101' <Predicate = true> <Delay = 0.00>

State 22 <SV = 12> <Delay = 3.55>
ST_22 : Operation 137 [1/1] (2.55ns)   --->   "%sub = add i32 %valIn_a_data_4, i32 4294967295" [fully_connected_1.cpp:72]   --->   Operation 137 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 138 [1/1] (2.55ns)   --->   "%sub47 = add i32 %mul_ln101_1, i32 4294967295" [fully_connected_1.cpp:101]   --->   Operation 138 'add' 'sub47' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 139 [2/2] (1.00ns)   --->   "%call_ln101 = call void @FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i32 %sub47, i64 %out_stream, i64 %in_stream_a, i32 %sub, i32 %valIn_a_data_4, i32 %mul_ln101_1, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31" [fully_connected_1.cpp:101]   --->   Operation 139 'call' 'call_ln101' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 13> <Delay = 4.53>
ST_23 : Operation 140 [1/2] (4.53ns)   --->   "%call_ln101 = call void @FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i32 %sub47, i64 %out_stream, i64 %in_stream_a, i32 %sub, i32 %valIn_a_data_4, i32 %mul_ln101_1, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31" [fully_connected_1.cpp:101]   --->   Operation 140 'call' 'call_ln101' <Predicate = true> <Delay = 4.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end187"   --->   Operation 141 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 24 <SV = 9> <Delay = 12.5>
ST_24 : Operation 142 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %KER_size_0, i32 %valIn_a_data_2" [fully_connected_1.cpp:182]   --->   Operation 142 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%specfucore_ln185 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [fully_connected_1.cpp:185]   --->   Operation 143 'specfucore' 'specfucore_ln185' <Predicate = true> <Delay = 0.00>

State 25 <SV = 10> <Delay = 12.5>
ST_25 : Operation 144 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %KER_size_1, i32 %valIn_a_data_3" [fully_connected_1.cpp:183]   --->   Operation 144 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%specfucore_ln186 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [fully_connected_1.cpp:186]   --->   Operation 145 'specfucore' 'specfucore_ln186' <Predicate = true> <Delay = 0.00>

State 26 <SV = 11> <Delay = 4.14>
ST_26 : Operation 146 [2/2] (4.14ns)   --->   "%call_ln183 = call void @FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7, i32 %KER_bound, i64 %in_stream_a, i64 %out_stream" [fully_connected_1.cpp:183]   --->   Operation 146 'call' 'call_ln183' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 18> <Delay = 0.00>
ST_27 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln194 = ret" [fully_connected_1.cpp:194]   --->   Operation 147 'ret' 'ret_ln194' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_stream_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_COL]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ B_ROW]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ OFMDim_current]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_stream_a_read      (read           ) [ 0010000000000000000000000000]
valIn_a_data          (trunc          ) [ 0011111111111111111000001110]
write_ln54            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_1    (read           ) [ 0001000000000000000000000000]
valIn_a_data_1        (trunc          ) [ 0001111111111000000000000000]
write_ln58            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_2    (read           ) [ 0000100000000000000000000000]
valIn_a_data_2        (trunc          ) [ 0000111111000000000111001000]
write_ln62            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_3    (read           ) [ 0000010000000000000000000000]
valIn_a_data_3        (trunc          ) [ 0000011111000000000100001100]
write_ln66            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_4    (read           ) [ 0000001000000000000000000000]
write_ln70            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_5    (read           ) [ 0000000100000000000000000000]
valIn_a_data_4        (trunc          ) [ 0000000111000000000111110000]
write_ln74            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_6    (read           ) [ 0000000010000000000000000000]
valIn_a_data_5        (trunc          ) [ 0000000011000000000000000000]
write_ln78            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_7    (read           ) [ 0000000001000000000000000000]
spectopmodule_ln35    (spectopmodule  ) [ 0000000000000000000000000000]
specinterface_ln35    (specinterface  ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap    ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap    ) [ 0000000000000000000000000000]
write_ln82            (write          ) [ 0000000000000000000000000000]
switch_ln98           (switch         ) [ 0000000000000000000000000000]
iter                  (alloca         ) [ 0000000001111111111000001110]
num_imag              (alloca         ) [ 0000000001111111111000001110]
indvar_flatten13      (alloca         ) [ 0000000001111111111000001110]
OFMDim_current_load   (load           ) [ 0000000000100000000000000000]
store_ln0             (store          ) [ 0000000000000000000000000000]
store_ln128           (store          ) [ 0000000000000000000000000000]
store_ln136           (store          ) [ 0000000000000000000000000000]
store_ln100           (store          ) [ 0000000000000000000000000000]
store_ln102           (store          ) [ 0000000000000000000000000000]
empty                 (wait           ) [ 0000000000000000000000000000]
KER_size_0            (mul            ) [ 0000000000000000000000001000]
specfucore_ln184      (specfucore     ) [ 0000000000000000000000000000]
empty_73              (wait           ) [ 0000000000000000000000000000]
A_COL_ITER            (mul            ) [ 0000000000011111111000000000]
cast9                 (zext           ) [ 0000000000001000000000000000]
cast10                (zext           ) [ 0000000000001000000000000000]
B_ROW_load            (load           ) [ 0000000000000111111000000000]
B_COL_load            (load           ) [ 0000000000000000000000000000]
sub148                (add            ) [ 0000000000000111111000000000]
sub151                (add            ) [ 0000000000000111111000000000]
sub154                (add            ) [ 0000000000000111111000000000]
tmp_2                 (bitconcatenate ) [ 0000000000000111111000000000]
bound11               (mul            ) [ 0000000000000111111000000000]
br_ln128              (br             ) [ 0000000000000000000000000000]
iter_2                (load           ) [ 0000000000000000000000000000]
indvar_flatten13_load (load           ) [ 0000000000000000000000000000]
zext_ln136            (zext           ) [ 0000000000000000000000000000]
icmp_ln136            (icmp           ) [ 0000000000000000000000000000]
icmp_ln128            (icmp           ) [ 0000000000000111111000000000]
add_ln128             (add            ) [ 0000000000000000000000000000]
br_ln128              (br             ) [ 0000000000000000000000000000]
num_imag_load         (load           ) [ 0000000000000000000000000000]
num_imag_2            (add            ) [ 0000000000000000000000000000]
cmp155_not_mid1       (icmp           ) [ 0000000000000000000000000000]
cmp155_not23          (icmp           ) [ 0000000000000000000000000000]
select_ln128          (select         ) [ 0000000000000000000000000000]
select_ln128_1        (select         ) [ 0000000000000000000000000000]
zext_ln128            (zext           ) [ 0000000000000000000000000000]
select_ln128_2        (select         ) [ 0000000000000000000000000000]
empty_70              (wait           ) [ 0000000000000000000000000000]
icmp_ln168            (icmp           ) [ 0000000000000000000000000000]
or_ln168              (or             ) [ 0000000000000011111000000000]
add_ln136             (add            ) [ 0000000000000000000000000000]
iter_3                (select         ) [ 0000000000000000000000000000]
store_ln128           (store          ) [ 0000000000000000000000000000]
store_ln128           (store          ) [ 0000000000000000000000000000]
store_ln136           (store          ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
rbegin8               (specregionbegin) [ 0000000000000000000000000000]
rend9                 (specregionend  ) [ 0000000000000000000000000000]
rbegin6               (specregionbegin) [ 0000000000000000000000000000]
rend7                 (specregionend  ) [ 0000000000000000000000000000]
rbegin                (specregionbegin) [ 0000000000000000000000000000]
rend                  (specregionend  ) [ 0000000000000000000000000000]
call_ln183            (call           ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
call_ln0              (call           ) [ 0000000000000000000000000000]
empty_71              (wait           ) [ 0000000000000000000000000000]
empty_72              (wait           ) [ 0000000000000000000000000000]
specloopname_ln0      (specloopname   ) [ 0000000000000000000000000000]
call_ln168            (call           ) [ 0000000000000000000000000000]
br_ln136              (br             ) [ 0000000000000000000000000000]
mul_ln101             (mul            ) [ 0000000000000000000011000000]
mul_ln101_1           (mul            ) [ 0000000000000000000000110000]
store_ln101           (store          ) [ 0000000000000000000000000000]
sub                   (add            ) [ 0000000000000000000000010000]
sub47                 (add            ) [ 0000000000000000000000010000]
call_ln101            (call           ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
KER_size_1            (mul            ) [ 0000000000000000000000000100]
specfucore_ln185      (specfucore     ) [ 0000000000000000000000000000]
KER_bound             (mul            ) [ 0000000000000111111000000010]
specfucore_ln186      (specfucore     ) [ 0000000000000000000000000000]
ret_ln194             (ret            ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_COL">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_COL"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_ROW">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OFMDim_current">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFMDim_current"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_Pipeline_L2_L3"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_128_3_VITIS_LOOP_136_4_str"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2"/></StgValue>
</bind>
</comp>

<comp id="210" class="1004" name="iter_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iter/9 "/>
</bind>
</comp>

<comp id="214" class="1004" name="num_imag_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_imag/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="indvar_flatten13_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/9 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_stream_a_read/1 in_stream_a_read_1/2 in_stream_a_read_2/3 in_stream_a_read_3/4 in_stream_a_read_4/5 in_stream_a_read_5/6 in_stream_a_read_6/7 in_stream_a_read_7/8 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="0" index="2" bw="64" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/1 write_ln58/2 write_ln62/3 write_ln66/4 write_ln70/5 write_ln74/6 write_ln78/7 write_ln82/8 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="3" bw="16" slack="0"/>
<pin id="241" dir="0" index="4" bw="16" slack="0"/>
<pin id="242" dir="0" index="5" bw="16" slack="0"/>
<pin id="243" dir="0" index="6" bw="16" slack="0"/>
<pin id="244" dir="0" index="7" bw="16" slack="0"/>
<pin id="245" dir="0" index="8" bw="16" slack="0"/>
<pin id="246" dir="0" index="9" bw="16" slack="0"/>
<pin id="247" dir="0" index="10" bw="16" slack="0"/>
<pin id="248" dir="0" index="11" bw="16" slack="0"/>
<pin id="249" dir="0" index="12" bw="16" slack="0"/>
<pin id="250" dir="0" index="13" bw="16" slack="0"/>
<pin id="251" dir="0" index="14" bw="16" slack="0"/>
<pin id="252" dir="0" index="15" bw="16" slack="0"/>
<pin id="253" dir="0" index="16" bw="16" slack="0"/>
<pin id="254" dir="0" index="17" bw="16" slack="0"/>
<pin id="255" dir="0" index="18" bw="16" slack="0"/>
<pin id="256" dir="0" index="19" bw="16" slack="0"/>
<pin id="257" dir="0" index="20" bw="16" slack="0"/>
<pin id="258" dir="0" index="21" bw="16" slack="0"/>
<pin id="259" dir="0" index="22" bw="16" slack="0"/>
<pin id="260" dir="0" index="23" bw="16" slack="0"/>
<pin id="261" dir="0" index="24" bw="16" slack="0"/>
<pin id="262" dir="0" index="25" bw="16" slack="0"/>
<pin id="263" dir="0" index="26" bw="16" slack="0"/>
<pin id="264" dir="0" index="27" bw="16" slack="0"/>
<pin id="265" dir="0" index="28" bw="16" slack="0"/>
<pin id="266" dir="0" index="29" bw="16" slack="0"/>
<pin id="267" dir="0" index="30" bw="16" slack="0"/>
<pin id="268" dir="0" index="31" bw="16" slack="0"/>
<pin id="269" dir="0" index="32" bw="16" slack="0"/>
<pin id="270" dir="0" index="33" bw="16" slack="0"/>
<pin id="271" dir="0" index="34" bw="16" slack="0"/>
<pin id="272" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_FC_CIF_0_1_Pipeline_L2_L3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="0" slack="0"/>
<pin id="309" dir="0" index="1" bw="37" slack="5"/>
<pin id="310" dir="0" index="2" bw="64" slack="0"/>
<pin id="311" dir="0" index="3" bw="32" slack="5"/>
<pin id="312" dir="0" index="4" bw="1" slack="4"/>
<pin id="313" dir="0" index="5" bw="16" slack="0"/>
<pin id="314" dir="0" index="6" bw="16" slack="0"/>
<pin id="315" dir="0" index="7" bw="16" slack="0"/>
<pin id="316" dir="0" index="8" bw="16" slack="0"/>
<pin id="317" dir="0" index="9" bw="16" slack="0"/>
<pin id="318" dir="0" index="10" bw="16" slack="0"/>
<pin id="319" dir="0" index="11" bw="16" slack="0"/>
<pin id="320" dir="0" index="12" bw="16" slack="0"/>
<pin id="321" dir="0" index="13" bw="16" slack="0"/>
<pin id="322" dir="0" index="14" bw="16" slack="0"/>
<pin id="323" dir="0" index="15" bw="16" slack="0"/>
<pin id="324" dir="0" index="16" bw="16" slack="0"/>
<pin id="325" dir="0" index="17" bw="16" slack="0"/>
<pin id="326" dir="0" index="18" bw="16" slack="0"/>
<pin id="327" dir="0" index="19" bw="16" slack="0"/>
<pin id="328" dir="0" index="20" bw="16" slack="0"/>
<pin id="329" dir="0" index="21" bw="16" slack="0"/>
<pin id="330" dir="0" index="22" bw="16" slack="0"/>
<pin id="331" dir="0" index="23" bw="16" slack="0"/>
<pin id="332" dir="0" index="24" bw="16" slack="0"/>
<pin id="333" dir="0" index="25" bw="16" slack="0"/>
<pin id="334" dir="0" index="26" bw="16" slack="0"/>
<pin id="335" dir="0" index="27" bw="16" slack="0"/>
<pin id="336" dir="0" index="28" bw="16" slack="0"/>
<pin id="337" dir="0" index="29" bw="16" slack="0"/>
<pin id="338" dir="0" index="30" bw="16" slack="0"/>
<pin id="339" dir="0" index="31" bw="16" slack="0"/>
<pin id="340" dir="0" index="32" bw="16" slack="0"/>
<pin id="341" dir="0" index="33" bw="16" slack="0"/>
<pin id="342" dir="0" index="34" bw="16" slack="0"/>
<pin id="343" dir="0" index="35" bw="16" slack="0"/>
<pin id="344" dir="0" index="36" bw="16" slack="0"/>
<pin id="345" dir="0" index="37" bw="16" slack="0"/>
<pin id="346" dir="0" index="38" bw="16" slack="0"/>
<pin id="347" dir="0" index="39" bw="16" slack="0"/>
<pin id="348" dir="0" index="40" bw="16" slack="0"/>
<pin id="349" dir="0" index="41" bw="16" slack="0"/>
<pin id="350" dir="0" index="42" bw="16" slack="0"/>
<pin id="351" dir="0" index="43" bw="16" slack="0"/>
<pin id="352" dir="0" index="44" bw="16" slack="0"/>
<pin id="353" dir="0" index="45" bw="16" slack="0"/>
<pin id="354" dir="0" index="46" bw="16" slack="0"/>
<pin id="355" dir="0" index="47" bw="16" slack="0"/>
<pin id="356" dir="0" index="48" bw="16" slack="0"/>
<pin id="357" dir="0" index="49" bw="16" slack="0"/>
<pin id="358" dir="0" index="50" bw="16" slack="0"/>
<pin id="359" dir="0" index="51" bw="16" slack="0"/>
<pin id="360" dir="0" index="52" bw="16" slack="0"/>
<pin id="361" dir="0" index="53" bw="16" slack="0"/>
<pin id="362" dir="0" index="54" bw="16" slack="0"/>
<pin id="363" dir="0" index="55" bw="16" slack="0"/>
<pin id="364" dir="0" index="56" bw="16" slack="0"/>
<pin id="365" dir="0" index="57" bw="16" slack="0"/>
<pin id="366" dir="0" index="58" bw="16" slack="0"/>
<pin id="367" dir="0" index="59" bw="16" slack="0"/>
<pin id="368" dir="0" index="60" bw="16" slack="0"/>
<pin id="369" dir="0" index="61" bw="16" slack="0"/>
<pin id="370" dir="0" index="62" bw="16" slack="0"/>
<pin id="371" dir="0" index="63" bw="16" slack="0"/>
<pin id="372" dir="0" index="64" bw="16" slack="0"/>
<pin id="373" dir="0" index="65" bw="16" slack="0"/>
<pin id="374" dir="0" index="66" bw="16" slack="0"/>
<pin id="375" dir="0" index="67" bw="16" slack="0"/>
<pin id="376" dir="0" index="68" bw="16" slack="0"/>
<pin id="377" dir="1" index="69" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln168/17 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="0" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="0" index="2" bw="64" slack="0"/>
<pin id="448" dir="0" index="3" bw="64" slack="0"/>
<pin id="449" dir="0" index="4" bw="32" slack="0"/>
<pin id="450" dir="0" index="5" bw="32" slack="7"/>
<pin id="451" dir="0" index="6" bw="32" slack="1"/>
<pin id="452" dir="0" index="7" bw="16" slack="0"/>
<pin id="453" dir="0" index="8" bw="16" slack="0"/>
<pin id="454" dir="0" index="9" bw="16" slack="0"/>
<pin id="455" dir="0" index="10" bw="16" slack="0"/>
<pin id="456" dir="0" index="11" bw="16" slack="0"/>
<pin id="457" dir="0" index="12" bw="16" slack="0"/>
<pin id="458" dir="0" index="13" bw="16" slack="0"/>
<pin id="459" dir="0" index="14" bw="16" slack="0"/>
<pin id="460" dir="0" index="15" bw="16" slack="0"/>
<pin id="461" dir="0" index="16" bw="16" slack="0"/>
<pin id="462" dir="0" index="17" bw="16" slack="0"/>
<pin id="463" dir="0" index="18" bw="16" slack="0"/>
<pin id="464" dir="0" index="19" bw="16" slack="0"/>
<pin id="465" dir="0" index="20" bw="16" slack="0"/>
<pin id="466" dir="0" index="21" bw="16" slack="0"/>
<pin id="467" dir="0" index="22" bw="16" slack="0"/>
<pin id="468" dir="0" index="23" bw="16" slack="0"/>
<pin id="469" dir="0" index="24" bw="16" slack="0"/>
<pin id="470" dir="0" index="25" bw="16" slack="0"/>
<pin id="471" dir="0" index="26" bw="16" slack="0"/>
<pin id="472" dir="0" index="27" bw="16" slack="0"/>
<pin id="473" dir="0" index="28" bw="16" slack="0"/>
<pin id="474" dir="0" index="29" bw="16" slack="0"/>
<pin id="475" dir="0" index="30" bw="16" slack="0"/>
<pin id="476" dir="0" index="31" bw="16" slack="0"/>
<pin id="477" dir="0" index="32" bw="16" slack="0"/>
<pin id="478" dir="0" index="33" bw="16" slack="0"/>
<pin id="479" dir="0" index="34" bw="16" slack="0"/>
<pin id="480" dir="0" index="35" bw="16" slack="0"/>
<pin id="481" dir="0" index="36" bw="16" slack="0"/>
<pin id="482" dir="0" index="37" bw="16" slack="0"/>
<pin id="483" dir="0" index="38" bw="16" slack="0"/>
<pin id="484" dir="1" index="39" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln101/22 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="0" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="1"/>
<pin id="523" dir="0" index="2" bw="64" slack="0"/>
<pin id="524" dir="0" index="3" bw="64" slack="0"/>
<pin id="525" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln183/26 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound11/11 "/>
</bind>
</comp>

<comp id="533" class="1004" name="grp_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="A_COL_ITER/9 mul_ln101_1/20 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="6"/>
<pin id="539" dir="0" index="1" bw="32" slack="5"/>
<pin id="540" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln101/9 "/>
</bind>
</comp>

<comp id="541" class="1005" name="reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="1"/>
<pin id="543" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_stream_a_read in_stream_a_read_1 in_stream_a_read_2 in_stream_a_read_3 in_stream_a_read_4 in_stream_a_read_5 in_stream_a_read_6 in_stream_a_read_7 "/>
</bind>
</comp>

<comp id="546" class="1005" name="reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_COL_ITER mul_ln101_1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="grp_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub148/12 sub47/22 "/>
</bind>
</comp>

<comp id="558" class="1005" name="reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub148 sub47 "/>
</bind>
</comp>

<comp id="563" class="1004" name="valIn_a_data_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="0"/>
<pin id="565" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="valIn_a_data_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="0"/>
<pin id="569" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_1/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="valIn_a_data_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="0"/>
<pin id="573" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_2/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="valIn_a_data_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="0"/>
<pin id="577" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_3/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="valIn_a_data_4_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_4/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="valIn_a_data_5_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="0"/>
<pin id="585" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_5/7 "/>
</bind>
</comp>

<comp id="587" class="1004" name="OFMDim_current_load_load_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OFMDim_current_load/9 "/>
</bind>
</comp>

<comp id="593" class="1004" name="store_ln0_store_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="64" slack="0"/>
<pin id="596" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/9 "/>
</bind>
</comp>

<comp id="598" class="1004" name="store_ln128_store_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="store_ln136_store_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="31" slack="0"/>
<pin id="606" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/9 "/>
</bind>
</comp>

<comp id="608" class="1004" name="store_ln100_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="3"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/9 "/>
</bind>
</comp>

<comp id="613" class="1004" name="store_ln102_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="2"/>
<pin id="615" dir="0" index="1" bw="32" slack="0"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="KER_size_0_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="3"/>
<pin id="620" dir="0" index="1" bw="32" slack="6"/>
<pin id="621" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="cast9_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="9"/>
<pin id="624" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast9/11 "/>
</bind>
</comp>

<comp id="626" class="1004" name="cast10_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast10/11 "/>
</bind>
</comp>

<comp id="631" class="1004" name="B_ROW_load_load_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_ROW_load/12 "/>
</bind>
</comp>

<comp id="635" class="1004" name="B_COL_load_load_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_COL_load/12 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sub151_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub151/12 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sub154_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="10"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub154/12 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="37" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="1" index="3" bw="37" slack="5"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="658" class="1004" name="iter_2_load_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="31" slack="4"/>
<pin id="660" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iter_2/13 "/>
</bind>
</comp>

<comp id="661" class="1004" name="indvar_flatten13_load_load_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="64" slack="4"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/13 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln136_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="31" slack="0"/>
<pin id="666" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/13 "/>
</bind>
</comp>

<comp id="668" class="1004" name="icmp_ln136_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="31" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="3"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/13 "/>
</bind>
</comp>

<comp id="674" class="1004" name="icmp_ln128_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="0"/>
<pin id="676" dir="0" index="1" bw="64" slack="1"/>
<pin id="677" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/13 "/>
</bind>
</comp>

<comp id="679" class="1004" name="add_ln128_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="64" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/13 "/>
</bind>
</comp>

<comp id="685" class="1004" name="num_imag_load_load_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="4"/>
<pin id="687" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_imag_load/13 "/>
</bind>
</comp>

<comp id="688" class="1004" name="num_imag_2_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_imag_2/13 "/>
</bind>
</comp>

<comp id="694" class="1004" name="cmp155_not_mid1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="1"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp155_not_mid1/13 "/>
</bind>
</comp>

<comp id="699" class="1004" name="cmp155_not23_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="1"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp155_not23/13 "/>
</bind>
</comp>

<comp id="704" class="1004" name="select_ln128_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="0" index="2" bw="1" slack="0"/>
<pin id="708" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128/13 "/>
</bind>
</comp>

<comp id="712" class="1004" name="select_ln128_1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="31" slack="0"/>
<pin id="715" dir="0" index="2" bw="1" slack="0"/>
<pin id="716" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128_1/13 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln128_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="31" slack="0"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/13 "/>
</bind>
</comp>

<comp id="724" class="1004" name="select_ln128_2_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="0"/>
<pin id="727" dir="0" index="2" bw="32" slack="0"/>
<pin id="728" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128_2/13 "/>
</bind>
</comp>

<comp id="732" class="1004" name="icmp_ln168_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="31" slack="0"/>
<pin id="734" dir="0" index="1" bw="32" slack="1"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/13 "/>
</bind>
</comp>

<comp id="738" class="1004" name="or_ln168_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln168/13 "/>
</bind>
</comp>

<comp id="744" class="1004" name="add_ln136_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="31" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/13 "/>
</bind>
</comp>

<comp id="750" class="1004" name="iter_3_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="31" slack="0"/>
<pin id="753" dir="0" index="2" bw="1" slack="0"/>
<pin id="754" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iter_3/13 "/>
</bind>
</comp>

<comp id="758" class="1004" name="store_ln128_store_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="64" slack="0"/>
<pin id="760" dir="0" index="1" bw="64" slack="4"/>
<pin id="761" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/13 "/>
</bind>
</comp>

<comp id="763" class="1004" name="store_ln128_store_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="4"/>
<pin id="766" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/13 "/>
</bind>
</comp>

<comp id="768" class="1004" name="store_ln136_store_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="31" slack="0"/>
<pin id="770" dir="0" index="1" bw="31" slack="4"/>
<pin id="771" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/13 "/>
</bind>
</comp>

<comp id="773" class="1004" name="store_ln101_store_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="0"/>
<pin id="776" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/21 "/>
</bind>
</comp>

<comp id="779" class="1004" name="sub_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="7"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/22 "/>
</bind>
</comp>

<comp id="785" class="1004" name="KER_size_1_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="0" index="1" bw="32" slack="7"/>
<pin id="788" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/24 "/>
</bind>
</comp>

<comp id="789" class="1004" name="KER_bound_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="0" index="1" bw="32" slack="7"/>
<pin id="792" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/25 "/>
</bind>
</comp>

<comp id="793" class="1005" name="valIn_a_data_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="8"/>
<pin id="795" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="valIn_a_data "/>
</bind>
</comp>

<comp id="797" class="1005" name="valIn_a_data_1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="9"/>
<pin id="799" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="valIn_a_data_1 "/>
</bind>
</comp>

<comp id="803" class="1005" name="valIn_a_data_2_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="6"/>
<pin id="805" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="valIn_a_data_2 "/>
</bind>
</comp>

<comp id="811" class="1005" name="valIn_a_data_3_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="5"/>
<pin id="813" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="valIn_a_data_3 "/>
</bind>
</comp>

<comp id="817" class="1005" name="valIn_a_data_4_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="3"/>
<pin id="819" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="valIn_a_data_4 "/>
</bind>
</comp>

<comp id="825" class="1005" name="valIn_a_data_5_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="2"/>
<pin id="827" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="valIn_a_data_5 "/>
</bind>
</comp>

<comp id="830" class="1005" name="iter_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="31" slack="0"/>
<pin id="832" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="837" class="1005" name="num_imag_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_imag "/>
</bind>
</comp>

<comp id="844" class="1005" name="indvar_flatten13_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="64" slack="0"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="851" class="1005" name="OFMDim_current_load_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="1"/>
<pin id="853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OFMDim_current_load "/>
</bind>
</comp>

<comp id="857" class="1005" name="KER_size_0_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="862" class="1005" name="cast9_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="64" slack="1"/>
<pin id="864" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast9 "/>
</bind>
</comp>

<comp id="867" class="1005" name="cast10_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="64" slack="1"/>
<pin id="869" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast10 "/>
</bind>
</comp>

<comp id="875" class="1005" name="sub151_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="5"/>
<pin id="877" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sub151 "/>
</bind>
</comp>

<comp id="880" class="1005" name="sub154_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="1"/>
<pin id="882" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub154 "/>
</bind>
</comp>

<comp id="886" class="1005" name="tmp_2_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="37" slack="5"/>
<pin id="888" dir="1" index="1" bw="37" slack="5"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="891" class="1005" name="bound11_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="64" slack="1"/>
<pin id="893" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound11 "/>
</bind>
</comp>

<comp id="899" class="1005" name="or_ln168_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="4"/>
<pin id="901" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_ln168 "/>
</bind>
</comp>

<comp id="904" class="1005" name="mul_ln101_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="1"/>
<pin id="906" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln101 "/>
</bind>
</comp>

<comp id="909" class="1005" name="sub_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="1"/>
<pin id="911" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="914" class="1005" name="KER_size_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="KER_bound_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="1"/>
<pin id="921" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="213"><net_src comp="158" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="158" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="158" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="138" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="140" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="2" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="222" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="273"><net_src comp="200" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="275"><net_src comp="74" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="276"><net_src comp="76" pin="0"/><net_sink comp="236" pin=4"/></net>

<net id="277"><net_src comp="78" pin="0"/><net_sink comp="236" pin=5"/></net>

<net id="278"><net_src comp="80" pin="0"/><net_sink comp="236" pin=6"/></net>

<net id="279"><net_src comp="82" pin="0"/><net_sink comp="236" pin=7"/></net>

<net id="280"><net_src comp="84" pin="0"/><net_sink comp="236" pin=8"/></net>

<net id="281"><net_src comp="86" pin="0"/><net_sink comp="236" pin=9"/></net>

<net id="282"><net_src comp="88" pin="0"/><net_sink comp="236" pin=10"/></net>

<net id="283"><net_src comp="90" pin="0"/><net_sink comp="236" pin=11"/></net>

<net id="284"><net_src comp="92" pin="0"/><net_sink comp="236" pin=12"/></net>

<net id="285"><net_src comp="94" pin="0"/><net_sink comp="236" pin=13"/></net>

<net id="286"><net_src comp="96" pin="0"/><net_sink comp="236" pin=14"/></net>

<net id="287"><net_src comp="98" pin="0"/><net_sink comp="236" pin=15"/></net>

<net id="288"><net_src comp="100" pin="0"/><net_sink comp="236" pin=16"/></net>

<net id="289"><net_src comp="102" pin="0"/><net_sink comp="236" pin=17"/></net>

<net id="290"><net_src comp="104" pin="0"/><net_sink comp="236" pin=18"/></net>

<net id="291"><net_src comp="106" pin="0"/><net_sink comp="236" pin=19"/></net>

<net id="292"><net_src comp="108" pin="0"/><net_sink comp="236" pin=20"/></net>

<net id="293"><net_src comp="110" pin="0"/><net_sink comp="236" pin=21"/></net>

<net id="294"><net_src comp="112" pin="0"/><net_sink comp="236" pin=22"/></net>

<net id="295"><net_src comp="114" pin="0"/><net_sink comp="236" pin=23"/></net>

<net id="296"><net_src comp="116" pin="0"/><net_sink comp="236" pin=24"/></net>

<net id="297"><net_src comp="118" pin="0"/><net_sink comp="236" pin=25"/></net>

<net id="298"><net_src comp="120" pin="0"/><net_sink comp="236" pin=26"/></net>

<net id="299"><net_src comp="122" pin="0"/><net_sink comp="236" pin=27"/></net>

<net id="300"><net_src comp="124" pin="0"/><net_sink comp="236" pin=28"/></net>

<net id="301"><net_src comp="126" pin="0"/><net_sink comp="236" pin=29"/></net>

<net id="302"><net_src comp="128" pin="0"/><net_sink comp="236" pin=30"/></net>

<net id="303"><net_src comp="130" pin="0"/><net_sink comp="236" pin=31"/></net>

<net id="304"><net_src comp="132" pin="0"/><net_sink comp="236" pin=32"/></net>

<net id="305"><net_src comp="134" pin="0"/><net_sink comp="236" pin=33"/></net>

<net id="306"><net_src comp="136" pin="0"/><net_sink comp="236" pin=34"/></net>

<net id="378"><net_src comp="202" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="379"><net_src comp="2" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="380"><net_src comp="74" pin="0"/><net_sink comp="307" pin=5"/></net>

<net id="381"><net_src comp="10" pin="0"/><net_sink comp="307" pin=6"/></net>

<net id="382"><net_src comp="76" pin="0"/><net_sink comp="307" pin=7"/></net>

<net id="383"><net_src comp="12" pin="0"/><net_sink comp="307" pin=8"/></net>

<net id="384"><net_src comp="78" pin="0"/><net_sink comp="307" pin=9"/></net>

<net id="385"><net_src comp="14" pin="0"/><net_sink comp="307" pin=10"/></net>

<net id="386"><net_src comp="80" pin="0"/><net_sink comp="307" pin=11"/></net>

<net id="387"><net_src comp="16" pin="0"/><net_sink comp="307" pin=12"/></net>

<net id="388"><net_src comp="82" pin="0"/><net_sink comp="307" pin=13"/></net>

<net id="389"><net_src comp="18" pin="0"/><net_sink comp="307" pin=14"/></net>

<net id="390"><net_src comp="84" pin="0"/><net_sink comp="307" pin=15"/></net>

<net id="391"><net_src comp="20" pin="0"/><net_sink comp="307" pin=16"/></net>

<net id="392"><net_src comp="86" pin="0"/><net_sink comp="307" pin=17"/></net>

<net id="393"><net_src comp="22" pin="0"/><net_sink comp="307" pin=18"/></net>

<net id="394"><net_src comp="88" pin="0"/><net_sink comp="307" pin=19"/></net>

<net id="395"><net_src comp="24" pin="0"/><net_sink comp="307" pin=20"/></net>

<net id="396"><net_src comp="90" pin="0"/><net_sink comp="307" pin=21"/></net>

<net id="397"><net_src comp="26" pin="0"/><net_sink comp="307" pin=22"/></net>

<net id="398"><net_src comp="92" pin="0"/><net_sink comp="307" pin=23"/></net>

<net id="399"><net_src comp="28" pin="0"/><net_sink comp="307" pin=24"/></net>

<net id="400"><net_src comp="94" pin="0"/><net_sink comp="307" pin=25"/></net>

<net id="401"><net_src comp="30" pin="0"/><net_sink comp="307" pin=26"/></net>

<net id="402"><net_src comp="96" pin="0"/><net_sink comp="307" pin=27"/></net>

<net id="403"><net_src comp="32" pin="0"/><net_sink comp="307" pin=28"/></net>

<net id="404"><net_src comp="98" pin="0"/><net_sink comp="307" pin=29"/></net>

<net id="405"><net_src comp="34" pin="0"/><net_sink comp="307" pin=30"/></net>

<net id="406"><net_src comp="100" pin="0"/><net_sink comp="307" pin=31"/></net>

<net id="407"><net_src comp="36" pin="0"/><net_sink comp="307" pin=32"/></net>

<net id="408"><net_src comp="102" pin="0"/><net_sink comp="307" pin=33"/></net>

<net id="409"><net_src comp="38" pin="0"/><net_sink comp="307" pin=34"/></net>

<net id="410"><net_src comp="104" pin="0"/><net_sink comp="307" pin=35"/></net>

<net id="411"><net_src comp="40" pin="0"/><net_sink comp="307" pin=36"/></net>

<net id="412"><net_src comp="106" pin="0"/><net_sink comp="307" pin=37"/></net>

<net id="413"><net_src comp="42" pin="0"/><net_sink comp="307" pin=38"/></net>

<net id="414"><net_src comp="108" pin="0"/><net_sink comp="307" pin=39"/></net>

<net id="415"><net_src comp="44" pin="0"/><net_sink comp="307" pin=40"/></net>

<net id="416"><net_src comp="110" pin="0"/><net_sink comp="307" pin=41"/></net>

<net id="417"><net_src comp="46" pin="0"/><net_sink comp="307" pin=42"/></net>

<net id="418"><net_src comp="112" pin="0"/><net_sink comp="307" pin=43"/></net>

<net id="419"><net_src comp="48" pin="0"/><net_sink comp="307" pin=44"/></net>

<net id="420"><net_src comp="114" pin="0"/><net_sink comp="307" pin=45"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="307" pin=46"/></net>

<net id="422"><net_src comp="116" pin="0"/><net_sink comp="307" pin=47"/></net>

<net id="423"><net_src comp="52" pin="0"/><net_sink comp="307" pin=48"/></net>

<net id="424"><net_src comp="118" pin="0"/><net_sink comp="307" pin=49"/></net>

<net id="425"><net_src comp="54" pin="0"/><net_sink comp="307" pin=50"/></net>

<net id="426"><net_src comp="120" pin="0"/><net_sink comp="307" pin=51"/></net>

<net id="427"><net_src comp="56" pin="0"/><net_sink comp="307" pin=52"/></net>

<net id="428"><net_src comp="122" pin="0"/><net_sink comp="307" pin=53"/></net>

<net id="429"><net_src comp="58" pin="0"/><net_sink comp="307" pin=54"/></net>

<net id="430"><net_src comp="124" pin="0"/><net_sink comp="307" pin=55"/></net>

<net id="431"><net_src comp="60" pin="0"/><net_sink comp="307" pin=56"/></net>

<net id="432"><net_src comp="126" pin="0"/><net_sink comp="307" pin=57"/></net>

<net id="433"><net_src comp="62" pin="0"/><net_sink comp="307" pin=58"/></net>

<net id="434"><net_src comp="128" pin="0"/><net_sink comp="307" pin=59"/></net>

<net id="435"><net_src comp="64" pin="0"/><net_sink comp="307" pin=60"/></net>

<net id="436"><net_src comp="130" pin="0"/><net_sink comp="307" pin=61"/></net>

<net id="437"><net_src comp="66" pin="0"/><net_sink comp="307" pin=62"/></net>

<net id="438"><net_src comp="132" pin="0"/><net_sink comp="307" pin=63"/></net>

<net id="439"><net_src comp="68" pin="0"/><net_sink comp="307" pin=64"/></net>

<net id="440"><net_src comp="134" pin="0"/><net_sink comp="307" pin=65"/></net>

<net id="441"><net_src comp="70" pin="0"/><net_sink comp="307" pin=66"/></net>

<net id="442"><net_src comp="136" pin="0"/><net_sink comp="307" pin=67"/></net>

<net id="443"><net_src comp="72" pin="0"/><net_sink comp="307" pin=68"/></net>

<net id="485"><net_src comp="208" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="486"><net_src comp="2" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="487"><net_src comp="0" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="488"><net_src comp="10" pin="0"/><net_sink comp="444" pin=7"/></net>

<net id="489"><net_src comp="12" pin="0"/><net_sink comp="444" pin=8"/></net>

<net id="490"><net_src comp="14" pin="0"/><net_sink comp="444" pin=9"/></net>

<net id="491"><net_src comp="16" pin="0"/><net_sink comp="444" pin=10"/></net>

<net id="492"><net_src comp="18" pin="0"/><net_sink comp="444" pin=11"/></net>

<net id="493"><net_src comp="20" pin="0"/><net_sink comp="444" pin=12"/></net>

<net id="494"><net_src comp="22" pin="0"/><net_sink comp="444" pin=13"/></net>

<net id="495"><net_src comp="24" pin="0"/><net_sink comp="444" pin=14"/></net>

<net id="496"><net_src comp="26" pin="0"/><net_sink comp="444" pin=15"/></net>

<net id="497"><net_src comp="28" pin="0"/><net_sink comp="444" pin=16"/></net>

<net id="498"><net_src comp="30" pin="0"/><net_sink comp="444" pin=17"/></net>

<net id="499"><net_src comp="32" pin="0"/><net_sink comp="444" pin=18"/></net>

<net id="500"><net_src comp="34" pin="0"/><net_sink comp="444" pin=19"/></net>

<net id="501"><net_src comp="36" pin="0"/><net_sink comp="444" pin=20"/></net>

<net id="502"><net_src comp="38" pin="0"/><net_sink comp="444" pin=21"/></net>

<net id="503"><net_src comp="40" pin="0"/><net_sink comp="444" pin=22"/></net>

<net id="504"><net_src comp="42" pin="0"/><net_sink comp="444" pin=23"/></net>

<net id="505"><net_src comp="44" pin="0"/><net_sink comp="444" pin=24"/></net>

<net id="506"><net_src comp="46" pin="0"/><net_sink comp="444" pin=25"/></net>

<net id="507"><net_src comp="48" pin="0"/><net_sink comp="444" pin=26"/></net>

<net id="508"><net_src comp="50" pin="0"/><net_sink comp="444" pin=27"/></net>

<net id="509"><net_src comp="52" pin="0"/><net_sink comp="444" pin=28"/></net>

<net id="510"><net_src comp="54" pin="0"/><net_sink comp="444" pin=29"/></net>

<net id="511"><net_src comp="56" pin="0"/><net_sink comp="444" pin=30"/></net>

<net id="512"><net_src comp="58" pin="0"/><net_sink comp="444" pin=31"/></net>

<net id="513"><net_src comp="60" pin="0"/><net_sink comp="444" pin=32"/></net>

<net id="514"><net_src comp="62" pin="0"/><net_sink comp="444" pin=33"/></net>

<net id="515"><net_src comp="64" pin="0"/><net_sink comp="444" pin=34"/></net>

<net id="516"><net_src comp="66" pin="0"/><net_sink comp="444" pin=35"/></net>

<net id="517"><net_src comp="68" pin="0"/><net_sink comp="444" pin=36"/></net>

<net id="518"><net_src comp="70" pin="0"/><net_sink comp="444" pin=37"/></net>

<net id="519"><net_src comp="72" pin="0"/><net_sink comp="444" pin=38"/></net>

<net id="526"><net_src comp="198" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="0" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="528"><net_src comp="2" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="544"><net_src comp="222" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="549"><net_src comp="533" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="444" pin=6"/></net>

<net id="555"><net_src comp="546" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="154" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="557"><net_src comp="551" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="561"><net_src comp="551" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="566"><net_src comp="222" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="222" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="222" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="222" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="222" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="222" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="8" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="597"><net_src comp="166" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="602"><net_src comp="148" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="607"><net_src comp="168" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="612"><net_src comp="4" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="8" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="625"><net_src comp="622" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="629"><net_src comp="546" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="634"><net_src comp="6" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="4" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="154" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="154" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="180" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="635" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="182" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="667"><net_src comp="658" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="546" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="661" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="661" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="184" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="692"><net_src comp="685" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="158" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="685" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="709"><net_src comp="668" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="699" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="694" pin="2"/><net_sink comp="704" pin=2"/></net>

<net id="717"><net_src comp="668" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="658" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="168" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="723"><net_src comp="712" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="729"><net_src comp="668" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="685" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="688" pin="2"/><net_sink comp="724" pin=2"/></net>

<net id="736"><net_src comp="720" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="558" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="704" pin="3"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="658" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="186" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="755"><net_src comp="668" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="744" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="186" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="762"><net_src comp="679" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="724" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="772"><net_src comp="750" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="533" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="6" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="154" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="784"><net_src comp="779" pin="2"/><net_sink comp="444" pin=4"/></net>

<net id="796"><net_src comp="563" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="567" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="806"><net_src comp="571" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="809"><net_src comp="803" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="810"><net_src comp="803" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="814"><net_src comp="575" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="820"><net_src comp="579" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="824"><net_src comp="817" pin="1"/><net_sink comp="444" pin=5"/></net>

<net id="828"><net_src comp="583" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="833"><net_src comp="210" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="840"><net_src comp="214" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="843"><net_src comp="837" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="847"><net_src comp="218" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="850"><net_src comp="844" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="854"><net_src comp="587" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="860"><net_src comp="618" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="865"><net_src comp="622" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="870"><net_src comp="626" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="878"><net_src comp="639" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="307" pin=3"/></net>

<net id="883"><net_src comp="645" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="889"><net_src comp="650" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="894"><net_src comp="529" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="902"><net_src comp="738" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="307" pin=4"/></net>

<net id="907"><net_src comp="537" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="912"><net_src comp="779" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="444" pin=4"/></net>

<net id="917"><net_src comp="785" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="922"><net_src comp="789" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="520" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {2 3 4 5 6 7 8 9 13 17 18 22 23 26 }
	Port: B_COL | {9 }
	Port: B_ROW | {21 }
	Port: OFMDim_current | {9 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B | {22 23 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10 | {22 23 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11 | {22 23 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12 | {22 23 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13 | {22 23 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14 | {22 23 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15 | {22 23 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16 | {22 23 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17 | {22 23 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30 | {22 23 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31 | {22 23 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0 | {14 15 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0 | {14 15 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0 | {14 15 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0 | {14 15 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0 | {14 15 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0 | {14 15 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0 | {14 15 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0 | {14 15 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0 | {14 15 }
	Port: FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0 | {14 15 }
	Port: FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0 | {14 15 }
	Port: FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0 | {14 15 }
 - Input state : 
	Port: FC_CIF_0_1 : in_stream_a | {1 2 3 4 5 6 7 8 13 14 15 22 23 26 }
	Port: FC_CIF_0_1 : B_COL | {12 }
	Port: FC_CIF_0_1 : B_ROW | {12 }
	Port: FC_CIF_0_1 : OFMDim_current | {9 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0 | {17 18 }
	Port: FC_CIF_0_1 : FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0 | {17 18 }
	Port: FC_CIF_0_1 : p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0 | {17 18 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		A_COL_ITER : 1
		store_ln0 : 1
		store_ln128 : 1
		store_ln136 : 1
		specfucore_ln184 : 1
	State 10
	State 11
		bound11 : 1
	State 12
		sub151 : 1
		tmp_2 : 1
	State 13
		zext_ln136 : 1
		icmp_ln136 : 2
		icmp_ln128 : 1
		add_ln128 : 1
		br_ln128 : 2
		num_imag_2 : 1
		cmp155_not_mid1 : 2
		cmp155_not23 : 1
		select_ln128 : 3
		select_ln128_1 : 3
		zext_ln128 : 4
		select_ln128_2 : 3
		icmp_ln168 : 5
		or_ln168 : 6
		add_ln136 : 1
		iter_3 : 3
		store_ln128 : 2
		store_ln128 : 4
		store_ln136 : 4
		rend9 : 1
		rend7 : 1
		rend : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		store_ln101 : 1
	State 22
		call_ln101 : 1
	State 23
	State 24
		specfucore_ln185 : 1
	State 25
		specfucore_ln186 : 1
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |          grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_236         |    0    | 101.632 |    11   |   639   |
|   call   |               grp_FC_CIF_0_1_Pipeline_L2_L3_fu_307               |    32   | 154.357 |   3251  |   1969  |
|          | grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444 |    0    |  50.816 |   293   |   556   |
|          |          grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_520         |    0    |    0    |    96   |    78   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            grp_fu_529                            |    4    |    0    |   165   |    50   |
|          |                            grp_fu_533                            |    3    |    0    |   165   |    50   |
|    mul   |                            grp_fu_537                            |    3    |    0    |   165   |    50   |
|          |                         KER_size_0_fu_618                        |    0    |    0    |    0    |   1042  |
|          |                         KER_size_1_fu_785                        |    0    |    0    |    0    |   1042  |
|          |                         KER_bound_fu_789                         |    0    |    0    |    0    |   1042  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            grp_fu_551                            |    0    |    0    |    0    |    39   |
|          |                           sub151_fu_639                          |    0    |    0    |    0    |    39   |
|          |                           sub154_fu_645                          |    0    |    0    |    0    |    39   |
|    add   |                         add_ln128_fu_679                         |    0    |    0    |    0    |    71   |
|          |                         num_imag_2_fu_688                        |    0    |    0    |    0    |    39   |
|          |                         add_ln136_fu_744                         |    0    |    0    |    0    |    38   |
|          |                            sub_fu_779                            |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         icmp_ln136_fu_668                        |    0    |    0    |    0    |    39   |
|          |                         icmp_ln128_fu_674                        |    0    |    0    |    0    |    71   |
|   icmp   |                      cmp155_not_mid1_fu_694                      |    0    |    0    |    0    |    39   |
|          |                        cmp155_not23_fu_699                       |    0    |    0    |    0    |    39   |
|          |                         icmp_ln168_fu_732                        |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        select_ln128_fu_704                       |    0    |    0    |    0    |    2    |
|  select  |                       select_ln128_1_fu_712                      |    0    |    0    |    0    |    31   |
|          |                       select_ln128_2_fu_724                      |    0    |    0    |    0    |    32   |
|          |                           iter_3_fu_750                          |    0    |    0    |    0    |    31   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                          or_ln168_fu_738                         |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                          grp_read_fu_222                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                         grp_write_fu_228                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        valIn_a_data_fu_563                       |    0    |    0    |    0    |    0    |
|          |                       valIn_a_data_1_fu_567                      |    0    |    0    |    0    |    0    |
|   trunc  |                       valIn_a_data_2_fu_571                      |    0    |    0    |    0    |    0    |
|          |                       valIn_a_data_3_fu_575                      |    0    |    0    |    0    |    0    |
|          |                       valIn_a_data_4_fu_579                      |    0    |    0    |    0    |    0    |
|          |                       valIn_a_data_5_fu_583                      |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           cast9_fu_622                           |    0    |    0    |    0    |    0    |
|   zext   |                           cast10_fu_626                          |    0    |    0    |    0    |    0    |
|          |                         zext_ln136_fu_664                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln128_fu_720                        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                           tmp_2_fu_650                           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                  |    42   | 306.805 |   4146  |   7147  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------------------------------------------+--------+--------+--------+--------+
|                                                        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------------------------------------------+--------+--------+--------+--------+
| FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A |    0   |   16   |    8   |    0   |
|FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0|    0   |   16   |    8   |    0   |
|    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0    |    0   |   16   |    8   |    0   |
|   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0   |    0   |   16   |    8   |    0   |
|   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0   |    0   |   16   |    8   |    0   |
|   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0   |    0   |   16   |    8   |    0   |
|   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0   |    0   |   16   |    8   |    0   |
|   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0   |    0   |   16   |    8   |    0   |
|   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0   |    0   |   16   |    8   |    0   |
|   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0   |    0   |   16   |    8   |    0   |
|   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0   |    0   |   16   |    8   |    0   |
|   FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0   |    0   |   16   |    8   |    0   |
|     FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B     |    2   |    0   |    0   |    0   |
|    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10   |    2   |    0   |    0   |    0   |
|    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11   |    2   |    0   |    0   |    0   |
|    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12   |    2   |    0   |    0   |    0   |
|    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13   |    2   |    0   |    0   |    0   |
|    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14   |    2   |    0   |    0   |    0   |
|    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15   |    2   |    0   |    0   |    0   |
|    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16   |    2   |    0   |    0   |    0   |
|    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17   |    2   |    0   |    0   |    0   |
|    FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18   |    2   |    0   |    0   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0|    0   |   16   |    8   |    0   |
| p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0|    0   |   16   |    8   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30 |    2   |    0   |    0   |    0   |
|  p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31 |    2   |    0   |    0   |    0   |
+--------------------------------------------------------+--------+--------+--------+--------+
|                          Total                         |   64   |   512  |   256  |    0   |
+--------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     KER_bound_reg_919     |   32   |
|     KER_size_0_reg_857    |   32   |
|     KER_size_1_reg_914    |   32   |
|OFMDim_current_load_reg_851|   32   |
|      bound11_reg_891      |   64   |
|       cast10_reg_867      |   64   |
|       cast9_reg_862       |   64   |
|  indvar_flatten13_reg_844 |   64   |
|        iter_reg_830       |   31   |
|     mul_ln101_reg_904     |   32   |
|      num_imag_reg_837     |   32   |
|      or_ln168_reg_899     |    1   |
|          reg_541          |   64   |
|          reg_546          |   32   |
|          reg_558          |   32   |
|       sub151_reg_875      |   32   |
|       sub154_reg_880      |   32   |
|        sub_reg_909        |   32   |
|       tmp_2_reg_886       |   37   |
|   valIn_a_data_1_reg_797  |   32   |
|   valIn_a_data_2_reg_803  |   32   |
|   valIn_a_data_3_reg_811  |   32   |
|   valIn_a_data_4_reg_817  |   32   |
|   valIn_a_data_5_reg_825  |   32   |
|    valIn_a_data_reg_793   |   32   |
+---------------------------+--------+
|           Total           |   933  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                         grp_write_fu_228                         |  p2  |   2  |  64  |   128  ||    9    |
| grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444 |  p1  |   2  |  32  |   64   ||    9    |
| grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444 |  p4  |   2  |  32  |   64   ||    9    |
|                            grp_fu_529                            |  p0  |   2  |  32  |   64   ||    9    |
|                            grp_fu_529                            |  p1  |   2  |  32  |   64   ||    9    |
|                            grp_fu_533                            |  p0  |   3  |  32  |   96   ||    14   |
|                            grp_fu_533                            |  p1  |   3  |  32  |   96   ||    14   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                              |      |      |      |   576  || 11.3546 ||    73   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   42   |   306  |  4146  |  7147  |    -   |
|   Memory  |   64   |    -   |    -   |   512  |   256  |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   73   |    -   |
|  Register |    -   |    -   |    -   |   933  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   64   |   42   |   318  |  5591  |  7476  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
