

================================================================
== Vivado HLS Report for 'join_equally_ap_fixed_35_15_5_3_0_2ul_48ul_s'
================================================================
* Date:           Sat Apr 23 08:29:17 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.158 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       47|       47| 0.235 us | 0.235 us |   48|   48| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 48, depth = 48


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 1
  Pipeline-0 : II = 48, D = 48, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_0_1_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_0_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 49 'read' 'data_0_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_0_0_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_0_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 50 'read' 'data_0_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%res_V_addr = getelementptr [96 x i35]* %res_V, i64 0, i64 0" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 51 'getelementptr' 'res_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.15ns)   --->   "store i35 %data_0_0_V_read_4, i35* %res_V_addr, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 52 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%res_V_addr_33 = getelementptr [96 x i35]* %res_V, i64 0, i64 1" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 53 'getelementptr' 'res_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.15ns)   --->   "store i35 %data_0_1_V_read_4, i35* %res_V_addr_33, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 54 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%data_1_1_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_1_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 55 'read' 'data_1_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%data_1_0_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_1_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 56 'read' 'data_1_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%res_V_addr_34 = getelementptr [96 x i35]* %res_V, i64 0, i64 2" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 57 'getelementptr' 'res_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.15ns)   --->   "store i35 %data_1_0_V_read_4, i35* %res_V_addr_34, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 58 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%res_V_addr_35 = getelementptr [96 x i35]* %res_V, i64 0, i64 3" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 59 'getelementptr' 'res_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.15ns)   --->   "store i35 %data_1_1_V_read_4, i35* %res_V_addr_35, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 60 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%data_2_1_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_2_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 61 'read' 'data_2_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%data_2_0_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_2_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 62 'read' 'data_2_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%res_V_addr_36 = getelementptr [96 x i35]* %res_V, i64 0, i64 4" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 63 'getelementptr' 'res_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.15ns)   --->   "store i35 %data_2_0_V_read_4, i35* %res_V_addr_36, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 64 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%res_V_addr_37 = getelementptr [96 x i35]* %res_V, i64 0, i64 5" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 65 'getelementptr' 'res_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.15ns)   --->   "store i35 %data_2_1_V_read_4, i35* %res_V_addr_37, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 66 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%data_3_1_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_3_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 67 'read' 'data_3_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%data_3_0_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_3_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 68 'read' 'data_3_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%res_V_addr_38 = getelementptr [96 x i35]* %res_V, i64 0, i64 6" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 69 'getelementptr' 'res_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.15ns)   --->   "store i35 %data_3_0_V_read_4, i35* %res_V_addr_38, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 70 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%res_V_addr_39 = getelementptr [96 x i35]* %res_V, i64 0, i64 7" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 71 'getelementptr' 'res_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.15ns)   --->   "store i35 %data_3_1_V_read_4, i35* %res_V_addr_39, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 72 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%data_4_1_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_4_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 73 'read' 'data_4_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%data_4_0_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_4_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 74 'read' 'data_4_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%res_V_addr_40 = getelementptr [96 x i35]* %res_V, i64 0, i64 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 75 'getelementptr' 'res_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.15ns)   --->   "store i35 %data_4_0_V_read_4, i35* %res_V_addr_40, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 76 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%res_V_addr_41 = getelementptr [96 x i35]* %res_V, i64 0, i64 9" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 77 'getelementptr' 'res_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.15ns)   --->   "store i35 %data_4_1_V_read_4, i35* %res_V_addr_41, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 78 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 6 <SV = 5> <Delay = 1.15>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%data_5_1_V_read12 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_5_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 79 'read' 'data_5_1_V_read12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%data_5_0_V_read11 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_5_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 80 'read' 'data_5_0_V_read11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%res_V_addr_42 = getelementptr [96 x i35]* %res_V, i64 0, i64 10" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 81 'getelementptr' 'res_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (1.15ns)   --->   "store i35 %data_5_0_V_read11, i35* %res_V_addr_42, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 82 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%res_V_addr_43 = getelementptr [96 x i35]* %res_V, i64 0, i64 11" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 83 'getelementptr' 'res_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.15ns)   --->   "store i35 %data_5_1_V_read12, i35* %res_V_addr_43, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 84 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 7 <SV = 6> <Delay = 1.15>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%data_6_1_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_6_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 85 'read' 'data_6_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%data_6_0_V_read13 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_6_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 86 'read' 'data_6_0_V_read13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%res_V_addr_44 = getelementptr [96 x i35]* %res_V, i64 0, i64 12" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 87 'getelementptr' 'res_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (1.15ns)   --->   "store i35 %data_6_0_V_read13, i35* %res_V_addr_44, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 88 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%res_V_addr_45 = getelementptr [96 x i35]* %res_V, i64 0, i64 13" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 89 'getelementptr' 'res_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.15ns)   --->   "store i35 %data_6_1_V_read_4, i35* %res_V_addr_45, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 90 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 8 <SV = 7> <Delay = 1.15>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%data_7_1_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_7_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 91 'read' 'data_7_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%data_7_0_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_7_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 92 'read' 'data_7_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%res_V_addr_46 = getelementptr [96 x i35]* %res_V, i64 0, i64 14" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 93 'getelementptr' 'res_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.15ns)   --->   "store i35 %data_7_0_V_read_4, i35* %res_V_addr_46, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 94 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%res_V_addr_47 = getelementptr [96 x i35]* %res_V, i64 0, i64 15" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 95 'getelementptr' 'res_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (1.15ns)   --->   "store i35 %data_7_1_V_read_4, i35* %res_V_addr_47, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 96 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 9 <SV = 8> <Delay = 1.15>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%data_8_1_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_8_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 97 'read' 'data_8_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%data_8_0_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_8_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 98 'read' 'data_8_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%res_V_addr_48 = getelementptr [96 x i35]* %res_V, i64 0, i64 16" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 99 'getelementptr' 'res_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (1.15ns)   --->   "store i35 %data_8_0_V_read_4, i35* %res_V_addr_48, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 100 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%res_V_addr_49 = getelementptr [96 x i35]* %res_V, i64 0, i64 17" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 101 'getelementptr' 'res_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (1.15ns)   --->   "store i35 %data_8_1_V_read_4, i35* %res_V_addr_49, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 102 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 10 <SV = 9> <Delay = 1.15>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%data_9_1_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_9_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 103 'read' 'data_9_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%data_9_0_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_9_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 104 'read' 'data_9_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%res_V_addr_50 = getelementptr [96 x i35]* %res_V, i64 0, i64 18" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 105 'getelementptr' 'res_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (1.15ns)   --->   "store i35 %data_9_0_V_read_4, i35* %res_V_addr_50, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 106 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%res_V_addr_51 = getelementptr [96 x i35]* %res_V, i64 0, i64 19" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 107 'getelementptr' 'res_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (1.15ns)   --->   "store i35 %data_9_1_V_read_4, i35* %res_V_addr_51, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 108 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%data_10_1_V_read22 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_10_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 109 'read' 'data_10_1_V_read22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%data_10_0_V_read21 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_10_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 110 'read' 'data_10_0_V_read21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%res_V_addr_52 = getelementptr [96 x i35]* %res_V, i64 0, i64 20" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 111 'getelementptr' 'res_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (1.15ns)   --->   "store i35 %data_10_0_V_read21, i35* %res_V_addr_52, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 112 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%res_V_addr_53 = getelementptr [96 x i35]* %res_V, i64 0, i64 21" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 113 'getelementptr' 'res_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (1.15ns)   --->   "store i35 %data_10_1_V_read22, i35* %res_V_addr_53, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 114 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 12 <SV = 11> <Delay = 1.15>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%data_11_1_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_11_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 115 'read' 'data_11_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%data_11_0_V_read23 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_11_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 116 'read' 'data_11_0_V_read23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%res_V_addr_54 = getelementptr [96 x i35]* %res_V, i64 0, i64 22" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 117 'getelementptr' 'res_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (1.15ns)   --->   "store i35 %data_11_0_V_read23, i35* %res_V_addr_54, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 118 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%res_V_addr_55 = getelementptr [96 x i35]* %res_V, i64 0, i64 23" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 119 'getelementptr' 'res_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (1.15ns)   --->   "store i35 %data_11_1_V_read_4, i35* %res_V_addr_55, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 120 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 13 <SV = 12> <Delay = 1.15>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%data_12_1_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_12_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 121 'read' 'data_12_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%data_12_0_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_12_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 122 'read' 'data_12_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%res_V_addr_56 = getelementptr [96 x i35]* %res_V, i64 0, i64 24" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 123 'getelementptr' 'res_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (1.15ns)   --->   "store i35 %data_12_0_V_read_4, i35* %res_V_addr_56, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 124 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%res_V_addr_57 = getelementptr [96 x i35]* %res_V, i64 0, i64 25" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 125 'getelementptr' 'res_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (1.15ns)   --->   "store i35 %data_12_1_V_read_4, i35* %res_V_addr_57, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 126 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 14 <SV = 13> <Delay = 1.15>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%data_13_1_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_13_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 127 'read' 'data_13_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%data_13_0_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_13_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 128 'read' 'data_13_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%res_V_addr_58 = getelementptr [96 x i35]* %res_V, i64 0, i64 26" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 129 'getelementptr' 'res_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (1.15ns)   --->   "store i35 %data_13_0_V_read_4, i35* %res_V_addr_58, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 130 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%res_V_addr_59 = getelementptr [96 x i35]* %res_V, i64 0, i64 27" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 131 'getelementptr' 'res_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (1.15ns)   --->   "store i35 %data_13_1_V_read_4, i35* %res_V_addr_59, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 132 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 15 <SV = 14> <Delay = 1.15>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%data_14_1_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_14_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 133 'read' 'data_14_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%data_14_0_V_read_4 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_14_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 134 'read' 'data_14_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%res_V_addr_60 = getelementptr [96 x i35]* %res_V, i64 0, i64 28" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 135 'getelementptr' 'res_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.15ns)   --->   "store i35 %data_14_0_V_read_4, i35* %res_V_addr_60, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 136 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%res_V_addr_61 = getelementptr [96 x i35]* %res_V, i64 0, i64 29" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 137 'getelementptr' 'res_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (1.15ns)   --->   "store i35 %data_14_1_V_read_4, i35* %res_V_addr_61, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 138 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 16 <SV = 15> <Delay = 1.15>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%data_15_1_V_read32 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_15_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 139 'read' 'data_15_1_V_read32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%data_15_0_V_read31 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_15_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 140 'read' 'data_15_0_V_read31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%res_V_addr_62 = getelementptr [96 x i35]* %res_V, i64 0, i64 30" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 141 'getelementptr' 'res_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (1.15ns)   --->   "store i35 %data_15_0_V_read31, i35* %res_V_addr_62, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 142 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%res_V_addr_63 = getelementptr [96 x i35]* %res_V, i64 0, i64 31" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 143 'getelementptr' 'res_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (1.15ns)   --->   "store i35 %data_15_1_V_read32, i35* %res_V_addr_63, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 144 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 17 <SV = 16> <Delay = 1.15>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%data_16_1_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_16_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 145 'read' 'data_16_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%data_16_0_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_16_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 146 'read' 'data_16_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%res_V_addr_64 = getelementptr [96 x i35]* %res_V, i64 0, i64 32" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 147 'getelementptr' 'res_V_addr_64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (1.15ns)   --->   "store i35 %data_16_0_V_read_2, i35* %res_V_addr_64, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 148 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%res_V_addr_65 = getelementptr [96 x i35]* %res_V, i64 0, i64 33" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 149 'getelementptr' 'res_V_addr_65' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (1.15ns)   --->   "store i35 %data_16_1_V_read_2, i35* %res_V_addr_65, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 150 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 18 <SV = 17> <Delay = 1.15>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%data_17_1_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_17_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 151 'read' 'data_17_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%data_17_0_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_17_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 152 'read' 'data_17_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%res_V_addr_66 = getelementptr [96 x i35]* %res_V, i64 0, i64 34" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 153 'getelementptr' 'res_V_addr_66' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (1.15ns)   --->   "store i35 %data_17_0_V_read_2, i35* %res_V_addr_66, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 154 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%res_V_addr_67 = getelementptr [96 x i35]* %res_V, i64 0, i64 35" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 155 'getelementptr' 'res_V_addr_67' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (1.15ns)   --->   "store i35 %data_17_1_V_read_2, i35* %res_V_addr_67, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 156 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 19 <SV = 18> <Delay = 1.15>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%data_18_1_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_18_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 157 'read' 'data_18_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%data_18_0_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_18_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 158 'read' 'data_18_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%res_V_addr_68 = getelementptr [96 x i35]* %res_V, i64 0, i64 36" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 159 'getelementptr' 'res_V_addr_68' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (1.15ns)   --->   "store i35 %data_18_0_V_read_2, i35* %res_V_addr_68, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 160 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%res_V_addr_69 = getelementptr [96 x i35]* %res_V, i64 0, i64 37" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 161 'getelementptr' 'res_V_addr_69' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 162 [1/1] (1.15ns)   --->   "store i35 %data_18_1_V_read_2, i35* %res_V_addr_69, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 162 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 20 <SV = 19> <Delay = 1.15>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%data_19_1_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_19_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 163 'read' 'data_19_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "%data_19_0_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_19_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 164 'read' 'data_19_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%res_V_addr_70 = getelementptr [96 x i35]* %res_V, i64 0, i64 38" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 165 'getelementptr' 'res_V_addr_70' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (1.15ns)   --->   "store i35 %data_19_0_V_read_2, i35* %res_V_addr_70, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 166 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%res_V_addr_71 = getelementptr [96 x i35]* %res_V, i64 0, i64 39" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 167 'getelementptr' 'res_V_addr_71' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (1.15ns)   --->   "store i35 %data_19_1_V_read_2, i35* %res_V_addr_71, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 168 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 21 <SV = 20> <Delay = 1.15>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%data_20_1_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_20_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 169 'read' 'data_20_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%data_20_0_V_read41 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_20_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 170 'read' 'data_20_0_V_read41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%res_V_addr_72 = getelementptr [96 x i35]* %res_V, i64 0, i64 40" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 171 'getelementptr' 'res_V_addr_72' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (1.15ns)   --->   "store i35 %data_20_0_V_read41, i35* %res_V_addr_72, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 172 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%res_V_addr_73 = getelementptr [96 x i35]* %res_V, i64 0, i64 41" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 173 'getelementptr' 'res_V_addr_73' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 174 [1/1] (1.15ns)   --->   "store i35 %data_20_1_V_read_2, i35* %res_V_addr_73, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 174 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 22 <SV = 21> <Delay = 1.15>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%data_21_1_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_21_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 175 'read' 'data_21_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%data_21_0_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_21_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 176 'read' 'data_21_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%res_V_addr_74 = getelementptr [96 x i35]* %res_V, i64 0, i64 42" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 177 'getelementptr' 'res_V_addr_74' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (1.15ns)   --->   "store i35 %data_21_0_V_read_2, i35* %res_V_addr_74, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 178 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%res_V_addr_75 = getelementptr [96 x i35]* %res_V, i64 0, i64 43" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 179 'getelementptr' 'res_V_addr_75' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (1.15ns)   --->   "store i35 %data_21_1_V_read_2, i35* %res_V_addr_75, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 180 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 23 <SV = 22> <Delay = 1.15>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%data_22_1_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_22_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 181 'read' 'data_22_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%data_22_0_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_22_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 182 'read' 'data_22_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%res_V_addr_76 = getelementptr [96 x i35]* %res_V, i64 0, i64 44" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 183 'getelementptr' 'res_V_addr_76' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (1.15ns)   --->   "store i35 %data_22_0_V_read_2, i35* %res_V_addr_76, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 184 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%res_V_addr_77 = getelementptr [96 x i35]* %res_V, i64 0, i64 45" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 185 'getelementptr' 'res_V_addr_77' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (1.15ns)   --->   "store i35 %data_22_1_V_read_2, i35* %res_V_addr_77, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 186 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 24 <SV = 23> <Delay = 1.15>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%data_23_1_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_23_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 187 'read' 'data_23_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%data_23_0_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_23_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 188 'read' 'data_23_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%res_V_addr_78 = getelementptr [96 x i35]* %res_V, i64 0, i64 46" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 189 'getelementptr' 'res_V_addr_78' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (1.15ns)   --->   "store i35 %data_23_0_V_read_2, i35* %res_V_addr_78, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 190 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%res_V_addr_79 = getelementptr [96 x i35]* %res_V, i64 0, i64 47" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 191 'getelementptr' 'res_V_addr_79' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (1.15ns)   --->   "store i35 %data_23_1_V_read_2, i35* %res_V_addr_79, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 192 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 25 <SV = 24> <Delay = 1.15>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%data_24_1_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_24_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 193 'read' 'data_24_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (0.00ns)   --->   "%data_24_0_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_24_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 194 'read' 'data_24_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%res_V_addr_80 = getelementptr [96 x i35]* %res_V, i64 0, i64 48" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 195 'getelementptr' 'res_V_addr_80' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (1.15ns)   --->   "store i35 %data_24_0_V_read_2, i35* %res_V_addr_80, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 196 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%res_V_addr_81 = getelementptr [96 x i35]* %res_V, i64 0, i64 49" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 197 'getelementptr' 'res_V_addr_81' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (1.15ns)   --->   "store i35 %data_24_1_V_read_2, i35* %res_V_addr_81, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 198 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 26 <SV = 25> <Delay = 1.15>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%data_25_1_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_25_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 199 'read' 'data_25_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%data_25_0_V_read51 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_25_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 200 'read' 'data_25_0_V_read51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%res_V_addr_82 = getelementptr [96 x i35]* %res_V, i64 0, i64 50" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 201 'getelementptr' 'res_V_addr_82' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (1.15ns)   --->   "store i35 %data_25_0_V_read51, i35* %res_V_addr_82, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 202 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "%res_V_addr_83 = getelementptr [96 x i35]* %res_V, i64 0, i64 51" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 203 'getelementptr' 'res_V_addr_83' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 204 [1/1] (1.15ns)   --->   "store i35 %data_25_1_V_read_2, i35* %res_V_addr_83, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 204 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 27 <SV = 26> <Delay = 1.15>
ST_27 : Operation 205 [1/1] (0.00ns)   --->   "%data_26_1_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_26_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 205 'read' 'data_26_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 206 [1/1] (0.00ns)   --->   "%data_26_0_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_26_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 206 'read' 'data_26_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 207 [1/1] (0.00ns)   --->   "%res_V_addr_84 = getelementptr [96 x i35]* %res_V, i64 0, i64 52" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 207 'getelementptr' 'res_V_addr_84' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 208 [1/1] (1.15ns)   --->   "store i35 %data_26_0_V_read_2, i35* %res_V_addr_84, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 208 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_27 : Operation 209 [1/1] (0.00ns)   --->   "%res_V_addr_85 = getelementptr [96 x i35]* %res_V, i64 0, i64 53" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 209 'getelementptr' 'res_V_addr_85' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 210 [1/1] (1.15ns)   --->   "store i35 %data_26_1_V_read_2, i35* %res_V_addr_85, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 210 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 28 <SV = 27> <Delay = 1.15>
ST_28 : Operation 211 [1/1] (0.00ns)   --->   "%data_27_1_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_27_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 211 'read' 'data_27_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 212 [1/1] (0.00ns)   --->   "%data_27_0_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_27_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 212 'read' 'data_27_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "%res_V_addr_86 = getelementptr [96 x i35]* %res_V, i64 0, i64 54" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 213 'getelementptr' 'res_V_addr_86' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 214 [1/1] (1.15ns)   --->   "store i35 %data_27_0_V_read_2, i35* %res_V_addr_86, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 214 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_28 : Operation 215 [1/1] (0.00ns)   --->   "%res_V_addr_87 = getelementptr [96 x i35]* %res_V, i64 0, i64 55" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 215 'getelementptr' 'res_V_addr_87' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 216 [1/1] (1.15ns)   --->   "store i35 %data_27_1_V_read_2, i35* %res_V_addr_87, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 216 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 29 <SV = 28> <Delay = 1.15>
ST_29 : Operation 217 [1/1] (0.00ns)   --->   "%data_28_1_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_28_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 217 'read' 'data_28_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 218 [1/1] (0.00ns)   --->   "%data_28_0_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_28_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 218 'read' 'data_28_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 219 [1/1] (0.00ns)   --->   "%res_V_addr_88 = getelementptr [96 x i35]* %res_V, i64 0, i64 56" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 219 'getelementptr' 'res_V_addr_88' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 220 [1/1] (1.15ns)   --->   "store i35 %data_28_0_V_read_2, i35* %res_V_addr_88, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 220 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_29 : Operation 221 [1/1] (0.00ns)   --->   "%res_V_addr_89 = getelementptr [96 x i35]* %res_V, i64 0, i64 57" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 221 'getelementptr' 'res_V_addr_89' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 222 [1/1] (1.15ns)   --->   "store i35 %data_28_1_V_read_2, i35* %res_V_addr_89, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 222 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 30 <SV = 29> <Delay = 1.15>
ST_30 : Operation 223 [1/1] (0.00ns)   --->   "%data_29_1_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_29_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 223 'read' 'data_29_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 224 [1/1] (0.00ns)   --->   "%data_29_0_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_29_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 224 'read' 'data_29_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 225 [1/1] (0.00ns)   --->   "%res_V_addr_90 = getelementptr [96 x i35]* %res_V, i64 0, i64 58" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 225 'getelementptr' 'res_V_addr_90' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 226 [1/1] (1.15ns)   --->   "store i35 %data_29_0_V_read_2, i35* %res_V_addr_90, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 226 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_30 : Operation 227 [1/1] (0.00ns)   --->   "%res_V_addr_91 = getelementptr [96 x i35]* %res_V, i64 0, i64 59" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 227 'getelementptr' 'res_V_addr_91' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 228 [1/1] (1.15ns)   --->   "store i35 %data_29_1_V_read_2, i35* %res_V_addr_91, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 228 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 31 <SV = 30> <Delay = 1.15>
ST_31 : Operation 229 [1/1] (0.00ns)   --->   "%data_30_1_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_30_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 229 'read' 'data_30_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 230 [1/1] (0.00ns)   --->   "%data_30_0_V_read61 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_30_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 230 'read' 'data_30_0_V_read61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 231 [1/1] (0.00ns)   --->   "%res_V_addr_92 = getelementptr [96 x i35]* %res_V, i64 0, i64 60" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 231 'getelementptr' 'res_V_addr_92' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 232 [1/1] (1.15ns)   --->   "store i35 %data_30_0_V_read61, i35* %res_V_addr_92, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 232 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_31 : Operation 233 [1/1] (0.00ns)   --->   "%res_V_addr_93 = getelementptr [96 x i35]* %res_V, i64 0, i64 61" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 233 'getelementptr' 'res_V_addr_93' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 234 [1/1] (1.15ns)   --->   "store i35 %data_30_1_V_read_2, i35* %res_V_addr_93, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 234 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 32 <SV = 31> <Delay = 1.15>
ST_32 : Operation 235 [1/1] (0.00ns)   --->   "%data_31_1_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_31_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 235 'read' 'data_31_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 236 [1/1] (0.00ns)   --->   "%data_31_0_V_read_2 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_31_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 236 'read' 'data_31_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 237 [1/1] (0.00ns)   --->   "%res_V_addr_94 = getelementptr [96 x i35]* %res_V, i64 0, i64 62" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 237 'getelementptr' 'res_V_addr_94' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 238 [1/1] (1.15ns)   --->   "store i35 %data_31_0_V_read_2, i35* %res_V_addr_94, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 238 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_32 : Operation 239 [1/1] (0.00ns)   --->   "%res_V_addr_95 = getelementptr [96 x i35]* %res_V, i64 0, i64 63" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 239 'getelementptr' 'res_V_addr_95' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 240 [1/1] (1.15ns)   --->   "store i35 %data_31_1_V_read_2, i35* %res_V_addr_95, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 240 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 33 <SV = 32> <Delay = 1.15>
ST_33 : Operation 241 [1/1] (0.00ns)   --->   "%data_32_1_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_32_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 241 'read' 'data_32_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 242 [1/1] (0.00ns)   --->   "%data_32_0_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_32_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 242 'read' 'data_32_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 243 [1/1] (0.00ns)   --->   "%res_V_addr_96 = getelementptr [96 x i35]* %res_V, i64 0, i64 64" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 243 'getelementptr' 'res_V_addr_96' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 244 [1/1] (1.15ns)   --->   "store i35 %data_32_0_V_read_1, i35* %res_V_addr_96, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 244 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_33 : Operation 245 [1/1] (0.00ns)   --->   "%res_V_addr_97 = getelementptr [96 x i35]* %res_V, i64 0, i64 65" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 245 'getelementptr' 'res_V_addr_97' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 246 [1/1] (1.15ns)   --->   "store i35 %data_32_1_V_read_1, i35* %res_V_addr_97, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 246 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 34 <SV = 33> <Delay = 1.15>
ST_34 : Operation 247 [1/1] (0.00ns)   --->   "%data_33_1_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_33_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 247 'read' 'data_33_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 248 [1/1] (0.00ns)   --->   "%data_33_0_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_33_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 248 'read' 'data_33_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 249 [1/1] (0.00ns)   --->   "%res_V_addr_98 = getelementptr [96 x i35]* %res_V, i64 0, i64 66" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 249 'getelementptr' 'res_V_addr_98' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 250 [1/1] (1.15ns)   --->   "store i35 %data_33_0_V_read_1, i35* %res_V_addr_98, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 250 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_34 : Operation 251 [1/1] (0.00ns)   --->   "%res_V_addr_99 = getelementptr [96 x i35]* %res_V, i64 0, i64 67" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 251 'getelementptr' 'res_V_addr_99' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 252 [1/1] (1.15ns)   --->   "store i35 %data_33_1_V_read_1, i35* %res_V_addr_99, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 252 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 35 <SV = 34> <Delay = 1.15>
ST_35 : Operation 253 [1/1] (0.00ns)   --->   "%data_34_1_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_34_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 253 'read' 'data_34_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 254 [1/1] (0.00ns)   --->   "%data_34_0_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_34_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 254 'read' 'data_34_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 255 [1/1] (0.00ns)   --->   "%res_V_addr_100 = getelementptr [96 x i35]* %res_V, i64 0, i64 68" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 255 'getelementptr' 'res_V_addr_100' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 256 [1/1] (1.15ns)   --->   "store i35 %data_34_0_V_read_1, i35* %res_V_addr_100, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 256 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_35 : Operation 257 [1/1] (0.00ns)   --->   "%res_V_addr_101 = getelementptr [96 x i35]* %res_V, i64 0, i64 69" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 257 'getelementptr' 'res_V_addr_101' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 258 [1/1] (1.15ns)   --->   "store i35 %data_34_1_V_read_1, i35* %res_V_addr_101, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 258 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 36 <SV = 35> <Delay = 1.15>
ST_36 : Operation 259 [1/1] (0.00ns)   --->   "%data_35_1_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_35_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 259 'read' 'data_35_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 260 [1/1] (0.00ns)   --->   "%data_35_0_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_35_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 260 'read' 'data_35_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 261 [1/1] (0.00ns)   --->   "%res_V_addr_102 = getelementptr [96 x i35]* %res_V, i64 0, i64 70" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 261 'getelementptr' 'res_V_addr_102' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 262 [1/1] (1.15ns)   --->   "store i35 %data_35_0_V_read_1, i35* %res_V_addr_102, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 262 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_36 : Operation 263 [1/1] (0.00ns)   --->   "%res_V_addr_103 = getelementptr [96 x i35]* %res_V, i64 0, i64 71" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 263 'getelementptr' 'res_V_addr_103' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 264 [1/1] (1.15ns)   --->   "store i35 %data_35_1_V_read_1, i35* %res_V_addr_103, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 264 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 37 <SV = 36> <Delay = 1.15>
ST_37 : Operation 265 [1/1] (0.00ns)   --->   "%data_36_1_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_36_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 265 'read' 'data_36_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 266 [1/1] (0.00ns)   --->   "%data_36_0_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_36_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 266 'read' 'data_36_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 267 [1/1] (0.00ns)   --->   "%res_V_addr_104 = getelementptr [96 x i35]* %res_V, i64 0, i64 72" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 267 'getelementptr' 'res_V_addr_104' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 268 [1/1] (1.15ns)   --->   "store i35 %data_36_0_V_read_1, i35* %res_V_addr_104, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 268 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_37 : Operation 269 [1/1] (0.00ns)   --->   "%res_V_addr_105 = getelementptr [96 x i35]* %res_V, i64 0, i64 73" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 269 'getelementptr' 'res_V_addr_105' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 270 [1/1] (1.15ns)   --->   "store i35 %data_36_1_V_read_1, i35* %res_V_addr_105, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 270 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 38 <SV = 37> <Delay = 1.15>
ST_38 : Operation 271 [1/1] (0.00ns)   --->   "%data_37_1_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_37_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 271 'read' 'data_37_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 272 [1/1] (0.00ns)   --->   "%data_37_0_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_37_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 272 'read' 'data_37_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 273 [1/1] (0.00ns)   --->   "%res_V_addr_106 = getelementptr [96 x i35]* %res_V, i64 0, i64 74" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 273 'getelementptr' 'res_V_addr_106' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 274 [1/1] (1.15ns)   --->   "store i35 %data_37_0_V_read_1, i35* %res_V_addr_106, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 274 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_38 : Operation 275 [1/1] (0.00ns)   --->   "%res_V_addr_107 = getelementptr [96 x i35]* %res_V, i64 0, i64 75" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 275 'getelementptr' 'res_V_addr_107' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 276 [1/1] (1.15ns)   --->   "store i35 %data_37_1_V_read_1, i35* %res_V_addr_107, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 276 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 39 <SV = 38> <Delay = 1.15>
ST_39 : Operation 277 [1/1] (0.00ns)   --->   "%data_38_1_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_38_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 277 'read' 'data_38_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 278 [1/1] (0.00ns)   --->   "%data_38_0_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_38_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 278 'read' 'data_38_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 279 [1/1] (0.00ns)   --->   "%res_V_addr_108 = getelementptr [96 x i35]* %res_V, i64 0, i64 76" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 279 'getelementptr' 'res_V_addr_108' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 280 [1/1] (1.15ns)   --->   "store i35 %data_38_0_V_read_1, i35* %res_V_addr_108, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 280 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_39 : Operation 281 [1/1] (0.00ns)   --->   "%res_V_addr_109 = getelementptr [96 x i35]* %res_V, i64 0, i64 77" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 281 'getelementptr' 'res_V_addr_109' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 282 [1/1] (1.15ns)   --->   "store i35 %data_38_1_V_read_1, i35* %res_V_addr_109, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 282 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 40 <SV = 39> <Delay = 1.15>
ST_40 : Operation 283 [1/1] (0.00ns)   --->   "%data_39_1_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_39_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 283 'read' 'data_39_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 284 [1/1] (0.00ns)   --->   "%data_39_0_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_39_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 284 'read' 'data_39_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 285 [1/1] (0.00ns)   --->   "%res_V_addr_110 = getelementptr [96 x i35]* %res_V, i64 0, i64 78" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 285 'getelementptr' 'res_V_addr_110' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 286 [1/1] (1.15ns)   --->   "store i35 %data_39_0_V_read_1, i35* %res_V_addr_110, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 286 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_40 : Operation 287 [1/1] (0.00ns)   --->   "%res_V_addr_111 = getelementptr [96 x i35]* %res_V, i64 0, i64 79" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 287 'getelementptr' 'res_V_addr_111' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 288 [1/1] (1.15ns)   --->   "store i35 %data_39_1_V_read_1, i35* %res_V_addr_111, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 288 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 41 <SV = 40> <Delay = 1.15>
ST_41 : Operation 289 [1/1] (0.00ns)   --->   "%data_40_1_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_40_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 289 'read' 'data_40_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 290 [1/1] (0.00ns)   --->   "%data_40_0_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_40_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 290 'read' 'data_40_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 291 [1/1] (0.00ns)   --->   "%res_V_addr_112 = getelementptr [96 x i35]* %res_V, i64 0, i64 80" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 291 'getelementptr' 'res_V_addr_112' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 292 [1/1] (1.15ns)   --->   "store i35 %data_40_0_V_read_1, i35* %res_V_addr_112, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 292 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_41 : Operation 293 [1/1] (0.00ns)   --->   "%res_V_addr_113 = getelementptr [96 x i35]* %res_V, i64 0, i64 81" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 293 'getelementptr' 'res_V_addr_113' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 294 [1/1] (1.15ns)   --->   "store i35 %data_40_1_V_read_1, i35* %res_V_addr_113, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 294 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 42 <SV = 41> <Delay = 1.15>
ST_42 : Operation 295 [1/1] (0.00ns)   --->   "%data_41_1_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_41_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 295 'read' 'data_41_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 296 [1/1] (0.00ns)   --->   "%data_41_0_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_41_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 296 'read' 'data_41_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 297 [1/1] (0.00ns)   --->   "%res_V_addr_114 = getelementptr [96 x i35]* %res_V, i64 0, i64 82" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 297 'getelementptr' 'res_V_addr_114' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 298 [1/1] (1.15ns)   --->   "store i35 %data_41_0_V_read_1, i35* %res_V_addr_114, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 298 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_42 : Operation 299 [1/1] (0.00ns)   --->   "%res_V_addr_115 = getelementptr [96 x i35]* %res_V, i64 0, i64 83" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 299 'getelementptr' 'res_V_addr_115' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 300 [1/1] (1.15ns)   --->   "store i35 %data_41_1_V_read_1, i35* %res_V_addr_115, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 300 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 43 <SV = 42> <Delay = 1.15>
ST_43 : Operation 301 [1/1] (0.00ns)   --->   "%data_42_1_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_42_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 301 'read' 'data_42_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 302 [1/1] (0.00ns)   --->   "%data_42_0_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_42_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 302 'read' 'data_42_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 303 [1/1] (0.00ns)   --->   "%res_V_addr_116 = getelementptr [96 x i35]* %res_V, i64 0, i64 84" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 303 'getelementptr' 'res_V_addr_116' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 304 [1/1] (1.15ns)   --->   "store i35 %data_42_0_V_read_1, i35* %res_V_addr_116, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 304 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_43 : Operation 305 [1/1] (0.00ns)   --->   "%res_V_addr_117 = getelementptr [96 x i35]* %res_V, i64 0, i64 85" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 305 'getelementptr' 'res_V_addr_117' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 306 [1/1] (1.15ns)   --->   "store i35 %data_42_1_V_read_1, i35* %res_V_addr_117, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 306 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 44 <SV = 43> <Delay = 1.15>
ST_44 : Operation 307 [1/1] (0.00ns)   --->   "%data_43_1_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_43_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 307 'read' 'data_43_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 308 [1/1] (0.00ns)   --->   "%data_43_0_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_43_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 308 'read' 'data_43_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 309 [1/1] (0.00ns)   --->   "%res_V_addr_118 = getelementptr [96 x i35]* %res_V, i64 0, i64 86" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 309 'getelementptr' 'res_V_addr_118' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 310 [1/1] (1.15ns)   --->   "store i35 %data_43_0_V_read_1, i35* %res_V_addr_118, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 310 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_44 : Operation 311 [1/1] (0.00ns)   --->   "%res_V_addr_119 = getelementptr [96 x i35]* %res_V, i64 0, i64 87" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 311 'getelementptr' 'res_V_addr_119' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 312 [1/1] (1.15ns)   --->   "store i35 %data_43_1_V_read_1, i35* %res_V_addr_119, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 312 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 45 <SV = 44> <Delay = 1.15>
ST_45 : Operation 313 [1/1] (0.00ns)   --->   "%data_44_1_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_44_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 313 'read' 'data_44_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 314 [1/1] (0.00ns)   --->   "%data_44_0_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_44_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 314 'read' 'data_44_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 315 [1/1] (0.00ns)   --->   "%res_V_addr_120 = getelementptr [96 x i35]* %res_V, i64 0, i64 88" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 315 'getelementptr' 'res_V_addr_120' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 316 [1/1] (1.15ns)   --->   "store i35 %data_44_0_V_read_1, i35* %res_V_addr_120, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 316 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_45 : Operation 317 [1/1] (0.00ns)   --->   "%res_V_addr_121 = getelementptr [96 x i35]* %res_V, i64 0, i64 89" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 317 'getelementptr' 'res_V_addr_121' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 318 [1/1] (1.15ns)   --->   "store i35 %data_44_1_V_read_1, i35* %res_V_addr_121, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 318 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 46 <SV = 45> <Delay = 1.15>
ST_46 : Operation 319 [1/1] (0.00ns)   --->   "%data_45_1_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_45_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 319 'read' 'data_45_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 320 [1/1] (0.00ns)   --->   "%data_45_0_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_45_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 320 'read' 'data_45_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 321 [1/1] (0.00ns)   --->   "%res_V_addr_122 = getelementptr [96 x i35]* %res_V, i64 0, i64 90" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 321 'getelementptr' 'res_V_addr_122' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 322 [1/1] (1.15ns)   --->   "store i35 %data_45_0_V_read_1, i35* %res_V_addr_122, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 322 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_46 : Operation 323 [1/1] (0.00ns)   --->   "%res_V_addr_123 = getelementptr [96 x i35]* %res_V, i64 0, i64 91" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 323 'getelementptr' 'res_V_addr_123' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 324 [1/1] (1.15ns)   --->   "store i35 %data_45_1_V_read_1, i35* %res_V_addr_123, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 324 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 47 <SV = 46> <Delay = 1.15>
ST_47 : Operation 325 [1/1] (0.00ns)   --->   "%data_46_1_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_46_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 325 'read' 'data_46_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 326 [1/1] (0.00ns)   --->   "%data_46_0_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_46_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 326 'read' 'data_46_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 327 [1/1] (0.00ns)   --->   "%res_V_addr_124 = getelementptr [96 x i35]* %res_V, i64 0, i64 92" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 327 'getelementptr' 'res_V_addr_124' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 328 [1/1] (1.15ns)   --->   "store i35 %data_46_0_V_read_1, i35* %res_V_addr_124, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 328 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_47 : Operation 329 [1/1] (0.00ns)   --->   "%res_V_addr_125 = getelementptr [96 x i35]* %res_V, i64 0, i64 93" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 329 'getelementptr' 'res_V_addr_125' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 330 [1/1] (1.15ns)   --->   "store i35 %data_46_1_V_read_1, i35* %res_V_addr_125, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 330 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>

State 48 <SV = 47> <Delay = 1.15>
ST_48 : Operation 331 [1/1] (0.00ns)   --->   "%data_47_1_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_47_1_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 331 'read' 'data_47_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 332 [1/1] (0.00ns)   --->   "%data_47_0_V_read_1 = call i35 @_ssdm_op_Read.ap_auto.i35(i35 %data_47_0_V_read)" [firmware/nnet_utils/nnet_merge.h:315]   --->   Operation 332 'read' 'data_47_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 333 [1/1] (0.00ns)   --->   "%res_V_addr_126 = getelementptr [96 x i35]* %res_V, i64 0, i64 94" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 333 'getelementptr' 'res_V_addr_126' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 334 [1/1] (1.15ns)   --->   "store i35 %data_47_0_V_read_1, i35* %res_V_addr_126, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 334 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_48 : Operation 335 [1/1] (0.00ns)   --->   "%res_V_addr_127 = getelementptr [96 x i35]* %res_V, i64 0, i64 95" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 335 'getelementptr' 'res_V_addr_127' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 336 [1/1] (1.15ns)   --->   "store i35 %data_47_1_V_read_1, i35* %res_V_addr_127, align 8" [firmware/nnet_utils/nnet_merge.h:320]   --->   Operation 336 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 96> <RAM>
ST_48 : Operation 337 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_merge.h:323]   --->   Operation 337 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_0_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [192]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[0][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [197]  (1.16 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_1_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [190]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[1][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [201]  (1.16 ns)

 <State 3>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_2_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [188]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[2][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [205]  (1.16 ns)

 <State 4>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_3_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [186]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[3][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [209]  (1.16 ns)

 <State 5>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_4_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [184]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[4][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [213]  (1.16 ns)

 <State 6>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_5_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [182]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[5][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [217]  (1.16 ns)

 <State 7>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_6_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [180]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[6][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [221]  (1.16 ns)

 <State 8>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_7_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [178]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[7][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [225]  (1.16 ns)

 <State 9>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_8_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [176]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[8][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [229]  (1.16 ns)

 <State 10>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_9_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [174]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[9][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [233]  (1.16 ns)

 <State 11>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_10_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [172]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[10][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [237]  (1.16 ns)

 <State 12>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_11_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [170]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[11][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [241]  (1.16 ns)

 <State 13>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_12_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [168]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[12][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [245]  (1.16 ns)

 <State 14>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_13_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [166]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[13][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [249]  (1.16 ns)

 <State 15>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_14_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [164]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[14][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [253]  (1.16 ns)

 <State 16>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_15_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [162]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[15][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [257]  (1.16 ns)

 <State 17>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_16_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [160]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[16][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [261]  (1.16 ns)

 <State 18>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_17_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [158]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[17][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [265]  (1.16 ns)

 <State 19>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_18_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [156]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[18][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [269]  (1.16 ns)

 <State 20>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_19_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [154]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[19][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [273]  (1.16 ns)

 <State 21>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_20_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [152]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[20][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [277]  (1.16 ns)

 <State 22>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_21_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [150]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[21][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [281]  (1.16 ns)

 <State 23>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_22_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [148]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[22][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [285]  (1.16 ns)

 <State 24>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_23_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [146]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[23][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [289]  (1.16 ns)

 <State 25>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_24_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [144]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[24][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [293]  (1.16 ns)

 <State 26>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_25_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [142]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[25][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [297]  (1.16 ns)

 <State 27>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_26_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [140]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[26][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [301]  (1.16 ns)

 <State 28>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_27_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [138]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[27][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [305]  (1.16 ns)

 <State 29>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_28_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [136]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[28][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [309]  (1.16 ns)

 <State 30>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_29_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [134]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[29][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [313]  (1.16 ns)

 <State 31>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_30_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [132]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[30][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [317]  (1.16 ns)

 <State 32>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_31_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [130]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[31][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [321]  (1.16 ns)

 <State 33>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_32_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [128]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[32][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [325]  (1.16 ns)

 <State 34>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_33_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [126]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[33][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [329]  (1.16 ns)

 <State 35>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_34_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [124]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[34][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [333]  (1.16 ns)

 <State 36>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_35_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [122]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[35][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [337]  (1.16 ns)

 <State 37>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_36_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [120]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[36][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [341]  (1.16 ns)

 <State 38>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_37_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [118]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[37][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [345]  (1.16 ns)

 <State 39>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_38_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [116]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[38][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [349]  (1.16 ns)

 <State 40>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_39_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [114]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[39][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [353]  (1.16 ns)

 <State 41>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_40_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [112]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[40][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [357]  (1.16 ns)

 <State 42>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_41_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [110]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[41][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [361]  (1.16 ns)

 <State 43>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_42_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [108]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[42][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [365]  (1.16 ns)

 <State 44>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_43_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [106]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[43][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [369]  (1.16 ns)

 <State 45>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_44_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [104]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[44][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [373]  (1.16 ns)

 <State 46>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_45_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [102]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[45][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [377]  (1.16 ns)

 <State 47>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_46_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [100]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[46][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [381]  (1.16 ns)

 <State 48>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_47_1_V_read' (firmware/nnet_utils/nnet_merge.h:315) [98]  (0 ns)
	'store' operation ('store_ln320', firmware/nnet_utils/nnet_merge.h:320) of variable 'data[47][1].V', firmware/nnet_utils/nnet_merge.h:315 on array 'res_V' [385]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
