
---------- Begin Simulation Statistics ----------
final_tick                               1115977101000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46689                       # Simulator instruction rate (inst/s)
host_mem_usage                                 883060                       # Number of bytes of host memory used
host_op_rate                                   101164                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2141.82                       # Real time elapsed on the host
host_tick_rate                              521040550                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     216675113                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.115977                       # Number of seconds simulated
sim_ticks                                1115977101000                       # Number of ticks simulated
system.cache.correctPredictions               7424734                       # Number of correct predictions
system.cache.coverage                        0.374734                       # Prediction per load percentage
system.cache.hitRatio                        0.650817                       # The ratio of hits to the total accesses to the cache
system.cache.hits                            37949975                       # Number of hits
system.cache.missLatency::samples            20361297                       # Ticks for misses to the cache
system.cache.missLatency::mean           50851.694811                       # Ticks for misses to the cache
system.cache.missLatency::gmean          43355.504011                       # Ticks for misses to the cache
system.cache.missLatency::stdev          34554.962539                       # Ticks for misses to the cache
system.cache.missLatency::0-65535            16346267     80.28%     80.28% # Ticks for misses to the cache
system.cache.missLatency::65536-131071        3263403     16.03%     96.31% # Ticks for misses to the cache
system.cache.missLatency::131072-196607        613309      3.01%     99.32% # Ticks for misses to the cache
system.cache.missLatency::196608-262143         13970      0.07%     99.39% # Ticks for misses to the cache
system.cache.missLatency::262144-327679         97623      0.48%     99.87% # Ticks for misses to the cache
system.cache.missLatency::327680-393215         20796      0.10%     99.97% # Ticks for misses to the cache
system.cache.missLatency::393216-458751          4821      0.02%     99.99% # Ticks for misses to the cache
system.cache.missLatency::458752-524287          1050      0.01%    100.00% # Ticks for misses to the cache
system.cache.missLatency::524288-589823            58      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::589824-655359             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::655360-720895             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::720896-786431             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::786432-851967             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::851968-917503             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::917504-983039             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::983040-1.04858e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total              20361297                       # Ticks for misses to the cache
system.cache.misses                          20361297                       # Number of misses
system.cache.percentCorrect                  0.973088                       # Accuracy
system.cache.totalLoads                      20361297                       # Total loads seen by cache
system.cache.totalPredictions                 7630076                       # Total predictions taken
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1946                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5049894                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          51407910                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           19098324                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        31469348                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         12371024                       # Number of indirect misses.
system.cpu.branchPred.lookups                56869403                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2362490                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      3655260                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 185097704                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 99301730                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           5067238                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   27457041                       # Number of branches committed
system.cpu.commit.bw_lim_events              11493197                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1663                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       156780026                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              216675113                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    550380716                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.393682                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.381770                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    484576273     88.04%     88.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     21796716      3.96%     92.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     12126645      2.20%     94.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     10536917      1.91%     96.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5590226      1.02%     97.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1870663      0.34%     97.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1375992      0.25%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1014087      0.18%     97.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11493197      2.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    550380716                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    7115180                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1134671                       # Number of function calls committed.
system.cpu.commit.int_insts                 205945157                       # Number of committed integer instructions.
system.cpu.commit.loads                      20559627                       # Number of loads committed
system.cpu.commit.membars                         180                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass      6710235      3.10%      3.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        171321283     79.07%     82.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             140      0.00%     82.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          1160635      0.54%     82.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         357704      0.17%     82.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1968      0.00%     82.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          420496      0.19%     83.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          990931      0.46%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt         1482898      0.68%     84.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        1345425      0.62%     84.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift        216263      0.10%     84.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd           91      0.00%     84.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       130151      0.06%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          117      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        18689521      8.63%     93.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       11782787      5.44%     99.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      1870106      0.86%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       194362      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         216675113                       # Class of committed instruction
system.cpu.commit.refs                       32536776                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     216675113                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              11.159771                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        11.159771                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             216958464                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              406298341                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                293822752                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  52718699                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                5076576                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               7968482                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    31508859                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        107374                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    19060950                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         14884                       # TLB misses on write requests
system.cpu.fetch.Branches                    56869403                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  27364511                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     199695800                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               1865830                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles    131628878                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      195646576                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles             60701185                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles        115863                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                10153152                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.050959                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          179326656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           21460814                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.175314                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          576544973                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.789869                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.262948                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                505719987     87.72%     87.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3153671      0.55%     88.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4616272      0.80%     89.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4802143      0.83%     89.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4767184      0.83%     90.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2391029      0.41%     91.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  4443024      0.77%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2292914      0.40%     92.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 44358749      7.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            576544973                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  15046668                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  7890155                       # number of floating regfile writes
system.cpu.idleCycles                       539432129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              5977797                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 33934731                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.388060                       # Inst execution rate
system.cpu.iew.exec_refs                    174979382                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   19033712                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               129365928                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              39448516                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               3808                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            654941                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             25231714                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           373145220                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             155945670                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           7515902                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             433066476                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                1982876                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              10264175                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                5076576                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              13610393                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked      38723495                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          3205593                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        39873                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         9561                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        45311                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     18888883                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     13254562                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           9561                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      5652230                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         325567                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 394168510                       # num instructions consuming a value
system.cpu.iew.wb_count                     300104615                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.552854                       # average fanout of values written-back
system.cpu.iew.wb_producers                 217917579                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.268916                       # insts written-back per cycle
system.cpu.iew.wb_sent                      300536330                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                671391999                       # number of integer regfile reads
system.cpu.int_regfile_writes               237779827                       # number of integer regfile writes
system.cpu.ipc                               0.089608                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.089608                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          10409382      2.36%      2.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             242636273     55.07%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20849      0.00%     57.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1232231      0.28%     57.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              990025      0.22%     57.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt             1582557      0.36%     58.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               451738      0.10%     58.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              1776195      0.40%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt              1666330      0.38%     59.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1496091      0.34%     59.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift             514520      0.12%     59.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     59.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            3042      0.00%     59.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          195122      0.04%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv            5048      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           9144      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     59.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            138200002     31.37%     91.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            19533738      4.43%     95.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        19590099      4.45%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         269998      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              440582384                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                32899826                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            63161120                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     10979438                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           29411466                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    20910954                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.047462                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2427535     11.61%     11.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     11.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   447      0.00%     11.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     23      0.00%     11.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  30854      0.15%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    203      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     4      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  178      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     11.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               13372484     63.95%     75.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                930097      4.45%     80.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           4143335     19.81%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5794      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              418184130                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1423648387                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    289125177                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         500213230                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  373137271                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 440582384                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                7949                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       156470014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           8188818                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           6286                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    255177078                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     576544973                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.764177                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.609614                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           436027324     75.63%     75.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            32654527      5.66%     81.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            28292981      4.91%     86.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            20084538      3.48%     89.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            31075063      5.39%     95.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            13208529      2.29%     97.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8279095      1.44%     98.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4312514      0.75%     99.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2610402      0.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       576544973                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.394795                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    27383081                       # TLB accesses on write requests
system.cpu.itb.wrMisses                         19005                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           1812518                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           694493                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             39448516                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            25231714                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               241402026                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1107                       # number of misc regfile writes
system.cpu.numCycles                       1115977102                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles               171181845                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             263081177                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               22506586                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                299187029                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 659267                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents               2227347                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1019448639                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              391592839                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           446909267                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  53908183                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               21771220                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                5076576                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              47021316                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                183827951                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          28178290                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        577446525                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         170024                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1731                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  61734641                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1683                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    912331881                       # The number of ROB reads
system.cpu.rob.rob_writes                   773198746                       # The number of ROB writes
system.cpu.timesIdled                        14506965                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   286                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq            20361297                       # Transaction distribution
system.membus.trans_dist::ReadResp           20361297                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     20361281                       # Transaction distribution
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port     61083875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cache.mem_side::total     61083875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               61083875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port   2606244992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::total   2606244992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2606244992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          20361297                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20361297    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20361297                       # Request fanout histogram
system.membus.reqLayer2.occupancy        122167702000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              10.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy       106496821250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              9.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1115977101000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst       785778368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data       517344640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total          1303123008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst    785778368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total      785778368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks   1303121984                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total       1303121984                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst         12277787                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data          8083510                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total             20361297                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks      20361281                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total            20361281                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          704116928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          463579978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1167696906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     704116928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         704116928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks      1167695988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total            1167695988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks      1167695988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         704116928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         463579978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            2335392894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples  15763760.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples   9054670.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples   4284079.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000110498750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds        967550                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds        967550                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState             46005579                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState            14808062                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                     20361297                       # Number of read requests accepted
system.mem_ctrl.writeReqs                    20361281                       # Number of write requests accepted
system.mem_ctrl.readBursts                   20361297                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                  20361281                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                 7022548                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                4597521                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0            1083189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1             675725                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2             666433                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3             631696                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4             366452                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5            1980112                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              71965                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7             973081                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8             335685                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9             164557                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10           1852623                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11           1208494                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12            539514                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13            347944                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14           1561218                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15            880061                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0            1271685                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1             785369                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2             739334                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3             841425                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4             407888                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5            2924872                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              85778                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7            1190772                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8             354048                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9             188300                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10           2107658                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11           1339539                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12            603928                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13            376643                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14           1627068                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15            919427                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.96                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                  187617903000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                 66693745000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat             437719446750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      14065.63                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32815.63                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                   9139442                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                 13627855                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  68.52                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 86.45                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6               20361297                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6              20361281                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                 13338749                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   60508                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   83215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                  832137                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                  996015                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                  995856                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                  973099                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                  977975                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                 1109919                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                 1016222                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                  970821                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                  969075                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                  967934                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                  967812                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                  967677                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                  967625                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                  967607                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                  967581                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                  967571                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                    3167                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                    1210                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                     473                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                     181                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                      48                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples      6335178                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     294.002253                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    192.129812                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    287.993660                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127       1735281     27.39%     27.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255      1972516     31.14%     58.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383       885264     13.97%     72.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511       512376      8.09%     80.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639       306244      4.83%     85.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767       204585      3.23%     88.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895       130486      2.06%     90.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023        93514      1.48%     92.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151       494912      7.81%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total       6335178                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples       967550                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       13.786100                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      13.520874                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev       2.546547                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2-3               33      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4-5             1736      0.18%      0.18% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::6-7            14887      1.54%      1.72% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::8-9            46002      4.75%      6.48% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::10-11         102167     10.56%     17.04% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::12-13         222756     23.02%     40.06% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::14-15         348422     36.01%     76.07% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::16-17         184326     19.05%     95.12% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::18-19          39003      4.03%     99.15% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::20-21           7019      0.73%     99.88% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::22-23           1066      0.11%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::24-25            128      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::26-27              4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::36-37              1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total         967550                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples       967550                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.292423                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.270859                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.881936                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16            859757     88.86%     88.86% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17              7482      0.77%     89.63% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18             49851      5.15%     94.78% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19             27558      2.85%     97.63% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20             21698      2.24%     99.88% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21              1020      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22               129      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::23                37      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::24                12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::25                 5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::26                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total         967550                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM               853679936                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                449443072                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten               1008878976                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys               1303123008                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys            1303121984                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        764.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        904.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1167.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                    1167.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         13.04                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      5.98                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     7.06                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   1115977054000                       # Total gap between requests
system.mem_ctrl.avgGap                       27404.38                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst    579498880                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data    274181056                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks   1008878976                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 519274884.297110736370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 245686991.027246922255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 904031969.021557927132                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst     12277787                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data      8083510                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks     20361281                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst 288854635250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data 148864811500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 27759007418500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     23526.60                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     18415.86                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   1363323.23                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     78.23                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy           22222914420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy           11811743955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy          49195285440                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy         39236709420                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      88093892640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      498642586350                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        8625660480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        717828792705                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         643.228962                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  17997743500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  37264760000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 1060714597500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy           23010313620                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy           12230256555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy          46043382420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy         43049982060                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      88093892640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      497563571220                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        9534304800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        719525703315                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         644.749523                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  20752114750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  37264760000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 1057960226250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1115977101000                       # Cumulative time (in ticks) in various power states
system.cache.power_state.pwrStateResidencyTicks::UNDEFINED 1115977101000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1115977101000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1115977101000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1115977101000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
