module prec4(x,y,z);
input[3:0] x;
output[1:0] y;
output z;
assign z=~(x[3]|x[2]|x[1]|x[0]);
assign y[1]=x[3]|x[2];
assign y[0]=x[3]|(~x[2]&x[1]);
endmodule