// Seed: 1542425054
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input logic id_0
);
  id_2 :
  assert property (@(id_0) -1) id_3[-1'd0 : 1] = id_3;
  always_latch id_2 <= id_0;
  wire id_4;
  parameter id_5 = id_5;
  wire id_6, id_7, id_8, id_9;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_6,
      id_9,
      id_6,
      id_4,
      id_7,
      id_7
  );
endmodule
