URL: http://www.cs.berkeley.edu/~alanm/CP/gustavson95.ps
Refering-URL: http://www.cs.berkeley.edu/~alanm/CP/bib.html
Root-URL: 
Title: Local-Area MultiProcessor: the Scalable Coherent Interface Abstract There is rapidly increasing demand for very high
Author: David B. Gustavson and Qiang Li SCIzzL 
Keyword: bus, cache coherence, distributed shared memory, insertion ring, interface, local area network, multiprocessor, scalable, standard, switch  
Note: Copyright SCIzzL 1995, all rights reserved Posted on the SCIzzL WebServer by special arrangement with Bit 3 Computer Corporation, a SCIzzL Charter Member  that an appropriate system architecture should have. A  Interface (SCI) as it addressed these issues. Finally, the current status of the various SCI follow-on and support projects is reported.  1: Introduction  Both software and hardware technology have made advances that tend to encourage these expectations. Sev  This document was created with FrameMaker 4.0.4  
Address: Santa Clara, California 95053  
Affiliation: Santa Clara University, Department of Computer Engineering,  
Abstract: mance shared access to distributed data, for multiprocessors, networked workstation clusters, distributed databases, industrial data acquisition and control systems, etc. The objective is to satisfy this demand at the lowest long-term cost. This paper first considers the general properties difficulty has been learning how to solve hard problems by using many inexpensive processors instead of one extremely powerful (and expensive) processor. The economic incentive is now so compelling that users are beginning to make the transition to parallel processing, perhaps with only the expectation that they will learn how to adapt their programs to these new machines over time. been able to support enough processors, rarely supporting as many as 32 without severe scaling problems, except for carefully tuned applications. Clusters or NOW have suffered from severe performance limitations, most fundamentally caused by the poor latency and low bandwidth of the networks, but also by inefficient architecture. Each network interface is treated like a peripheral I/O device, and each workstation in a cluster treats the others as foreign agents. The result is long communication latency, low bandwidth, and poor bandwidth utilization. MPP have promised much, but have not yet had great success. They have suffered from high cost, lack of exibility, lack of investment, and lagging behind the microprocessor performance curve because of delays in implementation. A large initial investment is required for developing the supporting software and the interconnect mechanism. But this investment is high risk, because there is no proven path to success in the market, which means that most MPP are insufficiently funded despite the seemingly large amount of money spent. The shortage of supporting software is significantly aggravated by the lack of accessible MPP machinesfew programmers have such machines available to them. Delays due to funding problems and to the sheer difficulty of the hardware and software problems result in delivering machines whose processor chips are one or two genera 
Abstract-found: 1
Intro-found: 1
Reference: <editor> SCIzzL ink, Dave Gustavson, </editor> <volume> Vol. 1, No. 2, </volume> <month> May </month> <year> 1994, </year> <pages> 10 pages. </pages> <note> Name changed from SCI link. </note>
Reference: <editor> SCIzzL ink, Dave Gustavson, </editor> <volume> Vol. 1, No. 3, </volume> <month> Dec. </month> <year> 1994, </year> ? <pages> pages. </pages> <note> First subscribers-only issue. SCI Gaining Acceptance As Scalable Link, reprint from Electronic Engineering Times, </note> <month> 7 March </month> <year> 1994, </year> <pages> 2 pages. </pages> <note> A news article on SCI. 9.4: Technical papers N.Aboulenein, </note> <author> S.Gjessing, J.Goodman, P.Woest, </author> <title> Hardware Support for Synchronization in the Scalable Coherent Interface (SCI), </title> <booktitle> Proceedings IPPS94, </booktitle> <address> Cancun, Mexico, </address> <month> April </month> <year> 1994. </year>
Reference: <author> Alnes, Kristiansen, James (Apple) & Gustavson (Stanford), </author> <title> Scalable Coherent Interface, </title> <booktitle> Proceedings IEEE Eurocomp 90, </booktitle> <address> Tel Aviv, </address> <pages> pp. 446453. </pages> <editor> Alnes, Rongved, and Kristiansen, </editor> <title> Chip Sets for Scalable Coherent Interface, </title> <booktitle> Proc. Open Bus Systems 91, Paris, VFEA Intl Trade Association, 10229 No. </booktitle> <address> Scottsdale Road, Suite B, Scottsdale, AZ 85253, </address> <month> September </month> <year> 1991, </year> <pages> pp. </pages> <year> 209213. </year> <title> Knut Alnes, Enabling Products for Cluster Computing Using SCI, </title> <booktitle> First International Workshop on SCI-Based High-Performance Low-Cost Computing, </booktitle> <address> Santa Clara, California, </address> <month> August 1718, </month> <year> 1994, </year> <pages> pp. 5864. </pages>
Reference: <author> Oluf Bagger, Thomas Nielsen and Kim Schulze, </author> <title> SCI-LVDS 500 MHz Differential Pad Drivers in a Standard CMOS Process, Analog Integrated Circuits and Signal Processing, No. </title> <booktitle> 7, 1995, </booktitle> <publisher> IEEE, Inc. </publisher> <address> 343 East 47th Street, New York, N.Y. 10017-2394 USA, </address> <publisher> Kluwer Academic Publishers, </publisher> <address> Boston, </address> <note> pp 49-59 This is an improved and extended version of the one in Pro ceedings of the 93 Eleventh Norchip Seminar, </note> <month> November, </month> <year> 1993, </year> <title> editor Ivan Ring Nielsen. </title>
Reference: <author> S. Bannerjee, D. Picker, R.D. Fellman, </author> <title> and P.M. Chau, Improved Scheduling of Signal Flow Graphs onto Multiprocessor Systems Through an Accurate Network Modelling Technique, VLSI Signal Processing VI, Edited by Jan Robaey, </title> <editor> Paul Chau, and John Eldon, </editor> <address> New York, New York: </address> <publisher> IEEE Press, </publisher> <year> 1994. </year>
Reference: <author> Michael Bendak and Ronald D. Fellman, </author> <title> A High-Speed CMOS Link Synchronizer for SCI, </title> <booktitle> First International Workshop on SCI-Based High-Performance Low-Cost Computing, </booktitle> <address> Santa Clara, California, </address> <month> August 1718, </month> <year> 1994, </year> <pages> pp. 4549. </pages>

Reference: <author> G. Delp et al., </author> <title> Memory as a Network Abstraction, IEEE Net work, </title> <month> July </month> <year> 1991, </year> <pages> pp. 3441. </pages>
Reference: <author> Theo van Gelder, </author> <booktitle> Rotunde als autosnelweg (in Dutch) Elec-tronica No. </booktitle> <pages> 94-4, </pages> <address> 3/11 1994 Kluwer Techniek, Postbus 23, 7400 GA Deventer. </address>
Reference: <author> S. Gjessing, S. Krogdahl, and E. Munthe-Kaas, </author> <title> Formal Specification and Verification of SCI Cache Coherence, </title> <booktitle> Proc. </booktitle> <address> NIK, </address> <note> 1989; also available as Informatics Research Report 142, </note> <institution> Univ. of Oslo, Norway, </institution> <month> August </month> <year> 1990, </year> <title> 23 pages. This paper gives an overview of problems involved in the SCI protocols and sketches a way to structure these to isolate cache coher ence. </title>
Reference: <author> S. Gjessing, S. Krogdahl, and E. Munthe-Kaas, </author> <title> Approaching Verification of the SCI Cache Coherence Protocol, </title> <note> Informat ics Research Report No 145, </note> <institution> Univ. of Oslo, </institution> <month> Aug. </month> <year> 1990. </year>
Reference: <author> Stein Gjessing, Stein Krogdahl, and Ellen Munthe-Kaas, </author> <title> A Top Down Approach to the Formal Specification of SCI Cache Coherence, </title> <institution> University of Oslo technical report 146, </institution> <month> August </month> <year> 1990, </year> <title> 37 pages. This report describes a layered approach to the specification of the SCI cache coherence protocol. </title>

Reference: <author> Stein Gjessing, Glen Stone, and Hans Wiggers, RamLink: </author> <title> A High-Bandwidth Point-to-Point Memory Architecture, </title> <booktitle> Proceedings IEEE CompCon92, </booktitle> <address> San Francisco, CA, USA, Feb 24-28, 1992, </address> <publisher> IEEE Computer Society Press, Los Alamitos, Calif. </publisher>
Reference: <author> Stein Gjessing, David B. Gustavson, David V. James, and Hans Wiggers, </author> <title> A RAM link for high speed, </title> <journal> IEEE Spectrum October 1992, </journal> <pages> pp 54-57. </pages>
Reference: <author> Stein Gjessing and Glen Stone, </author> <title> Performance of the RAMLINK Memory Architecture, </title> <booktitle> Proceedings of the IEEE Hawaii International Conference on System Sciences, </booktitle> <address> Wailea, Hawaii, </address> <month> January 4-7, </month> <year> 1994, </year> <pages> pp 154-162. </pages>
Reference: <author> H. Golparian, </author> <title> An Alternative Method for Implementation of Memory Nodes for SCI, </title> <booktitle> CERN SCI Workshop, </booktitle> <address> Geneva, Switzerland, </address> <month> Sept. </month> <pages> 20-25, </pages> <year> 1993. </year>
Reference: <author> H. Golparian, </author> <title> A Memory Node for SCI, </title> <institution> Dep. of Physics, Univ. Oslo, </institution> <month> Feb. </month> <type> 94 (Masters thesis). </type>
Reference: <author> James R. Goodman, Stefanos Kaxiras, </author> <title> Hierarchical Extensions to SCI, </title> <institution> University of Wisconsin Computer Sciences Technical Report #1235, </institution> <month> July </month> <year> 1994. </year> <title> Available through anonymous ftp at ftp.cs.wisc.edu James Goodman and Stefanos Kaxiras, Hierarchical Extensions to Cache Coherence in SCI, </title> <booktitle> First International Workshop on SCI-Based High-Performance Low-Cost Computing, </booktitle> <address> Santa Clara, California, </address> <month> August 1718, </month> <year> 1994, </year> <pages> pp. 98108. </pages>
Reference: <author> D.B. Gustavson, </author> <title> High Performance Data Buses, Progress And Evolution, </title> <booktitle> SLAC-PUB-4414, Sept 1987. 3pp. Invited paper presented at the Nuclear Science Symposium, </booktitle> <address> San Francisco, CA, Oct 21-23, </address> <year> 1987. </year> <journal> Published in IEEE Trans. on Nuclear Science, </journal> <volume> Vol. 35, No. 1, </volume> <year> 1988, </year> <pages> pp. 326-328. </pages>
Reference: <author> D.B. Gustavson, IEEE Pl596, </author> <title> A Scalable Coherent Interface for Gigabyte/s Multiprocessor Applications, </title> <journal> IEEE Trans. on Nuclear Science, </journal> <volume> Vol. 36, No. 1, </volume> <year> 1989, </year> <pages> pp. 811812. </pages>
Reference: <author> D.B. Gustavson, </author> <title> Scalable Coherent Interface, </title> <booktitle> Proc. Compcon Spring 89, </booktitle> <publisher> IEEE CS Press, </publisher> <pages> pp. 536538. </pages>
Reference: <author> D.B. Gustavson, </author> <title> Bus Guidelines And Trends, Chapter 16 of the DIGITAL BUS HANDBOOK, edited by Joseph DiGiacomo, </title> <publisher> McGraw-Hill, </publisher> <year> 1990. </year> <title> Gustavson and Kristiansen, Scalable Coherent Interface - Links to the Future, </title> <booktitle> Proceedings Compcon Spring 92, </booktitle> <address> San Fran cisco, </address> <month> Feb. </month> <year> 1992. </year>
Reference: <author> David B. Gustavson, </author> <title> The Scalable Coherent Interface and Related Standards Projects, </title> <booktitle> IEEE Micro 12, </booktitle> <month> 2 (February </month> <year> 1992), </year> <pages> 10-22. </pages> <note> Introduction to SCI, incorporated into and superceded by this paper. </note>
Reference: <author> David Gustavson, Glen Stone, David James, </author> <title> Low-voltage Differential CMOS Signaling, </title> <journal> IEEE Spectrum, </journal> <month> October </month> <year> 1992, </year> <pages> pp 54-57. </pages> <editor> Dave Gustavson, </editor> <title> The Many Dimensions of Scalability, Comp-Con 94 February 1994, 4 pages. A short tutorial on how SCI handles scaling in more dimensions than are normally considered. D.Gustavson and Q.Li, Local Area MultiProcessor: the Scalable Coherent Interface, in Defining the Global Information Infrastructure: Infrastructure, Systems, and Services, </title> <editor> Stephen F. Lundstrom, Editor, </editor> <volume> SPIE Press Vol. 56, </volume> <pages> pp 131-160 (1994). </pages> <booktitle> Invited paper presented orally at SPIE conference in Boston, </booktitle> <address> MA, Nov 1-3, </address> <year> 1994. </year> <note> An early version of this paper. </note>
Reference: <institution> The Performance of SCI Memory Hierarchies, </institution> <note> Roberto A. </note> <author> Hexsel and Nigel P. Topham, </author> <type> Technical Report CSR-30-94, </type> <month> February </month> <year> 1994, </year> <pages> 17 pages. </pages> <institution> This technical report from the Department of Computer Science at Edinburgh University presents a simula tion-based performance evaluation of SCI. </institution>
Reference-contexts: Their design became the basis for subsequent chips (fabricated in GaAs by Fujitsu) used in the Convex Exemplar supercomputers internal interconnect. <ref> (The Exemplar began shipping with this interconnect in mid-1994.) </ref> The Fujitsu chips are not yet available to other customers, but can be made available via Dolphin if demand warrants.
Reference: <author> Roberto A Hexsel and Nigel P Topham, </author> <title> The Performance of SCI Memory Hierarchies, </title> <booktitle> Proc of the Int. Workshop on Support for Large Scale Shared Memory Architectures, </booktitle> <month> April 26, </month> <year> 1994, </year> <title> Cancun, Mexico, </title> <booktitle> (in conjunction with 8th IPPS), </booktitle> <pages> pp 1-17. </pages>
Reference: <author> Roberto A. Hexsel, </author> <title> A Quantitative Performance Evaluation of SCI Memory Hierarchies, </title> <type> Ph.D. Thesis, </type> <institution> University of Edin Copyright SCIzzL 1995, </institution> <note> all rights reserved Posted on the SCIzzL WebServer by special arrangement with Bit 3 Computer Corporation, a SCIzzL Charter Member burgh, Scotland, </note> <year> 1994, </year> <pages> 158 pages. </pages> <note> Available on SCI ftp server as pub/sci/latest_pdf/HexselThesis.pdf.gz, 1662106 bytes, and pub/sci/latest_ps/HexselThesis.ps.gz, 1753224 bytes. </note> <author> Kia Hwang, </author> <title> Advanced Computer Architecture: Parallelism, Scalability, and Programmability, with foreword by Gordon Bell, </title> <booktitle> McGraw-Hill Series in Computer Science, </booktitle> <year> 1993. </year> <title> An excellent engineering text book, which includes a description of IEEE Standard 1596-1992. </title>
Reference: <author> D.V. James, </author> <title> Scalable I/O Architecture for Buses, </title> <booktitle> Proc. Comp con Spring 89, </booktitle> <publisher> IEEE CS Press, </publisher> <pages> pp. 539544. </pages>
Reference: <author> D.V. James, </author> <title> SCI (Scalable Coherent Interface) Cache Coherence, Proc. Workshop on Cache and Interconnect Architectures in Multiprocessors, </title> <editor> M. Dubois, S.S. Thakkar, eds., </editor> <publisher> Kluwer Academic Publishers, </publisher> <address> Boston, Mass., </address> <year> 1990, </year> <pages> pp. 189 208. </pages>
Reference: <author> David V. James, Anthony T. Laundrie, Stein Gjessing, and Gurin-dar S. Sohi, </author> <title> New Directions in Scalable Shared-Memory Multiprocessor Architectures: Scalable Coherent Interface, </title> <journal> Computer, </journal> <volume> Vol. 23, No. 6, </volume> <month> June </month> <year> 1990, </year> <pages> pp. 74-77. </pages> <editor> David James, </editor> <title> The Scalable Coherent Interface: Scaling to High-Performance Systems, </title> <month> January </month> <year> 1994, </year> <title> 8 pages. Comp-Con 94 A tutorial on cache coherence and synchronization in large networks using SCI. </title>
Reference: <author> David James and Glen Stone, </author> <title> Synchronizing Primitives: Scaling to Distributed Systems,First International Workshop on SCI-Based High-Performance Low-Cost Computing, </title> <address> Santa Clara, California, </address> <month> August 1718, </month> <year> 1994, </year> <pages> pp. 1-16. </pages> <editor> Jenssen and Kristiansen, </editor> <title> Scalable Coherent Interface, </title> <address> Proceed ings CAMAC 90, </address> <publisher> Warsaw. </publisher> <editor> Sverre Johansen and Stein Krogdahl, </editor> <title> Controlled Broadcasting in Ring-based Networks, </title> <type> Technical Research Report, </type> <institution> Department of Informatics, University of Oslo: </institution> <note> Research Report 174, ISBN 82-7368-083-5. </note> <month> April </month> <year> 1993. </year>
Reference: <author> Ross E. Johnson and James R. Goodman, </author> <title> Synthesizing General Topologies from Rings, </title> <booktitle> Proceedings of the 1992 International Conference on Parallel Processing (ICPP 92), </booktitle> <month> August </month> <year> 1992, </year> <title> (Volume I: Architecture) I-86-95. Ross Evan Johnson, Extending the Scalable Coherent Interface for Large-Scale Shared-Memory Multiprocessors, 1993, 259 pages. This doctoral thesis at the University of Wisconsin-Madison proposes an approach to SCI cache coherence in large networks that has become a reference for the P1596.2 Working Group. </title> <note> Available on the sci ftp server as /pub/sci/latest_pdf/Ross_J_thesis.pdf 1496825 bytes, or /pub/P1596.2/TreeThes.ps.Z 881815 bytes. </note>
Reference: <author> Gerhard Kasischke, Wright Patterson AFB, </author> <note> presentation to NGCR Users Conference May 1995. Strong support for SCI in upgrading existing military systems. </note>
Reference: <author> R. Keyser and Giuseppe Mugnai, </author> <title> SCI for Accelerator Controls: Status Report, CERN-SL/Note 94-32(CO). Khan Kibria, The Unisys Datapump and Switch, </title> <booktitle> First International Workshop on SCI-Based High-Performance Low-Cost Computing, </booktitle> <address> Santa Clara, California, </address> <month> August 1718, </month> <year> 1994, </year> <pages> pp. 83-88. </pages>
Reference: <author> Todd Kline, Warren Rosen, and Jennie Harris, </author> <title> Application of IEEE 1596-1992 Scalable Coherent Interface to Sensor/Video Interconnect Subsystems, </title> <month> 20 April </month> <year> 1993, </year> <pages> 19 pages. </pages> <note> This is a white paper presented to the SAE AS-2A-6 Sensor/Video Implementation Task (SVIT) Group by NAWC/Warminster that recommends using SCI. </note>
Reference: <author> Robert Kreutzfeld and Martin Davis, </author> <title> Use of SCI to Support the Anticipatory Shared Memory Model, </title> <booktitle> First International Workshop on SCI-Based High-Performance Low-Cost Computing, </booktitle> <address> Santa Clara, California, </address> <month> August 1718, </month> <year> 1994, </year> <pages> pp. 2635. </pages> <editor> Kristiansen, Alnes, Bakka, and Jenssen, </editor> <title> Scalable Coherent Interface, </title> <booktitle> Proceedings Eurobus, </booktitle> <address> London, </address> <year> 1989. </year> <editor> Kristiansen, Alnes, Bakka, and Jenssen, </editor> <title> Scalable Coherent Interface, </title> <booktitle> Proceedings Eurobus, </booktitle> <address> Munich, </address> <year> 1989. </year> <editor> Kristiansen, Alns, Bakka, and Jenssen, </editor> <title> Scalable Coherent Interface, </title> <booktitle> Proceedings NIK89, </booktitle> <address> Stavanger. </address>
Reference: <author> E.H. Kristiansen, </author> <title> Scalable Coherent Interface, New Backplane Bus Architectures, </title> <type> CERN report CN/90/4, </type> <month> Mar 2223, </month> <year> 1990, </year> <pages> pp. 6775. </pages> <month> Kristiansen, </month> <title> Scalable Coherent Interface, </title> <journal> Mini and Micro Computer Newsletter, </journal> <volume> N30, </volume> <month> April </month> <year> 1991, </year> <pages> pp. 28-34. </pages>
Reference: <author> Ernst H. Kristiansen, </author> <title> SCI to VMEbus Bridge, an IEEE Standard Project, </title> <booktitle> Proc. Open Bus Systems 91, Paris, VFEA Intl Trade Association, 10229 No. </booktitle> <address> Scottsdale Road, Suite B, Scottsdale, AZ 85253, </address> <month> September </month> <year> 1991, </year> <pages> pp. </pages> <year> 203208. </year> <title> Initial work of the IEEE P1596.1 working group on an SCI/VME bridge. </title> <journal> Kristiansen and Rongved, SCI - Et alternativ til raske data busser, Elektronikk, </journal> <volume> 7/92. </volume>
Reference: <author> E. Kristiansen, J. Bothner, T. Hulaas, </author> <title> Behaviour of Scalable Coherent Interface in larger systems, </title> <booktitle> Proceedings CAMAC 92, </booktitle> <month> September 92, </month> <pages> Warsaw, pp. 44-53. </pages> <editor> Kristiansen, Bothner, Hulaas, Rognved, and Skaali, </editor> <title> Simulations with SCI as a Data Carrier in Data Acquisition Systems, </title> <booktitle> Proceedings Eighth Conference on Real-time Computer Applications in Nuclear, Particle and Plasma Physics, </booktitle> <address> 1993 Vancouver, Canada, </address> <month> June 8-11, </month> <year> 1993, </year> <pages> pp 33-38. </pages>
Reference: <author> E. Kristiansen, J. Bothner, T. Hulaas, E. Rongved, T. Skaali, </author> <title> Simulations with SCI as a Data Carrier in Data Acquisition Systems, </title> <journal> IEEE Trans on Nuclear Science 41(1), </journal> <note> Feb pp. 126-130 URL: </note> <author> ftp://fidibus.uio.no/incom ing/RT93/Vancouver_EHK.ps Kristiansen and Wu, </author> <title> High Speed Point-to-point Datalinks for Use in and between Multiprocessor Systems, </title> <booktitle> Proceedings of the International Conf. on Electronics and Information Tech nology, </booktitle> <address> Beijing, </address> <month> Aug. </month> <pages> 2-5, </pages> <year> 1994. </year> <title> Stein Krogdahl and Olav Lysne, Verifying a Distributed List System: A Case History Technical Research Report, </title> <institution> Department of Informatics, University of Oslo: </institution> <note> Research Report 182, </note> <month> December </month> <year> 1993. </year>
Reference: <author> Ralph Lachenmaier and Thomas Stretch, </author> <title> The IEEE Scalable Coherent Interfacean approach for a Unified Avionics Network, </title> <booktitle> First International Workshop on SCI-Based High-Performance Low-Cost Computing, </booktitle> <address> Santa Clara, California, </address> <month> August 1718, </month> <year> 1994, </year> <pages> pp. 1725. </pages>
Reference: <author> J.M. Mellor-Crummey, </author> <title> Concurrent Queues: Practical Fetch-and-Phi Algorithms, </title> <type> Tech. Report 229, </type> <month> Nov. </month> <year> 1987, </year> <institution> Univ of Rochester, Computer Science Dept., Rochester, </institution> <address> New York. </address>
Reference: <author> J.M. Mellor-Crummey and M. L. Scott, </author> <title> Synchronization Without Contention, </title> <booktitle> Proc. Fourth Intl Conf. </booktitle> <editor> Architectural Sup Copyright SCIzzL 1995, </editor> <title> all rights reserved 23 Posted on the SCIzzL WebServer by special arrangement with Bit 3 Computer Corporation, a SCIzzL Charter Member port for Programming Languages and Operating Systems, </title> <publisher> Assoc. of Computing Machinery, N.Y., </publisher> <pages> pp. 269278. </pages>
Reference: <author> J.M. Mellor-Crummey and M.L. Scott, </author> <title> Algorithms for Scalable Synchronization on Shared Memory Microprocessors, </title> <journal> ACM Trans. on Computing Systems, </journal> <volume> Vol. 9, No. 1, </volume> <month> Feb </month> <year> 1991, </year> <pages> pp. 2165. </pages>

Reference: <author> D. Picker, R.D. Fellman, </author> <title> and P.M. Chau, Transmission Grouping for Enhanced Throughput in SCI Systems, </title> <booktitle> Proceedings of the 2nd International Conference on Computer Communi cations and Networks, </booktitle> <month> June </month> <year> 1993. </year>
Reference: <author> D. Picker, R.D. Fellman, </author> <title> and P.M. Chau, Enhancing SCIs Fairness Protocol for Increased Throughput, </title> <booktitle> Proceedings of the IEEE International Conference on Network Protocols, </booktitle> <month> Oct. </month> <year> 1993. </year>
Reference: <author> Dan Picker and Ronald Fellman, </author> <title> Comparison of the SCI and MetaRing Fairness Protocols, </title> <booktitle> First International Workshop on SCI-Based High-Performance Low-Cost Computing, </booktitle> <address> Santa Clara, California, </address> <month> August 1718, </month> <year> 1994, </year> <pages> pp. 6570. </pages>
Reference: <author> Dan Picker and Ronald Fellman, </author> <title> An SCI Simulator with Traffic Flow Animation, </title> <booktitle> First International Workshop on SCI-Based High-Performance Low-Cost Computing, </booktitle> <address> Santa Clara, Cali fornia, </address> <month> August 1718, </month> <year> 1994, </year> <pages> pp. 117122. </pages>
Reference: <author> D. Picker, M.B. Bendak, and R.D. Fellman, </author> <title> A VLSI Priority Packet Queue with Overwrite and Inheritance, </title> <booktitle> Proceedings of the International Conference on Computer Design, </booktitle> <month> Oct. </month> <year> 1994. </year>
Reference: <author> D. Picker and R.D. Fellman, </author> <title> Scaling and Performance of a Priority Packet Queue for Real-Time Applications, </title> <booktitle> Proceed ings of the IEEE Real-Time Systems Symposium, </booktitle> <month> Dec. </month> <year> 1994. </year>
Reference: <author> D. Picker and R.D. Fellman, </author> <title> A VLSI Priority Packet Queue With Overwrite and Inheritance, </title> <note> To Appear in IEEE Transac tions on VLSI Systems, </note> <month> June </month> <year> 1995. </year>
Reference: <author> D. Picker and R.D. Fellman, </author> <title> Successive Superposition: A Technique for the Exact Modelling of Deterministic Packet Queueing Networks, In Review, </title> <journal> IEEE Transactions on Parallel and Distributed Systems. </journal>
Reference: <author> D. Picker, R.D. Fellman, </author> <title> and P.M. Chau, An Extension to the SCI Flow Control Protocol for Increased Network Effi ciency, In Review, </title> <journal> IEEE/ACM Transactions on Networking. </journal>
Reference: <author> J. Protic, M. Tomasevic, V. Milutinovic, </author> <title> A Survey of Distributed Shared Memory Systems, </title> <booktitle> Proceedings of the Hawaii International Conference on System Sciences, </booktitle> <address> Maui, Hawaii, USA, </address> <month> January </month> <year> 1995, </year> <pages> pp. </pages> <month> 74-84. </month> <title> An exhaustive survey (hardware + software + hybrid approaches). </title>
Reference: <author> William Rivard, Michael Smith, Glen Stone, David James, </author> <title> A 1.2um CMOS differential I/O System capable of 400 Mbps Transmission Rates, </title> <booktitle> 5th Annual IEEE International ASIC Conference and Exhibit, </booktitle> <address> Rochester, New York, USA, Septem ber 21-25, </address> <year> 1992. </year>
Reference: <author> S.L. Scott, </author> <title> A Cache Coherence Mechanism for Scalable, Shared-Memory Multiprocessors, </title> <institution> Computer Scences Tech. </institution> <type> Report 1002, </type> <institution> Univ. of Wisconsin, Madison, </institution> <month> Feb. </month> <year> 1991. </year>
Reference: <author> S.L. Scott and J.R.Goodman, </author> <title> Performance of Pipelined K-ary N-cube Networks, </title> <institution> Computer Sciences Tech. </institution> <type> Report 1010, </type> <institution> Univ. of Wisconsin, Madison, Wisc, </institution> <month> Feb. </month> <year> 1991. </year>
Reference: <author> Steven L. Scott, James R. Goodman, and Mary K. Vernon, </author> <title> Performance of the SCI Ring, </title> <booktitle> Proceedings of the Nineteenth Annual International Symposium on Computer Architecture 20, </booktitle> <month> 2 (May </month> <year> 1992), </year> <note> 403-414. </note> <author> Steven Lee Scott, </author> <title> Toward the Design of Large-Scale, Shared-Memory Multiprocessors, </title> <type> PhD Thesis, </type> <institution> Computer Sciences Department, University of Wisconsin-Madison, </institution> <month> July </month> <year> 1992. </year> <note> Computer Sciences Technical Report #1100. </note>
Reference: <author> B. Skaali, </author> <title> Applications of the Scalable Coherent Interface to Data Acquisition, </title> <booktitle> The 3rd Nordic LHC Workshop, </booktitle> <address> Uppsala, </address> <month> April 28-30, </month> <year> 1993. </year>
Reference: <author> G.S. Sohi, J.E. Smith and J.R. Goodman, </author> <title> Restricted Fetch Operations for Parallel Processing, </title> <institution> Computer Sciences Tech. </institution> <type> Report 922, </type> <institution> Univ. of Wisconsin, Madison, </institution> <month> Mar. </month> <year> 1990. </year> <note> This originally appeared as a paper in the International Conference on Supercomputing in Greece in 1988, but those proceedings are not readily available. </note>
Reference: <author> Glen D. Stone and Donald North, </author> <title> Implementation Issues of Bridging SCI to a Conventional Processor Bus, </title> <booktitle> First International Workshop on SCI-Based High-Performance Low-Cost Computing, </booktitle> <address> Santa Clara, California, </address> <month> August 1718, </month> <year> 1994, </year> <pages> pp. 3644. </pages>


Reference: <author> Yong Yao, Mitchell Loebel, and Bryan Chase, </author> <title> A Personal Workstation to SCI Bridge: </title> <editor> V-Bus, SCI-Link, and DataPump, </editor> <booktitle> First International Workshop on SCI-Based High-Performance Low-Cost Computing, </booktitle> <address> Santa Clara, California, </address> <month> August 1718, </month> <year> 1994, </year> <pages> pp. </pages> <month> 7782. </month> <title> Yong Yao, Vbus and SCI: Goals, Protocols, </title> <booktitle> and Applications, First International Workshop on SCI-Based High-Performance Low-Cost Computing, </booktitle> <address> Santa Clara, California, </address> <month> August 1718, </month> <year> 1994, </year> <pages> pp. 8997. </pages>
Reference: <author> Hans A. Wiggers, RamLink P1596.4 Tutorial, </author> <month> 18 June </month> <year> 1993, </year> <pages> 33 pages. </pages> <note> This viewgraph presentation provides a RamLink (P1596.4) overview. </note>
Reference: <author> J. Wikne, B. Skaali, H.L. Opheim, T. Haeupke, </author> <title> The Fastbus to SCI Interface Design Project, </title> <booktitle> CERN SCI Workshop, </booktitle> <address> Geneva, Switzerland, </address> <month> Sept. </month> <pages> 20-25, </pages> <year> 1993. </year>
Reference: <author> P.J. Woest and J. R. Goodman, </author> <title> An Analysis of Synchronization Mechanisms in Shared-Memory Multiprocessors, </title> <institution> Computer Sciences Tech. </institution> <type> Report 1005, </type> <institution> Univ. of Wisconsin, Madison, </institution> <month> Feb. </month> <year> 1991. </year> <title> Bin Wu, The SCI Tracer Software, </title> <type> Masters thesis, </type> <month> Sept. </month> <year> 1992, </year> <institution> Department of Physics, University of Oslo, Oslo, Norway. Bin Wu, Bernhard Skaali, Inge Berkeli, The SCI Tracer, Proceedings of Open Bus Systems 92, </institution> <month> Oct. </month> <pages> 13-15, </pages> <address> 1992, Zurich, Switzerland. </address>

Reference: <author> Bin Wu, Andre Bogaerts, Ernst Kristiansen, Hans Mller, Ernesto Perea, Bernhard Skaali, </author> <title> A Study of Routing Algorithms for SCI-based Multistage Networks, </title> <type> technical report UiO/PHYS/94-06, </type> <institution> University of Oslo, Norway, </institution> <month> March </month> <year> 1994. </year> <title> Bin Wu, Initialization of nodeIds and routing tables in an SCI system, Internal Note, March 13, 1994 Discussion material prepared for SCI working group meeting. </title>
Reference: <author> Bin Wu, B. Skaali, </author> <title> Simulation of large scale SCI Data Acquisition Systems (Overhead), </title> <booktitle> The fourth Nordic LHC meeting, </booktitle> <month> June 8-10, </month> <year> 1994, </year> <type> Report Series, </type> <institution> HU-SEFT R 1994-11, Hels inki, Finland. </institution>
Reference: <author> B. Wu, E. Kristiansen, </author> <title> Some of the Perspectives on the Scalable Coherent Interface, </title> <booktitle> Proceedings the Intl Conf. on Electron ics and Information Technology, </booktitle> <address> Beijing, </address> <month> 2-5 August, </month> <year> 1994. </year>
Reference: <author> Bin Wu, Andre Bogaerts, Ernst Kristiansen, </author> <note> and Bernhard Skaali, </note>
References-found: 68

