// Seed: 3961578547
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  inout logic [7:0] id_1;
  wire id_3;
  always_comb assert ({id_3 - 1, (-1), 1});
  assign id_1[1] = 1 == id_1;
endmodule
module module_2 #(
    parameter id_0 = 32'd51,
    parameter id_2 = 32'd49
) (
    input tri1 _id_0
);
  wire _id_2;
  wire [-1 : id_2] id_3;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  logic [1 : {  id_0  ,  -1  }] id_5;
endmodule
