// Seed: 1648182455
module module_0 (
    input wire id_0 id_11,
    input tri0 id_1,
    input wor id_2,
    input wire id_3,
    output supply0 id_4,
    input tri0 id_5,
    input wire id_6,
    output tri id_7,
    input uwire id_8,
    output tri0 id_9
);
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    output tri1  id_2,
    input  uwire id_3,
    input  wand  id_4
    , id_9,
    output wire  id_5,
    output logic id_6,
    output tri1  id_7
);
  parameter id_10 = -1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_1,
      id_5,
      id_0,
      id_1,
      id_5,
      id_1,
      id_2
  );
  final id_6 <= -1;
  logic [1 : -1] id_11, id_12, id_13;
endmodule
