/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [5:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [22:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_5z & celloutsig_1_5z);
  assign celloutsig_1_10z = ~(celloutsig_1_0z & celloutsig_1_8z);
  assign celloutsig_1_0z = ~(in_data[106] | in_data[106]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_0_0z = in_data[22] | ~(in_data[74]);
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 6'h00;
    else _01_ <= { in_data[153:149], celloutsig_1_1z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 10'h000;
    else _00_ <= in_data[79:70];
  assign celloutsig_0_5z = celloutsig_0_4z[22:13] / { 1'h1, celloutsig_0_4z[16:8] };
  assign celloutsig_1_19z = { celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_8z } / { 1'h1, celloutsig_1_14z[4], celloutsig_1_10z };
  assign celloutsig_1_7z = { in_data[163:162], celloutsig_1_1z, celloutsig_1_4z } == { in_data[181], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_6z = { celloutsig_0_4z[22:19], celloutsig_0_1z } && celloutsig_0_5z[7:3];
  assign celloutsig_0_1z = { in_data[49:32], celloutsig_0_0z } && in_data[42:24];
  assign celloutsig_1_11z = { in_data[164:163], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z } && { in_data[131:114], celloutsig_1_6z };
  assign celloutsig_1_4z = { in_data[147:146], celloutsig_1_0z } || { _01_[5], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_12z = celloutsig_1_8z & ~(celloutsig_1_11z);
  assign celloutsig_1_18z = { celloutsig_1_3z[8:0], celloutsig_1_0z } % { 1'h1, in_data[189:181] };
  assign celloutsig_0_4z = { in_data[80:79], celloutsig_0_0z, _00_, _00_ } % { 1'h1, in_data[71:62], celloutsig_0_1z, celloutsig_0_1z, _00_[9:1], in_data[0] };
  assign celloutsig_1_5z = | { celloutsig_1_1z, in_data[183:181] };
  assign celloutsig_1_9z = | { _01_[4:1], celloutsig_1_1z, celloutsig_1_0z, in_data[183:181] };
  assign celloutsig_1_8z = ~^ { in_data[167:160], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z, _01_ };
  assign celloutsig_1_13z = ^ celloutsig_1_3z[8:1];
  assign celloutsig_1_3z = in_data[119:110] ~^ in_data[141:132];
  assign { celloutsig_1_14z[0], celloutsig_1_14z[6], celloutsig_1_14z[4:3], celloutsig_1_14z[7], celloutsig_1_14z[2], celloutsig_1_14z[5] } = { celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z } ~^ { celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_1_14z[1] = celloutsig_1_14z[2];
  assign { out_data[137:128], out_data[98:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
