Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Jul  7 15:02:19 2019
| Host         : travis-job-0d7f317e-4b3a-4c56-bf67-439fbef2123e running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.904        0.000                      0                14623        0.035        0.000                      0                14619        0.264        0.000                       0                  4778  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk       {0.000 20.000}       40.000          25.000          
eth_tx_clk       {0.000 20.000}       40.000          25.000          
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           2.582        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk            31.728        0.000                      0                  443        0.084        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk            30.043        0.000                      0                  223        0.119        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                0.904        0.000                      0                13940        0.035        0.000                      0                13940        3.750        0.000                       0                  4423  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.641        0.000                      0                    1                                                                        
              eth_rx_clk          2.456        0.000                      0                    1                                                                        
              eth_tx_clk          2.456        0.000                      0                    1                                                                        
              sys_clk             2.364        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.478ns (29.211%)  route 1.158ns (70.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.478     6.695 r  FDPE_3/Q
                         net (fo=5, routed)           1.158     7.853    clk200_rst
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X64Y27         FDSE (Setup_fdse_C_S)       -0.695    10.435    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.478ns (29.211%)  route 1.158ns (70.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.478     6.695 r  FDPE_3/Q
                         net (fo=5, routed)           1.158     7.853    clk200_rst
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X64Y27         FDSE (Setup_fdse_C_S)       -0.695    10.435    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.478ns (29.211%)  route 1.158ns (70.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.478     6.695 r  FDPE_3/Q
                         net (fo=5, routed)           1.158     7.853    clk200_rst
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X64Y27         FDSE (Setup_fdse_C_S)       -0.695    10.435    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.478ns (29.211%)  route 1.158ns (70.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.478     6.695 r  FDPE_3/Q
                         net (fo=5, routed)           1.158     7.853    clk200_rst
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X64Y27         FDSE (Setup_fdse_C_S)       -0.695    10.435    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.518     6.723 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.605    reset_counter[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.729 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X64Y27         FDSE (Setup_fdse_C_CE)      -0.169    10.983    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.518     6.723 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.605    reset_counter[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.729 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X64Y27         FDSE (Setup_fdse_C_CE)      -0.169    10.983    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.518     6.723 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.605    reset_counter[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.729 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X64Y27         FDSE (Setup_fdse_C_CE)      -0.169    10.983    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.518     6.723 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.605    reset_counter[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.729 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.918    reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X64Y27         FDSE (Setup_fdse_C_CE)      -0.169    10.983    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.478     6.683 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.755    reset_counter[1]
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.295     8.050 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.050    reset_counter[2]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X64Y27         FDSE (Setup_fdse_C_D)        0.081    11.233    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.478     6.683 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080     7.763    reset_counter[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.317     8.080 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.080    reset_counter[1]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X64Y27         FDSE (Setup_fdse_C_D)        0.118    11.270    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.270    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                  3.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.141    reset_counter[0]
    SLICE_X65Y27         LUT6 (Prop_lut6_I1_O)        0.045     2.186 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.186    ic_reset_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.535     1.873    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.091     1.964    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.198    reset_counter[2]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.048     2.246 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.246    reset_counter[3]_i_2_n_0
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.131     1.991    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.198    reset_counter[2]
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.045     2.243 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.243    reset_counter[2]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.121     1.981    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     2.024 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.222    reset_counter[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.043     2.265 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.265    reset_counter[1]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.131     1.991    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.164     2.024 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.222    reset_counter[0]
    SLICE_X64Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.267 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.267    reset_counter0[0]
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_D)         0.120     1.980    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.130    reset_counter[3]
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_CE)       -0.016     1.844    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.130    reset_counter[3]
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_CE)       -0.016     1.844    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.130    reset_counter[3]
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_CE)       -0.016     1.844    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.148     2.008 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.130    reset_counter[3]
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.099     2.229 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.285    reset_counter[3]_i_1_n_0
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X64Y27         FDSE (Hold_fdse_C_CE)       -0.016     1.844    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.148ns (21.881%)  route 0.528ns (78.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.148     2.014 r  FDPE_3/Q
                         net (fo=5, routed)           0.528     2.543    clk200_rst
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X64Y27         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.873    
    SLICE_X64Y27         FDSE (Hold_fdse_C_S)        -0.044     1.829    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.713    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y36     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y36     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y27     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y27     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y27     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y27     reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y27     ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y36     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y36     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y36     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y36     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y36     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y36     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     reset_counter_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y27     reset_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.728ns  (required time - arrival time)
  Source:                 crc32_checker_crc_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 1.433ns (17.747%)  route 6.641ns (82.253%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.559     1.559    eth_rx_clk
    SLICE_X33Y16         FDSE                                         r  crc32_checker_crc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDSE (Prop_fdse_C_Q)         0.456     2.015 r  crc32_checker_crc_reg_reg[26]/Q
                         net (fo=13, routed)          0.877     2.892    p_8_in45_in
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.149     3.041 r  crc32_checker_crc_reg[24]_i_2/O
                         net (fo=9, routed)           1.470     4.511    crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.332     4.843 r  rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.816     5.659    rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I1_O)        0.124     5.783 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.809     6.592    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.716 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.949     7.665    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.789 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.311     8.100    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.224 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.410     9.634    crc32_checker_source_source_payload_error
    SLICE_X49Y15         FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X49Y15         FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.455    
                         clock uncertainty           -0.035    41.420    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)       -0.058    41.362    rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.362    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                 31.728    

Slack (MET) :             31.766ns  (required time - arrival time)
  Source:                 crc32_checker_crc_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 1.433ns (17.851%)  route 6.595ns (82.149%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.559     1.559    eth_rx_clk
    SLICE_X33Y16         FDSE                                         r  crc32_checker_crc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDSE (Prop_fdse_C_Q)         0.456     2.015 r  crc32_checker_crc_reg_reg[26]/Q
                         net (fo=13, routed)          0.877     2.892    p_8_in45_in
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.149     3.041 r  crc32_checker_crc_reg[24]_i_2/O
                         net (fo=9, routed)           1.470     4.511    crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.332     4.843 r  rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.816     5.659    rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I1_O)        0.124     5.783 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.809     6.592    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.716 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.949     7.665    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.789 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.311     8.100    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.224 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.363     9.587    crc32_checker_source_source_payload_error
    SLICE_X47Y17         FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X47Y17         FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.450    
                         clock uncertainty           -0.035    41.415    
    SLICE_X47Y17         FDRE (Setup_fdre_C_D)       -0.062    41.353    rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.353    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                 31.766    

Slack (MET) :             31.793ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.853ns  (logic 1.212ns (15.434%)  route 6.641ns (84.566%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X41Y14         FDRE                                         r  rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.967     2.949    rx_cdc_graycounter0_q[2]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.297     3.246 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           1.100     4.346    storage_13_reg_i_8_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.470 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.591     5.061    rx_cdc_asyncfifo_writable
    SLICE_X38Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.185 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.053     6.238    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.362 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.146     7.507    crc32_checker_sink_sink_ready
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.631 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.785     9.416    crc32_checker_crc_ce
    SLICE_X31Y15         FDSE                                         r  crc32_checker_crc_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X31Y15         FDSE                                         r  crc32_checker_crc_reg_reg[13]/C
                         clock pessimism              0.007    41.449    
                         clock uncertainty           -0.035    41.414    
    SLICE_X31Y15         FDSE (Setup_fdse_C_CE)      -0.205    41.209    crc32_checker_crc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         41.209    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                 31.793    

Slack (MET) :             31.793ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.853ns  (logic 1.212ns (15.434%)  route 6.641ns (84.566%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X41Y14         FDRE                                         r  rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.967     2.949    rx_cdc_graycounter0_q[2]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.297     3.246 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           1.100     4.346    storage_13_reg_i_8_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.470 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.591     5.061    rx_cdc_asyncfifo_writable
    SLICE_X38Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.185 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.053     6.238    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.362 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.146     7.507    crc32_checker_sink_sink_ready
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.631 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.785     9.416    crc32_checker_crc_ce
    SLICE_X31Y15         FDSE                                         r  crc32_checker_crc_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X31Y15         FDSE                                         r  crc32_checker_crc_reg_reg[23]/C
                         clock pessimism              0.007    41.449    
                         clock uncertainty           -0.035    41.414    
    SLICE_X31Y15         FDSE (Setup_fdse_C_CE)      -0.205    41.209    crc32_checker_crc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         41.209    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                 31.793    

Slack (MET) :             31.793ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.853ns  (logic 1.212ns (15.434%)  route 6.641ns (84.566%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X41Y14         FDRE                                         r  rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.967     2.949    rx_cdc_graycounter0_q[2]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.297     3.246 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           1.100     4.346    storage_13_reg_i_8_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.470 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.591     5.061    rx_cdc_asyncfifo_writable
    SLICE_X38Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.185 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.053     6.238    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.362 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.146     7.507    crc32_checker_sink_sink_ready
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.631 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.785     9.416    crc32_checker_crc_ce
    SLICE_X31Y15         FDSE                                         r  crc32_checker_crc_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.442    41.442    eth_rx_clk
    SLICE_X31Y15         FDSE                                         r  crc32_checker_crc_reg_reg[5]/C
                         clock pessimism              0.007    41.449    
                         clock uncertainty           -0.035    41.414    
    SLICE_X31Y15         FDSE (Setup_fdse_C_CE)      -0.205    41.209    crc32_checker_crc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         41.209    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                 31.793    

Slack (MET) :             31.833ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 1.212ns (15.515%)  route 6.600ns (84.485%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X41Y14         FDRE                                         r  rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.967     2.949    rx_cdc_graycounter0_q[2]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.297     3.246 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           1.100     4.346    storage_13_reg_i_8_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.470 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.591     5.061    rx_cdc_asyncfifo_writable
    SLICE_X38Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.185 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.053     6.238    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.362 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.146     7.507    crc32_checker_sink_sink_ready
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.631 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.744     9.375    crc32_checker_crc_ce
    SLICE_X32Y16         FDSE                                         r  crc32_checker_crc_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.441    41.441    eth_rx_clk
    SLICE_X32Y16         FDSE                                         r  crc32_checker_crc_reg_reg[17]/C
                         clock pessimism              0.007    41.448    
                         clock uncertainty           -0.035    41.413    
    SLICE_X32Y16         FDSE (Setup_fdse_C_CE)      -0.205    41.208    crc32_checker_crc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         41.208    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                 31.833    

Slack (MET) :             31.833ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 1.212ns (15.515%)  route 6.600ns (84.485%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X41Y14         FDRE                                         r  rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.967     2.949    rx_cdc_graycounter0_q[2]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.297     3.246 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           1.100     4.346    storage_13_reg_i_8_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.470 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.591     5.061    rx_cdc_asyncfifo_writable
    SLICE_X38Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.185 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.053     6.238    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.362 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.146     7.507    crc32_checker_sink_sink_ready
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.631 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.744     9.375    crc32_checker_crc_ce
    SLICE_X32Y16         FDSE                                         r  crc32_checker_crc_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.441    41.441    eth_rx_clk
    SLICE_X32Y16         FDSE                                         r  crc32_checker_crc_reg_reg[25]/C
                         clock pessimism              0.007    41.448    
                         clock uncertainty           -0.035    41.413    
    SLICE_X32Y16         FDSE (Setup_fdse_C_CE)      -0.205    41.208    crc32_checker_crc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         41.208    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                 31.833    

Slack (MET) :             31.833ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[28]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 1.212ns (15.515%)  route 6.600ns (84.485%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X41Y14         FDRE                                         r  rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.967     2.949    rx_cdc_graycounter0_q[2]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.297     3.246 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           1.100     4.346    storage_13_reg_i_8_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.470 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.591     5.061    rx_cdc_asyncfifo_writable
    SLICE_X38Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.185 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.053     6.238    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.362 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.146     7.507    crc32_checker_sink_sink_ready
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.631 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.744     9.375    crc32_checker_crc_ce
    SLICE_X32Y16         FDSE                                         r  crc32_checker_crc_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.441    41.441    eth_rx_clk
    SLICE_X32Y16         FDSE                                         r  crc32_checker_crc_reg_reg[28]/C
                         clock pessimism              0.007    41.448    
                         clock uncertainty           -0.035    41.413    
    SLICE_X32Y16         FDSE (Setup_fdse_C_CE)      -0.205    41.208    crc32_checker_crc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         41.208    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                 31.833    

Slack (MET) :             31.833ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 1.212ns (15.515%)  route 6.600ns (84.485%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.563     1.563    eth_rx_clk
    SLICE_X41Y14         FDRE                                         r  rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.967     2.949    rx_cdc_graycounter0_q[2]
    SLICE_X38Y14         LUT6 (Prop_lut6_I4_O)        0.297     3.246 r  storage_13_reg_i_8/O
                         net (fo=1, routed)           1.100     4.346    storage_13_reg_i_8_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.470 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.591     5.061    rx_cdc_asyncfifo_writable
    SLICE_X38Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.185 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.053     6.238    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X37Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.362 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.146     7.507    crc32_checker_sink_sink_ready
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.631 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.744     9.375    crc32_checker_crc_ce
    SLICE_X32Y16         FDSE                                         r  crc32_checker_crc_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.441    41.441    eth_rx_clk
    SLICE_X32Y16         FDSE                                         r  crc32_checker_crc_reg_reg[8]/C
                         clock pessimism              0.007    41.448    
                         clock uncertainty           -0.035    41.413    
    SLICE_X32Y16         FDSE (Setup_fdse_C_CE)      -0.205    41.208    crc32_checker_crc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         41.208    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                 31.833    

Slack (MET) :             31.867ns  (required time - arrival time)
  Source:                 crc32_checker_crc_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.950ns  (logic 1.433ns (18.026%)  route 6.517ns (81.974%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.559     1.559    eth_rx_clk
    SLICE_X33Y16         FDSE                                         r  crc32_checker_crc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDSE (Prop_fdse_C_Q)         0.456     2.015 r  crc32_checker_crc_reg_reg[26]/Q
                         net (fo=13, routed)          0.877     2.892    p_8_in45_in
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.149     3.041 r  crc32_checker_crc_reg[24]_i_2/O
                         net (fo=9, routed)           1.470     4.511    crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.332     4.843 r  rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.816     5.659    rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I1_O)        0.124     5.783 r  rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.809     6.592    rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.716 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.949     7.665    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.789 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.311     8.100    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.224 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.285     9.509    crc32_checker_source_source_payload_error
    SLICE_X49Y16         FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X49Y16         FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.007    41.454    
                         clock uncertainty           -0.035    41.419    
    SLICE_X49Y16         FDRE (Setup_fdre_C_D)       -0.043    41.376    rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.376    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                 31.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X35Y17         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.265     0.964    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X34Y17         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.825     0.825    storage_11_reg_0_7_0_5/WCLK
    SLICE_X34Y17         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X34Y17         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.880    storage_11_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X35Y17         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.265     0.964    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X34Y17         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.825     0.825    storage_11_reg_0_7_0_5/WCLK
    SLICE_X34Y17         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X34Y17         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.880    storage_11_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X35Y17         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.265     0.964    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X34Y17         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.825     0.825    storage_11_reg_0_7_0_5/WCLK
    SLICE_X34Y17         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X34Y17         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.880    storage_11_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X35Y17         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.265     0.964    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X34Y17         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.825     0.825    storage_11_reg_0_7_0_5/WCLK
    SLICE_X34Y17         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X34Y17         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.880    storage_11_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X35Y17         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.265     0.964    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X34Y17         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.825     0.825    storage_11_reg_0_7_0_5/WCLK
    SLICE_X34Y17         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X34Y17         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.880    storage_11_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X35Y17         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.265     0.964    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X34Y17         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.825     0.825    storage_11_reg_0_7_0_5/WCLK
    SLICE_X34Y17         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X34Y17         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.880    storage_11_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X35Y17         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.265     0.964    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X34Y17         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.825     0.825    storage_11_reg_0_7_0_5/WCLK
    SLICE_X34Y17         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X34Y17         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.880    storage_11_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X35Y17         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.265     0.964    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X34Y17         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.825     0.825    storage_11_reg_0_7_0_5/WCLK
    SLICE_X34Y17         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X34Y17         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.880    storage_11_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.150%)  route 0.284ns (66.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X35Y18         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.284     0.982    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X34Y18         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_11_reg_0_7_6_7/WCLK
    SLICE_X34Y18         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X34Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_11_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.150%)  route 0.284ns (66.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X35Y18         FDRE                                         r  crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.284     0.982    storage_11_reg_0_7_6_7/ADDRD0
    SLICE_X34Y18         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.824     0.824    storage_11_reg_0_7_6_7/WCLK
    SLICE_X34Y18         RAMD32                                       r  storage_11_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X34Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.880    storage_11_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3   storage_13_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y24  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y24  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y15  rx_cdc_graycounter0_q_binary_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y15  rx_cdc_graycounter0_q_binary_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y14  rx_cdc_graycounter0_q_binary_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y14  rx_cdc_graycounter0_q_binary_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y15  rx_cdc_graycounter0_q_binary_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y14  rx_cdc_graycounter0_q_binary_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y14  rx_cdc_graycounter0_q_binary_reg[6]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y17  storage_11_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.043ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.358ns  (logic 1.871ns (19.993%)  route 7.487ns (80.007%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.894    xilinxmultiregimpl5_regs1[1]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     3.189 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.427     3.616    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.740 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.022     4.762    tx_cdc_asyncfifo_readable
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     4.886 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.827     5.713    padding_inserter_source_valid
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.837 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.643     6.480    crc32_inserter_source_valid
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.604 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.479     7.083    preamble_inserter_sink_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.207 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.163     8.371    tx_converter_converter_mux0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.150     8.521 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.331     9.852    tx_converter_converter_mux__0
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.328    10.180 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           0.741    10.921    tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.964    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                 30.043    

Slack (MET) :             30.210ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.192ns  (logic 1.871ns (20.356%)  route 7.321ns (79.644%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.894    xilinxmultiregimpl5_regs1[1]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     3.189 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.427     3.616    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.740 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.022     4.762    tx_cdc_asyncfifo_readable
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     4.886 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.827     5.713    padding_inserter_source_valid
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.837 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.643     6.480    crc32_inserter_source_valid
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.604 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.479     7.083    preamble_inserter_sink_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.207 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.163     8.371    tx_converter_converter_mux0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.150     8.521 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.147     9.668    tx_converter_converter_mux__0
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.328     9.996 r  storage_12_reg_i_4/O
                         net (fo=2, routed)           0.758    10.754    tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.964    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                 30.210    

Slack (MET) :             30.590ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 1.641ns (18.625%)  route 7.170ns (81.375%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.894    xilinxmultiregimpl5_regs1[1]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     3.189 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.427     3.616    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.740 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.022     4.762    tx_cdc_asyncfifo_readable
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     4.886 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.827     5.713    padding_inserter_source_valid
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.837 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.643     6.480    crc32_inserter_source_valid
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.604 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.479     7.083    preamble_inserter_sink_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.207 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.293     8.501    tx_converter_converter_mux0
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.625 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.640     9.265    storage_12_reg_i_46_n_0
    SLICE_X12Y15         LUT4 (Prop_lut4_I1_O)        0.124     9.389 r  storage_12_reg_i_2/O
                         net (fo=2, routed)           0.984    10.373    tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.964    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                 30.590    

Slack (MET) :             30.859ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 1.871ns (21.903%)  route 6.671ns (78.097%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.894    xilinxmultiregimpl5_regs1[1]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     3.189 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.427     3.616    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.740 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.022     4.762    tx_cdc_asyncfifo_readable
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     4.886 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.827     5.713    padding_inserter_source_valid
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.837 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.643     6.480    crc32_inserter_source_valid
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.604 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.479     7.083    preamble_inserter_sink_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.207 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.163     8.371    tx_converter_converter_mux0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.150     8.521 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.635     9.156    tx_converter_converter_mux__0
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.328     9.484 r  storage_12_reg_i_7/O
                         net (fo=2, routed)           0.621    10.105    tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.964    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                 30.859    

Slack (MET) :             30.871ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.530ns  (logic 1.871ns (21.933%)  route 6.659ns (78.067%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.894    xilinxmultiregimpl5_regs1[1]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     3.189 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.427     3.616    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.740 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.022     4.762    tx_cdc_asyncfifo_readable
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     4.886 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.827     5.713    padding_inserter_source_valid
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.837 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.643     6.480    crc32_inserter_source_valid
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.604 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.479     7.083    preamble_inserter_sink_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.207 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.163     8.371    tx_converter_converter_mux0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.150     8.521 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.485     9.005    tx_converter_converter_mux__0
    SLICE_X10Y16         LUT6 (Prop_lut6_I1_O)        0.328     9.333 r  storage_12_reg_i_3/O
                         net (fo=2, routed)           0.759    10.093    tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.964    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                 30.871    

Slack (MET) :             30.902ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.499ns  (logic 1.871ns (22.014%)  route 6.628ns (77.986%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.894    xilinxmultiregimpl5_regs1[1]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     3.189 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.427     3.616    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.740 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.022     4.762    tx_cdc_asyncfifo_readable
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     4.886 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.827     5.713    padding_inserter_source_valid
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.837 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.643     6.480    crc32_inserter_source_valid
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.604 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.479     7.083    preamble_inserter_sink_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.207 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.163     8.371    tx_converter_converter_mux0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.150     8.521 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.618     9.139    tx_converter_converter_mux__0
    SLICE_X8Y17          LUT4 (Prop_lut4_I0_O)        0.328     9.467 r  storage_12_reg_i_5/O
                         net (fo=2, routed)           0.595    10.061    tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.964    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                 30.902    

Slack (MET) :             30.933ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 1.667ns (19.035%)  route 7.090ns (80.965%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.894    xilinxmultiregimpl5_regs1[1]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     3.189 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.427     3.616    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.740 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.022     4.762    tx_cdc_asyncfifo_readable
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     4.886 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.827     5.713    padding_inserter_source_valid
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.837 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.643     6.480    crc32_inserter_source_valid
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.604 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.479     7.083    preamble_inserter_sink_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.207 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.293     8.501    tx_converter_converter_mux0
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.625 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.928     9.553    storage_12_reg_i_46_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.150     9.703 r  tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.617    10.320    tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X12Y15         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447    41.447    eth_tx_clk
    SLICE_X12Y15         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.093    41.540    
                         clock uncertainty           -0.035    41.505    
    SLICE_X12Y15         FDRE (Setup_fdre_C_D)       -0.252    41.253    tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.253    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                 30.933    

Slack (MET) :             30.935ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 1.871ns (20.879%)  route 7.090ns (79.121%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.894    xilinxmultiregimpl5_regs1[1]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     3.189 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.427     3.616    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.740 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.022     4.762    tx_cdc_asyncfifo_readable
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     4.886 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.827     5.713    padding_inserter_source_valid
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.837 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.643     6.480    crc32_inserter_source_valid
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.604 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.479     7.083    preamble_inserter_sink_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.207 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.163     8.371    tx_converter_converter_mux0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.150     8.521 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.331     9.852    tx_converter_converter_mux__0
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.328    10.180 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           0.344    10.524    tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X8Y16          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446    41.446    eth_tx_clk
    SLICE_X8Y16          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.079    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)       -0.031    41.459    tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.459    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                 30.935    

Slack (MET) :             31.073ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 1.871ns (21.202%)  route 6.954ns (78.798%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.894    xilinxmultiregimpl5_regs1[1]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     3.189 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.427     3.616    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.740 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.022     4.762    tx_cdc_asyncfifo_readable
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     4.886 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.827     5.713    padding_inserter_source_valid
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.837 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.643     6.480    crc32_inserter_source_valid
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.604 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.479     7.083    preamble_inserter_sink_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.207 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.163     8.371    tx_converter_converter_mux0
    SLICE_X8Y18          LUT3 (Prop_lut3_I2_O)        0.150     8.521 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           1.147     9.668    tx_converter_converter_mux__0
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.328     9.996 r  storage_12_reg_i_4/O
                         net (fo=2, routed)           0.391    10.387    tx_cdc_graycounter1_q_next_binary[3]
    SLICE_X10Y16         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447    41.447    eth_tx_clk
    SLICE_X10Y16         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism              0.079    41.526    
                         clock uncertainty           -0.035    41.491    
    SLICE_X10Y16         FDRE (Setup_fdre_C_D)       -0.031    41.460    tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         41.460    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                 31.073    

Slack (MET) :             31.281ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 1.641ns (19.007%)  route 6.993ns (80.993%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562     1.562    eth_tx_clk
    SLICE_X12Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.478     2.040 r  xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.853     2.894    xilinxmultiregimpl5_regs1[1]
    SLICE_X12Y17         LUT4 (Prop_lut4_I3_O)        0.295     3.189 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.427     3.616    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.740 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           1.022     4.762    tx_cdc_asyncfifo_readable
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.124     4.886 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.827     5.713    padding_inserter_source_valid
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.837 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.643     6.480    crc32_inserter_source_valid
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.604 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.479     7.083    preamble_inserter_sink_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.207 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.293     8.501    tx_converter_converter_mux0
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.625 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.928     9.553    storage_12_reg_i_46_n_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I3_O)        0.124     9.677 r  tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.519    10.196    tx_cdc_graycounter1_q_next[5]
    SLICE_X12Y15         FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447    41.447    eth_tx_clk
    SLICE_X12Y15         FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.093    41.540    
                         clock uncertainty           -0.035    41.505    
    SLICE_X12Y15         FDRE (Setup_fdre_C_D)       -0.028    41.477    tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         41.477    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                 31.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X13Y16         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.759    xilinxmultiregimpl5_regs0[6]
    SLICE_X13Y16         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     0.831    eth_tx_clk
    SLICE_X13Y16         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X13Y16         FDRE (Hold_fdre_C_D)         0.078     0.641    xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X13Y16         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.759    xilinxmultiregimpl5_regs0[5]
    SLICE_X13Y16         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     0.831    eth_tx_clk
    SLICE_X13Y16         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X13Y16         FDRE (Hold_fdre_C_D)         0.076     0.639    xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X13Y16         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.759    xilinxmultiregimpl5_regs0[0]
    SLICE_X13Y16         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     0.831    eth_tx_clk
    SLICE_X13Y16         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X13Y16         FDRE (Hold_fdre_C_D)         0.075     0.638    xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X13Y17         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.758    xilinxmultiregimpl5_regs0[3]
    SLICE_X13Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X13Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.075     0.637    xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X13Y16         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.759    xilinxmultiregimpl5_regs0[4]
    SLICE_X13Y16         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     0.831    eth_tx_clk
    SLICE_X13Y16         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X13Y16         FDRE (Hold_fdre_C_D)         0.071     0.634    xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X9Y21          FDSE                                         r  crc32_inserter_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDSE (Prop_fdse_C_Q)         0.141     0.699 r  crc32_inserter_reg_reg[19]/Q
                         net (fo=2, routed)           0.099     0.798    p_34_in
    SLICE_X8Y21          LUT5 (Prop_lut5_I4_O)        0.045     0.843 r  crc32_inserter_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     0.843    crc32_inserter_next_reg[27]
    SLICE_X8Y21          FDSE                                         r  crc32_inserter_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.826     0.826    eth_tx_clk
    SLICE_X8Y21          FDSE                                         r  crc32_inserter_reg_reg[27]/C
                         clock pessimism             -0.255     0.571    
    SLICE_X8Y21          FDSE (Hold_fdse_C_D)         0.120     0.691    crc32_inserter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X12Y17         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl5_regs0[1]
    SLICE_X12Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X12Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X12Y17         FDRE (Hold_fdre_C_D)         0.060     0.622    xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X13Y26         FDRE                                         r  tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     0.697 f  tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.110     0.807    tx_gap_inserter_counter_reg__0[0]
    SLICE_X12Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.852 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.852    liteethmacgap_state_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X12Y26         FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.254     0.569    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.120     0.689    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X12Y17         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl5_regs0[2]
    SLICE_X12Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X12Y17         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X12Y17         FDRE (Hold_fdre_C_D)         0.053     0.615    xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X9Y24          FDSE                                         r  crc32_inserter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDSE (Prop_fdse_C_Q)         0.128     0.683 r  crc32_inserter_reg_reg[4]/Q
                         net (fo=2, routed)           0.068     0.750    p_19_in
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.099     0.849 r  crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.849    crc32_inserter_next_reg[12]
    SLICE_X9Y24          FDSE                                         r  crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X9Y24          FDSE                                         r  crc32_inserter_reg_reg[12]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X9Y24          FDSE (Hold_fdse_C_D)         0.092     0.647    crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3   storage_12_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y25  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X29Y25  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y22   eth_tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y26   eth_tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y22   eth_tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y24  eth_tx_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y32   eth_tx_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y23  liteethmaccrc32inserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y23  liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X29Y25  FDPE_8/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X29Y25  FDPE_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y22   eth_tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y26   eth_tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y22   eth_tx_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y24  eth_tx_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y23  liteethmaccrc32inserter_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y23  liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y26  liteethmacgap_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y24  liteethphymiitx_converter_converter_mux_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X9Y21   crc32_inserter_reg_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X9Y21   crc32_inserter_reg_reg[19]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X8Y21   crc32_inserter_reg_reg[27]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X9Y21   crc32_inserter_reg_reg[29]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X29Y25  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X29Y25  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X29Y25  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X29Y25  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y22   eth_tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y22   eth_tx_data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 2.575ns (29.164%)  route 6.254ns (70.836%))
  Logic Levels:           9  (CARRY4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        1.573     1.573    sys_clk
    SLICE_X50Y6          FDRE                                         r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.478     2.051 r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=4, routed)           0.972     3.023    p_0_in4_in[1]
    SLICE_X48Y5          LUT6 (Prop_lut6_I3_O)        0.301     3.324 r  bankmachine4_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.324    bankmachine4_state[1]_i_9_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.856 r  bankmachine4_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.856    bankmachine4_state_reg[1]_i_4_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.127 f  bankmachine4_state_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           1.046     5.173    netsoc_sdram_bankmachine4_row_hit
    SLICE_X47Y5          LUT5 (Prop_lut5_I1_O)        0.373     5.546 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=2, routed)           0.774     6.320    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.444 f  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=8, routed)           0.761     7.205    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.329 f  netsoc_sdram_twtrcon_count[2]_i_5/O
                         net (fo=7, routed)           0.627     7.956    netsoc_sdram_twtrcon_count[2]_i_5_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124     8.080 r  netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=18, routed)          0.941     9.021    netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I4_O)        0.124     9.145 r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.627     9.771    lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_cmd_buffer_valid_n_reg
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.895 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.508    10.403    lm32_cpu_n_177
    SLICE_X54Y9          FDRE                                         r  netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4424, routed)        1.453    11.453    sys_clk
    SLICE_X54Y9          FDRE                                         r  netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.532    
                         clock uncertainty           -0.057    11.476    
    SLICE_X54Y9          FDRE (Setup_fdre_C_CE)      -0.169    11.307    netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 2.575ns (29.164%)  route 6.254ns (70.836%))
  Logic Levels:           9  (CARRY4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        1.573     1.573    sys_clk
    SLICE_X50Y6          FDRE                                         r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.478     2.051 r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=4, routed)           0.972     3.023    p_0_in4_in[1]
    SLICE_X48Y5          LUT6 (Prop_lut6_I3_O)        0.301     3.324 r  bankmachine4_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.324    bankmachine4_state[1]_i_9_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.856 r  bankmachine4_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.856    bankmachine4_state_reg[1]_i_4_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.127 f  bankmachine4_state_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           1.046     5.173    netsoc_sdram_bankmachine4_row_hit
    SLICE_X47Y5          LUT5 (Prop_lut5_I1_O)        0.373     5.546 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=2, routed)           0.774     6.320    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.444 f  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=8, routed)           0.761     7.205    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.329 f  netsoc_sdram_twtrcon_count[2]_i_5/O
                         net (fo=7, routed)           0.627     7.956    netsoc_sdram_twtrcon_count[2]_i_5_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124     8.080 r  netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=18, routed)          0.941     9.021    netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I4_O)        0.124     9.145 r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.627     9.771    lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_cmd_buffer_valid_n_reg
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.895 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.508    10.403    lm32_cpu_n_177
    SLICE_X54Y9          FDRE                                         r  netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4424, routed)        1.453    11.453    sys_clk
    SLICE_X54Y9          FDRE                                         r  netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.532    
                         clock uncertainty           -0.057    11.476    
    SLICE_X54Y9          FDRE (Setup_fdre_C_CE)      -0.169    11.307    netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 2.575ns (29.419%)  route 6.178ns (70.581%))
  Logic Levels:           9  (CARRY4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        1.573     1.573    sys_clk
    SLICE_X50Y6          FDRE                                         r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.478     2.051 r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=4, routed)           0.972     3.023    p_0_in4_in[1]
    SLICE_X48Y5          LUT6 (Prop_lut6_I3_O)        0.301     3.324 r  bankmachine4_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.324    bankmachine4_state[1]_i_9_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.856 r  bankmachine4_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.856    bankmachine4_state_reg[1]_i_4_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.127 f  bankmachine4_state_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           1.046     5.173    netsoc_sdram_bankmachine4_row_hit
    SLICE_X47Y5          LUT5 (Prop_lut5_I1_O)        0.373     5.546 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=2, routed)           0.774     6.320    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.444 f  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=8, routed)           0.761     7.205    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.329 f  netsoc_sdram_twtrcon_count[2]_i_5/O
                         net (fo=7, routed)           0.627     7.956    netsoc_sdram_twtrcon_count[2]_i_5_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124     8.080 r  netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=18, routed)          1.061     9.141    netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X53Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.265 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.514     9.779    lm32_cpu/load_store_unit/netsoc_sdram_bankmachine7_cmd_buffer_valid_n_reg_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.903 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.423    10.326    lm32_cpu_n_157
    SLICE_X47Y13         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4424, routed)        1.446    11.446    sys_clk
    SLICE_X47Y13         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X47Y13         FDRE (Setup_fdre_C_CE)      -0.205    11.264    netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 2.575ns (29.419%)  route 6.178ns (70.581%))
  Logic Levels:           9  (CARRY4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        1.573     1.573    sys_clk
    SLICE_X50Y6          FDRE                                         r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.478     2.051 r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=4, routed)           0.972     3.023    p_0_in4_in[1]
    SLICE_X48Y5          LUT6 (Prop_lut6_I3_O)        0.301     3.324 r  bankmachine4_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.324    bankmachine4_state[1]_i_9_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.856 r  bankmachine4_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.856    bankmachine4_state_reg[1]_i_4_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.127 f  bankmachine4_state_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           1.046     5.173    netsoc_sdram_bankmachine4_row_hit
    SLICE_X47Y5          LUT5 (Prop_lut5_I1_O)        0.373     5.546 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=2, routed)           0.774     6.320    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.444 f  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=8, routed)           0.761     7.205    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.329 f  netsoc_sdram_twtrcon_count[2]_i_5/O
                         net (fo=7, routed)           0.627     7.956    netsoc_sdram_twtrcon_count[2]_i_5_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124     8.080 r  netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=18, routed)          1.061     9.141    netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X53Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.265 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.514     9.779    lm32_cpu/load_store_unit/netsoc_sdram_bankmachine7_cmd_buffer_valid_n_reg_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.903 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.423    10.326    lm32_cpu_n_157
    SLICE_X47Y13         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4424, routed)        1.446    11.446    sys_clk
    SLICE_X47Y13         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X47Y13         FDRE (Setup_fdre_C_CE)      -0.205    11.264    netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 2.575ns (29.419%)  route 6.178ns (70.581%))
  Logic Levels:           9  (CARRY4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        1.573     1.573    sys_clk
    SLICE_X50Y6          FDRE                                         r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.478     2.051 r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=4, routed)           0.972     3.023    p_0_in4_in[1]
    SLICE_X48Y5          LUT6 (Prop_lut6_I3_O)        0.301     3.324 r  bankmachine4_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.324    bankmachine4_state[1]_i_9_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.856 r  bankmachine4_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.856    bankmachine4_state_reg[1]_i_4_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.127 f  bankmachine4_state_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           1.046     5.173    netsoc_sdram_bankmachine4_row_hit
    SLICE_X47Y5          LUT5 (Prop_lut5_I1_O)        0.373     5.546 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=2, routed)           0.774     6.320    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.444 f  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=8, routed)           0.761     7.205    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.329 f  netsoc_sdram_twtrcon_count[2]_i_5/O
                         net (fo=7, routed)           0.627     7.956    netsoc_sdram_twtrcon_count[2]_i_5_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124     8.080 r  netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=18, routed)          1.061     9.141    netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X53Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.265 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.514     9.779    lm32_cpu/load_store_unit/netsoc_sdram_bankmachine7_cmd_buffer_valid_n_reg_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.903 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.423    10.326    lm32_cpu_n_157
    SLICE_X47Y13         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4424, routed)        1.446    11.446    sys_clk
    SLICE_X47Y13         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X47Y13         FDRE (Setup_fdre_C_CE)      -0.205    11.264    netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.753ns  (logic 2.575ns (29.419%)  route 6.178ns (70.581%))
  Logic Levels:           9  (CARRY4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        1.573     1.573    sys_clk
    SLICE_X50Y6          FDRE                                         r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.478     2.051 r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=4, routed)           0.972     3.023    p_0_in4_in[1]
    SLICE_X48Y5          LUT6 (Prop_lut6_I3_O)        0.301     3.324 r  bankmachine4_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.324    bankmachine4_state[1]_i_9_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.856 r  bankmachine4_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.856    bankmachine4_state_reg[1]_i_4_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.127 f  bankmachine4_state_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           1.046     5.173    netsoc_sdram_bankmachine4_row_hit
    SLICE_X47Y5          LUT5 (Prop_lut5_I1_O)        0.373     5.546 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=2, routed)           0.774     6.320    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.444 f  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=8, routed)           0.761     7.205    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.329 f  netsoc_sdram_twtrcon_count[2]_i_5/O
                         net (fo=7, routed)           0.627     7.956    netsoc_sdram_twtrcon_count[2]_i_5_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124     8.080 r  netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=18, routed)          1.061     9.141    netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X53Y14         LUT5 (Prop_lut5_I4_O)        0.124     9.265 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.514     9.779    lm32_cpu/load_store_unit/netsoc_sdram_bankmachine7_cmd_buffer_valid_n_reg_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.903 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.423    10.326    lm32_cpu_n_157
    SLICE_X47Y13         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4424, routed)        1.446    11.446    sys_clk
    SLICE_X47Y13         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X47Y13         FDRE (Setup_fdre_C_CE)      -0.205    11.264    netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.666ns  (logic 2.575ns (29.715%)  route 6.091ns (70.285%))
  Logic Levels:           9  (CARRY4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        1.573     1.573    sys_clk
    SLICE_X50Y6          FDRE                                         r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.478     2.051 r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=4, routed)           0.972     3.023    p_0_in4_in[1]
    SLICE_X48Y5          LUT6 (Prop_lut6_I3_O)        0.301     3.324 r  bankmachine4_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.324    bankmachine4_state[1]_i_9_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.856 r  bankmachine4_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.856    bankmachine4_state_reg[1]_i_4_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.127 f  bankmachine4_state_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           1.046     5.173    netsoc_sdram_bankmachine4_row_hit
    SLICE_X47Y5          LUT5 (Prop_lut5_I1_O)        0.373     5.546 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=2, routed)           0.774     6.320    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.444 f  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=8, routed)           0.761     7.205    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.329 f  netsoc_sdram_twtrcon_count[2]_i_5/O
                         net (fo=7, routed)           0.627     7.956    netsoc_sdram_twtrcon_count[2]_i_5_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124     8.080 r  netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=18, routed)          0.941     9.021    netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I4_O)        0.124     9.145 r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.627     9.771    lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_cmd_buffer_valid_n_reg
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.895 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.344    10.239    lm32_cpu_n_177
    SLICE_X53Y10         FDRE                                         r  netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4424, routed)        1.453    11.453    sys_clk
    SLICE_X53Y10         FDRE                                         r  netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.093    11.546    
                         clock uncertainty           -0.057    11.490    
    SLICE_X53Y10         FDRE (Setup_fdre_C_CE)      -0.205    11.285    netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.666ns  (logic 2.575ns (29.715%)  route 6.091ns (70.285%))
  Logic Levels:           9  (CARRY4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 11.453 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        1.573     1.573    sys_clk
    SLICE_X50Y6          FDRE                                         r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.478     2.051 r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=4, routed)           0.972     3.023    p_0_in4_in[1]
    SLICE_X48Y5          LUT6 (Prop_lut6_I3_O)        0.301     3.324 r  bankmachine4_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.324    bankmachine4_state[1]_i_9_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.856 r  bankmachine4_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.856    bankmachine4_state_reg[1]_i_4_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.127 f  bankmachine4_state_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           1.046     5.173    netsoc_sdram_bankmachine4_row_hit
    SLICE_X47Y5          LUT5 (Prop_lut5_I1_O)        0.373     5.546 r  netsoc_sdram_bandwidth_cmd_is_read_i_13/O
                         net (fo=2, routed)           0.774     6.320    netsoc_sdram_bandwidth_cmd_is_read_i_13_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.444 f  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=8, routed)           0.761     7.205    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.329 f  netsoc_sdram_twtrcon_count[2]_i_5/O
                         net (fo=7, routed)           0.627     7.956    netsoc_sdram_twtrcon_count[2]_i_5_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124     8.080 r  netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=18, routed)          0.941     9.021    netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I4_O)        0.124     9.145 r  netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.627     9.771    lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_cmd_buffer_valid_n_reg
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.895 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.344    10.239    lm32_cpu_n_177
    SLICE_X53Y10         FDRE                                         r  netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4424, routed)        1.453    11.453    sys_clk
    SLICE_X53Y10         FDRE                                         r  netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.093    11.546    
                         clock uncertainty           -0.057    11.490    
    SLICE_X53Y10         FDRE (Setup_fdre_C_CE)      -0.205    11.285    netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine3_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 2.532ns (29.283%)  route 6.115ns (70.717%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        1.568     1.568    sys_clk
    SLICE_X44Y8          FDRE                                         r  netsoc_sdram_bankmachine3_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  netsoc_sdram_bankmachine3_row_reg[5]/Q
                         net (fo=1, routed)           0.885     2.872    netsoc_sdram_bankmachine3_row_reg_n_0_[5]
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.299     3.171 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.171    bankmachine3_state[1]_i_8_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.721 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.721    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.992 f  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           0.877     4.869    netsoc_sdram_bankmachine3_row_hit
    SLICE_X45Y3          LUT5 (Prop_lut5_I1_O)        0.373     5.242 r  netsoc_sdram_choose_req_grant[2]_i_20/O
                         net (fo=2, routed)           0.792     6.034    netsoc_sdram_choose_req_grant[2]_i_20_n_0
    SLICE_X53Y3          LUT5 (Prop_lut5_I2_O)        0.124     6.158 f  netsoc_sdram_choose_req_grant[2]_i_8/O
                         net (fo=10, routed)          0.966     7.124    netsoc_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.248 f  netsoc_sdram_twtrcon_count[2]_i_6/O
                         net (fo=8, routed)           0.868     8.116    netsoc_sdram_twtrcon_count[2]_i_6_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.124     8.240 r  bankmachine3_state[3]_i_12/O
                         net (fo=1, routed)           0.778     9.017    bankmachine3_state[3]_i_12_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.141 f  bankmachine3_state[3]_i_8/O
                         net (fo=1, routed)           0.559     9.700    bankmachine3_state[3]_i_8_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.824 r  bankmachine3_state[3]_i_1/O
                         net (fo=4, routed)           0.391    10.215    bankmachine3_next_state
    SLICE_X43Y2          FDRE                                         r  bankmachine3_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4424, routed)        1.451    11.451    sys_clk
    SLICE_X43Y2          FDRE                                         r  bankmachine3_state_reg[2]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X43Y2          FDRE (Setup_fdre_C_CE)      -0.205    11.269    bankmachine3_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine3_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 2.532ns (29.283%)  route 6.115ns (70.717%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 11.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        1.568     1.568    sys_clk
    SLICE_X44Y8          FDRE                                         r  netsoc_sdram_bankmachine3_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  netsoc_sdram_bankmachine3_row_reg[5]/Q
                         net (fo=1, routed)           0.885     2.872    netsoc_sdram_bankmachine3_row_reg_n_0_[5]
    SLICE_X45Y8          LUT6 (Prop_lut6_I0_O)        0.299     3.171 r  bankmachine3_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.171    bankmachine3_state[1]_i_8_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.721 r  bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.721    bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.992 f  bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=5, routed)           0.877     4.869    netsoc_sdram_bankmachine3_row_hit
    SLICE_X45Y3          LUT5 (Prop_lut5_I1_O)        0.373     5.242 r  netsoc_sdram_choose_req_grant[2]_i_20/O
                         net (fo=2, routed)           0.792     6.034    netsoc_sdram_choose_req_grant[2]_i_20_n_0
    SLICE_X53Y3          LUT5 (Prop_lut5_I2_O)        0.124     6.158 f  netsoc_sdram_choose_req_grant[2]_i_8/O
                         net (fo=10, routed)          0.966     7.124    netsoc_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.248 f  netsoc_sdram_twtrcon_count[2]_i_6/O
                         net (fo=8, routed)           0.868     8.116    netsoc_sdram_twtrcon_count[2]_i_6_n_0
    SLICE_X53Y4          LUT5 (Prop_lut5_I2_O)        0.124     8.240 r  bankmachine3_state[3]_i_12/O
                         net (fo=1, routed)           0.778     9.017    bankmachine3_state[3]_i_12_n_0
    SLICE_X47Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.141 f  bankmachine3_state[3]_i_8/O
                         net (fo=1, routed)           0.559     9.700    bankmachine3_state[3]_i_8_n_0
    SLICE_X43Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.824 r  bankmachine3_state[3]_i_1/O
                         net (fo=4, routed)           0.391    10.215    bankmachine3_next_state
    SLICE_X43Y2          FDRE                                         r  bankmachine3_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4424, routed)        1.451    11.451    sys_clk
    SLICE_X43Y2          FDRE                                         r  bankmachine3_state_reg[3]/C
                         clock pessimism              0.079    11.530    
                         clock uncertainty           -0.057    11.474    
    SLICE_X43Y2          FDRE (Setup_fdre_C_CE)      -0.205    11.269    bankmachine3_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  1.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.564     0.564    sys_clk
    SLICE_X57Y54         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X56Y54         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.832     0.832    storage_1_reg_0_15_0_5/WCLK
    SLICE_X56Y54         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X56Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.564     0.564    sys_clk
    SLICE_X57Y54         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X56Y54         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.832     0.832    storage_1_reg_0_15_0_5/WCLK
    SLICE_X56Y54         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X56Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.564     0.564    sys_clk
    SLICE_X57Y54         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X56Y54         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.832     0.832    storage_1_reg_0_15_0_5/WCLK
    SLICE_X56Y54         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X56Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.564     0.564    sys_clk
    SLICE_X57Y54         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X56Y54         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.832     0.832    storage_1_reg_0_15_0_5/WCLK
    SLICE_X56Y54         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X56Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.564     0.564    sys_clk
    SLICE_X57Y54         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X56Y54         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.832     0.832    storage_1_reg_0_15_0_5/WCLK
    SLICE_X56Y54         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X56Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.564     0.564    sys_clk
    SLICE_X57Y54         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X56Y54         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.832     0.832    storage_1_reg_0_15_0_5/WCLK
    SLICE_X56Y54         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X56Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.564     0.564    sys_clk
    SLICE_X57Y54         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X56Y54         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.832     0.832    storage_1_reg_0_15_0_5/WCLK
    SLICE_X56Y54         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X56Y54         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.564     0.564    sys_clk
    SLICE_X57Y54         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X56Y54         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.832     0.832    storage_1_reg_0_15_0_5/WCLK
    SLICE_X56Y54         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X56Y54         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_phy_phase_accumulator_tx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_uart_phy_phase_accumulator_tx_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.367ns (84.427%)  route 0.068ns (15.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.569     0.569    sys_clk
    SLICE_X52Y49         FDRE                                         r  netsoc_uart_phy_phase_accumulator_tx_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  netsoc_uart_phy_phase_accumulator_tx_reg[13]/Q
                         net (fo=2, routed)           0.067     0.800    netsoc_uart_phy_phase_accumulator_tx[13]
    SLICE_X52Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.950 r  netsoc_uart_phy_phase_accumulator_tx_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.950    netsoc_uart_phy_phase_accumulator_tx_reg[15]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.003 r  netsoc_uart_phy_phase_accumulator_tx_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.003    netsoc_uart_phy_phase_accumulator_tx0[16]
    SLICE_X52Y50         FDRE                                         r  netsoc_uart_phy_phase_accumulator_tx_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.833     0.833    sys_clk
    SLICE_X52Y50         FDRE                                         r  netsoc_uart_phy_phase_accumulator_tx_reg[16]/C
                         clock pessimism              0.000     0.833    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     0.967    netsoc_uart_phy_phase_accumulator_tx_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 netsoc_uart_phy_phase_accumulator_rx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_uart_phy_phase_accumulator_rx_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.569     0.569    sys_clk
    SLICE_X53Y49         FDRE                                         r  netsoc_uart_phy_phase_accumulator_rx_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  netsoc_uart_phy_phase_accumulator_rx_reg[13]/Q
                         net (fo=2, routed)           0.067     0.777    netsoc_uart_phy_phase_accumulator_rx[13]
    SLICE_X53Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.924 r  netsoc_uart_phy_phase_accumulator_rx_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.924    netsoc_uart_phy_phase_accumulator_rx_reg[15]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.978 r  netsoc_uart_phy_phase_accumulator_rx_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.978    netsoc_uart_phy_phase_accumulator_rx0[16]
    SLICE_X53Y50         FDRE                                         r  netsoc_uart_phy_phase_accumulator_rx_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4424, routed)        0.833     0.833    sys_clk
    SLICE_X53Y50         FDRE                                         r  netsoc_uart_phy_phase_accumulator_rx_reg[16]/C
                         clock pessimism              0.000     0.833    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     0.938    netsoc_uart_phy_phase_accumulator_rx_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y14   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y15   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  memadr_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0   mem_grain0_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0   mem_grain0_1_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y38  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y38  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y38  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y38  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y38  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y38  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y38  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y38  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y41  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y41  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers_reg_r2_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers_reg_r2_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers_reg_r2_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers_reg_r2_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers_reg_r2_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers_reg_r2_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers_reg_r2_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y6   storage_3_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y6   storage_3_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.641ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y36         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     3.866    clk200_clk
    SLICE_X64Y36         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.866    
                         clock uncertainty           -0.125     3.742    
    SLICE_X64Y36         FDPE (Setup_fdpe_C_D)       -0.035     3.707    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.707    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.641    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.456ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X29Y24         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     2.552    eth_rx_clk
    SLICE_X29Y24         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.552    
                         clock uncertainty           -0.025     2.527    
    SLICE_X29Y24         FDPE (Setup_fdpe_C_D)       -0.005     2.522    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.522    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.456    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.456ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X29Y25         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.552     2.552    eth_tx_clk
    SLICE_X29Y25         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.552    
                         clock uncertainty           -0.025     2.527    
    SLICE_X29Y25         FDPE (Setup_fdpe_C_D)       -0.005     2.522    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.522    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.456    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.364ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y39         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4424, routed)        0.595     2.595    sys_clk
    SLICE_X64Y39         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.595    
                         clock uncertainty           -0.129     2.465    
    SLICE_X64Y39         FDPE (Setup_fdpe_C_D)       -0.035     2.430    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.430    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.364    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100     | cpu_reset        | FDPE           | -        |     0.122 (r) | FAST    |     2.082 (r) | SLOW    | pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.818 (r) | SLOW    |    -0.641 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     3.106 (r) | SLOW    |    -0.693 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.840 (r) | SLOW    |    -0.663 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     3.144 (r) | SLOW    |    -0.771 (r) | FAST    |            |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     4.909 (r) | SLOW    |    -0.932 (r) | FAST    |            |
sys_clk    | cpu_reset        | FDPE           | -        |     3.085 (r) | SLOW    |    -0.547 (r) | FAST    |            |
sys_clk    | eth_mdio         | FDRE           | -        |     2.508 (r) | SLOW    |    -0.370 (r) | FAST    |            |
sys_clk    | serial_rx        | FDRE           | -        |     4.425 (r) | SLOW    |    -1.258 (r) | FAST    |            |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.723 (r) | SLOW    |    -0.294 (r) | FAST    |            |
sys_clk    | user_btn0        | FDRE           | -        |     6.676 (r) | SLOW    |    -1.857 (r) | FAST    |            |
sys_clk    | user_btn1        | FDRE           | -        |     5.877 (r) | SLOW    |    -1.609 (r) | FAST    |            |
sys_clk    | user_btn2        | FDRE           | -        |     6.467 (r) | SLOW    |    -1.734 (r) | FAST    |            |
sys_clk    | user_btn3        | FDRE           | -        |     5.426 (r) | SLOW    |    -1.477 (r) | FAST    |            |
sys_clk    | user_sw0         | FDRE           | -        |     5.049 (r) | SLOW    |    -1.417 (r) | FAST    |            |
sys_clk    | user_sw1         | FDRE           | -        |     4.511 (r) | SLOW    |    -1.186 (r) | FAST    |            |
sys_clk    | user_sw2         | FDRE           | -        |     5.200 (r) | SLOW    |    -1.495 (r) | FAST    |            |
sys_clk    | user_sw3         | FDRE           | -        |     4.724 (r) | SLOW    |    -1.299 (r) | FAST    |            |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      8.576 (r) | SLOW    |      2.837 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      8.405 (r) | SLOW    |      2.770 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.779 (r) | SLOW    |      2.954 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      8.998 (r) | SLOW    |      3.037 (r) | FAST    |               |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.332 (r) | SLOW    |      2.728 (r) | FAST    |               |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.747 (r) | SLOW    |      1.664 (r) | FAST    |               |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.359 (r) | SLOW    |      1.943 (r) | FAST    |               |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.351 (r) | SLOW    |      1.936 (r) | FAST    |               |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.447 (r) | SLOW    |      1.535 (r) | FAST    |               |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.047 (r) | SLOW    |      1.796 (r) | FAST    |               |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.501 (r) | SLOW    |      2.017 (r) | FAST    |               |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.597 (r) | SLOW    |      1.602 (r) | FAST    |               |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.897 (r) | SLOW    |      1.732 (r) | FAST    |               |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.769 (r) | SLOW    |      1.719 (r) | FAST    |               |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.082 (r) | SLOW    |      1.823 (r) | FAST    |               |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.307 (r) | SLOW    |      1.517 (r) | FAST    |               |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.909 (r) | SLOW    |      1.769 (r) | FAST    |               |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.154 (r) | SLOW    |      1.455 (r) | FAST    |               |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.929 (r) | SLOW    |      1.771 (r) | FAST    |               |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.304 (r) | SLOW    |      1.536 (r) | FAST    |               |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      7.069 (r) | SLOW    |      1.825 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.208 (r) | SLOW    |      1.858 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.467 (r) | SLOW    |      1.551 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.209 (r) | SLOW    |      1.866 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.468 (r) | SLOW    |      1.546 (r) | FAST    |               |
sys_clk    | eth_mdc          | FDRE           | -     |      9.950 (r) | SLOW    |      3.335 (r) | FAST    |               |
sys_clk    | eth_mdio         | FDRE           | -     |     10.000 (r) | SLOW    |      2.975 (r) | FAST    |               |
sys_clk    | eth_rst_n        | FDRE           | -     |      9.886 (r) | SLOW    |      2.691 (r) | FAST    |               |
sys_clk    | serial_tx        | FDSE           | -     |     10.658 (r) | SLOW    |      3.609 (r) | FAST    |               |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     10.603 (r) | SLOW    |      3.305 (r) | FAST    |               |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.519 (r) | SLOW    |      3.259 (r) | FAST    |               |
sys_clk    | user_led0        | FDRE           | -     |      8.143 (r) | SLOW    |      2.516 (r) | FAST    |               |
sys_clk    | user_led1        | FDRE           | -     |      8.133 (r) | SLOW    |      2.473 (r) | FAST    |               |
sys_clk    | user_led2        | FDRE           | -     |     10.058 (r) | SLOW    |      3.484 (r) | FAST    |               |
sys_clk    | user_led3        | FDRE           | -     |     10.269 (r) | SLOW    |      3.574 (r) | FAST    |               |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.418 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.272 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.305 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         9.957 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.600 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.647 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.764 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.096 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.503 ns
Ideal Clock Offset to Actual Clock: -1.893 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.818 (r) | SLOW    | -0.641 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.106 (r) | SLOW    | -0.693 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.840 (r) | SLOW    | -0.663 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.144 (r) | SLOW    | -0.771 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.144 (r) | SLOW    | -0.641 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.348 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.747 (r) | SLOW    |   1.664 (r) | FAST    |    0.593 |
ddram_dq[1]        |   7.359 (r) | SLOW    |   1.943 (r) | FAST    |    1.205 |
ddram_dq[2]        |   7.351 (r) | SLOW    |   1.936 (r) | FAST    |    1.198 |
ddram_dq[3]        |   6.447 (r) | SLOW    |   1.535 (r) | FAST    |    0.293 |
ddram_dq[4]        |   7.047 (r) | SLOW    |   1.796 (r) | FAST    |    0.893 |
ddram_dq[5]        |   7.501 (r) | SLOW    |   2.017 (r) | FAST    |    1.348 |
ddram_dq[6]        |   6.597 (r) | SLOW    |   1.602 (r) | FAST    |    0.443 |
ddram_dq[7]        |   6.897 (r) | SLOW    |   1.732 (r) | FAST    |    0.743 |
ddram_dq[8]        |   6.769 (r) | SLOW    |   1.719 (r) | FAST    |    0.615 |
ddram_dq[9]        |   7.082 (r) | SLOW    |   1.823 (r) | FAST    |    0.928 |
ddram_dq[10]       |   6.307 (r) | SLOW    |   1.517 (r) | FAST    |    0.153 |
ddram_dq[11]       |   6.909 (r) | SLOW    |   1.769 (r) | FAST    |    0.755 |
ddram_dq[12]       |   6.154 (r) | SLOW    |   1.455 (r) | FAST    |    0.000 |
ddram_dq[13]       |   6.929 (r) | SLOW    |   1.771 (r) | FAST    |    0.776 |
ddram_dq[14]       |   6.304 (r) | SLOW    |   1.536 (r) | FAST    |    0.150 |
ddram_dq[15]       |   7.069 (r) | SLOW    |   1.825 (r) | FAST    |    0.916 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.501 (r) | SLOW    |   1.455 (r) | FAST    |    1.348 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.743 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.208 (r) | SLOW    |   1.858 (r) | FAST    |    0.742 |
ddram_dqs_n[1]     |   6.467 (r) | SLOW    |   1.551 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.209 (r) | SLOW    |   1.866 (r) | FAST    |    0.743 |
ddram_dqs_p[1]     |   6.468 (r) | SLOW    |   1.546 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.209 (r) | SLOW    |   1.546 (r) | FAST    |    0.743 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.593 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   8.576 (r) | SLOW    |   2.837 (r) | FAST    |    0.171 |
eth_tx_data[1]     |   8.405 (r) | SLOW    |   2.770 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   8.779 (r) | SLOW    |   2.954 (r) | FAST    |    0.374 |
eth_tx_data[3]     |   8.998 (r) | SLOW    |   3.037 (r) | FAST    |    0.593 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.998 (r) | SLOW    |   2.770 (r) | FAST    |    0.593 |
-------------------+-------------+---------+-------------+---------+----------+




