// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
// Date        : Sat Jan  1 02:56:52 2022
// Host        : AW13R3 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               v:/srcs/sources/bd/zxnexys/ip/zxnexys_zxrtc_0_0/zxnexys_zxrtc_0_0_sim_netlist.v
// Design      : zxnexys_zxrtc_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "zxnexys_zxrtc_0_0,rtcc_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "rtcc_wrapper,Vivado 2021.2" *) 
(* NotValidForBitStream *)
module zxnexys_zxrtc_0_0
   (clk_peripheral,
    iic_rtcc_scl_i,
    iic_rtcc_scl_o,
    iic_rtcc_scl_t,
    iic_rtcc_sda_i,
    iic_rtcc_sda_o,
    iic_rtcc_sda_t,
    reset,
    scl_i,
    scl_o,
    sda_i,
    sda_o);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_peripheral CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_peripheral, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zxnexys_zxclock_0_0_clk_peripheral, INSERT_VIP 0" *) input clk_peripheral;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_I" *) input iic_rtcc_scl_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_O" *) output iic_rtcc_scl_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_T" *) output iic_rtcc_scl_t;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_I" *) input iic_rtcc_sda_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_O" *) output iic_rtcc_sda_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_T" *) output iic_rtcc_sda_t;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input reset;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc scl_out" *) input scl_i;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc scl_in" *) output scl_o;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc sda_out" *) input sda_i;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc sda_in" *) output sda_o;

  wire \<const0> ;
  wire clk_peripheral;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire reset;
  wire scl_i;
  wire sda_i;
  wire sda_o;

  assign iic_rtcc_scl_o = \<const0> ;
  assign iic_rtcc_sda_o = \<const0> ;
  assign scl_o = scl_i;
  GND GND
       (.G(\<const0> ));
  zxnexys_zxrtc_0_0_rtcc_wrapper inst
       (.clk_peripheral(clk_peripheral),
        .iic_rtcc_scl_i(iic_rtcc_scl_i),
        .iic_rtcc_scl_t(iic_rtcc_scl_t),
        .iic_rtcc_sda_i(iic_rtcc_sda_i),
        .iic_rtcc_sda_t(iic_rtcc_sda_t),
        .reset(reset),
        .scl_i(scl_i),
        .sda_i(sda_i),
        .sda_o(sda_o));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zxnexys_zxrtc_0_0_SRL_FIFO
   (Rc_Data_Exists,
    Rc_fifo_data,
    D,
    \Addr_Counters[3].FDRE_I_0 ,
    \Addr_Counters[1].FDRE_I_0 ,
    Bus2IIC_Reset,
    D_0,
    s_axi_aclk,
    \FIFO_RAM[0].SRL16E_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    Q,
    Rc_fifo_rd,
    Rc_fifo_rd_d,
    Rc_fifo_wr_d,
    Rc_fifo_wr);
  output Rc_Data_Exists;
  output [0:7]Rc_fifo_data;
  output [1:0]D;
  output \Addr_Counters[3].FDRE_I_0 ;
  output \Addr_Counters[1].FDRE_I_0 ;
  input Bus2IIC_Reset;
  input D_0;
  input s_axi_aclk;
  input [7:0]\FIFO_RAM[0].SRL16E_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input [3:0]Q;
  input Rc_fifo_rd;
  input Rc_fifo_rd_d;
  input Rc_fifo_wr_d;
  input Rc_fifo_wr;

  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ;
  wire \Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[3].FDRE_I_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1__1_n_0 ;
  wire Bus2IIC_Reset;
  wire CI;
  wire [1:0]D;
  wire D_0;
  wire [7:0]\FIFO_RAM[0].SRL16E_I_0 ;
  wire [3:0]Q;
  wire \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ;
  wire Rc_Data_Exists;
  wire [0:3]Rc_addr;
  wire [0:7]Rc_fifo_data;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr_d;
  wire S;
  wire S0_out;
  wire S1_out;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire s_axi_aclk;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_3),
        .Q(Rc_addr[0]),
        .R(Bus2IIC_Reset));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],Rc_addr[2],Rc_addr[1],Rc_addr[0]}),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1__1_n_0 ,S0_out,S1_out,S}));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[0].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[0]),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFF7FFF00000000)) 
    \Addr_Counters[0].MUXCY_L_I_i_2__0 
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .I4(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I5(\Addr_Counters[0].MUXCY_L_I_1 ),
        .O(CI));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \Addr_Counters[0].MUXCY_L_I_i_3__1 
       (.I0(Rc_fifo_wr_d),
        .I1(Rc_fifo_wr),
        .I2(Rc_addr[0]),
        .I3(Rc_addr[3]),
        .I4(Rc_addr[2]),
        .I5(Rc_addr[1]),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_2),
        .Q(Rc_addr[1]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[1].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[1]),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_1),
        .Q(Rc_addr[2]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[2].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[2]),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_0),
        .Q(Rc_addr[3]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[3].XORCY_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[3]),
        .O(\Addr_Counters[3].XORCY_I_i_1__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D_0),
        .Q(Rc_Data_Exists),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Data_Exists_DFF_i_2__0
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .O(\Addr_Counters[1].FDRE_I_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [7]),
        .Q(Rc_fifo_data[0]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [6]),
        .Q(Rc_fifo_data[1]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[2].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [5]),
        .Q(Rc_fifo_data[2]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[3].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [4]),
        .Q(Rc_fifo_data[3]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[4].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [3]),
        .Q(Rc_fifo_data[4]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[5].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [2]),
        .Q(Rc_fifo_data[5]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[6].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [1]),
        .Q(Rc_fifo_data[6]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[7].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [0]),
        .Q(Rc_fifo_data[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF6FF6FFFF)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_2 
       (.I0(Rc_addr[3]),
        .I1(Q[3]),
        .I2(Rc_addr[0]),
        .I3(Q[0]),
        .I4(Rc_Data_Exists),
        .I5(\RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ),
        .O(\Addr_Counters[3].FDRE_I_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_3 
       (.I0(Rc_addr[1]),
        .I1(Q[1]),
        .I2(Rc_addr[2]),
        .I3(Q[2]),
        .O(\RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sr_i[1]_i_1 
       (.I0(Rc_Data_Exists),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sr_i[2]_i_1 
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zxnexys_zxrtc_0_0_SRL_FIFO_6
   (Tx_data_exists_sgl,
    Tx_fifo_data_0,
    \Addr_Counters[1].FDRE_I_0 ,
    \FIFO_RAM[0].SRL16E_I_0 ,
    rdCntrFrmTxFifo0,
    Data_Exists_DFF_0,
    p_0_in,
    \FIFO_RAM[7].SRL16E_I_0 ,
    Tx_fifo_rst,
    s_axi_aclk,
    s_axi_wdata,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    dynamic_MSMS,
    callingReadAccess,
    earlyAckHdr,
    rdCntrFrmTxFifo,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    Tx_fifo_wr_d,
    Tx_fifo_wr,
    shift_reg_ld,
    \data_int_reg[0] );
  output Tx_data_exists_sgl;
  output [7:0]Tx_fifo_data_0;
  output [0:0]\Addr_Counters[1].FDRE_I_0 ;
  output \FIFO_RAM[0].SRL16E_I_0 ;
  output rdCntrFrmTxFifo0;
  output Data_Exists_DFF_0;
  output p_0_in;
  output [0:0]\FIFO_RAM[7].SRL16E_I_0 ;
  input Tx_fifo_rst;
  input s_axi_aclk;
  input [7:0]s_axi_wdata;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input [0:1]dynamic_MSMS;
  input callingReadAccess;
  input earlyAckHdr;
  input rdCntrFrmTxFifo;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input Tx_fifo_wr_d;
  input Tx_fifo_wr;
  input shift_reg_ld;
  input \data_int_reg[0] ;

  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ;
  wire [0:0]\Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1__0_n_0 ;
  wire CI;
  wire D;
  wire Data_Exists_DFF_0;
  wire \FIFO_GEN_DTR.dtre_i_i_2_n_0 ;
  wire \FIFO_RAM[0].SRL16E_I_0 ;
  wire [0:0]\FIFO_RAM[7].SRL16E_I_0 ;
  wire S;
  wire S0_out;
  wire S1_out;
  wire [3:0]Tx_addr_0;
  wire Tx_data_exists_sgl;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire callingReadAccess;
  wire \data_int_reg[0] ;
  wire [0:1]dynamic_MSMS;
  wire earlyAckHdr;
  wire p_0_in;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire s_axi_aclk;
  wire [7:0]s_axi_wdata;
  wire shift_reg_ld;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_3),
        .Q(Tx_addr_0[3]),
        .R(Tx_fifo_rst));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],Tx_addr_0[1],Tx_addr_0[2],Tx_addr_0[3]}),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1__0_n_0 ,S0_out,S1_out,S}));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[0].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[3]),
        .O(S));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \Addr_Counters[0].MUXCY_L_I_i_2__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[0].MUXCY_L_I_1 ),
        .I2(Tx_addr_0[2]),
        .I3(Tx_addr_0[0]),
        .I4(Tx_addr_0[3]),
        .I5(Tx_addr_0[1]),
        .O(CI));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \Addr_Counters[0].MUXCY_L_I_i_3__0 
       (.I0(Tx_addr_0[1]),
        .I1(Tx_addr_0[3]),
        .I2(Tx_addr_0[0]),
        .I3(Tx_addr_0[2]),
        .I4(Tx_fifo_wr_d),
        .I5(Tx_fifo_wr),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_2),
        .Q(Tx_addr_0[2]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[1].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[2]),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_1),
        .Q(Tx_addr_0[1]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[2].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[1]),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_0),
        .Q(Tx_addr_0[0]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[3].XORCY_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[0]),
        .O(\Addr_Counters[3].XORCY_I_i_1__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Tx_data_exists_sgl),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'hFFF20202)) 
    Data_Exists_DFF_i_1__0
       (.I0(Tx_fifo_wr),
        .I1(Tx_fifo_wr_d),
        .I2(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .I3(\Addr_Counters[0].MUXCY_L_I_1 ),
        .I4(Tx_data_exists_sgl),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \FIFO_GEN_DTR.IIC2Bus_IntrEvent[7]_i_1 
       (.I0(Tx_addr_0[0]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h555555D5)) 
    \FIFO_GEN_DTR.dtre_i_i_1 
       (.I0(Tx_data_exists_sgl),
        .I1(Tx_fifo_data_0[0]),
        .I2(dynamic_MSMS[1]),
        .I3(dynamic_MSMS[0]),
        .I4(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .O(Data_Exists_DFF_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FIFO_GEN_DTR.dtre_i_i_2 
       (.I0(Tx_addr_0[2]),
        .I1(Tx_addr_0[0]),
        .I2(Tx_addr_0[3]),
        .I3(Tx_addr_0[1]),
        .O(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[7]),
        .Q(Tx_fifo_data_0[7]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[6]),
        .Q(Tx_fifo_data_0[6]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[2].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[5]),
        .Q(Tx_fifo_data_0[5]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[3].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[4]),
        .Q(Tx_fifo_data_0[4]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[4].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[3]),
        .Q(Tx_fifo_data_0[3]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[5].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[2]),
        .Q(Tx_fifo_data_0[2]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[6].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[1]),
        .Q(Tx_fifo_data_0[1]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[7].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[0]),
        .Q(Tx_fifo_data_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h10FFFFFF)) 
    \cr_i[5]_i_2 
       (.I0(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .I1(dynamic_MSMS[0]),
        .I2(Tx_fifo_data_0[0]),
        .I3(Tx_data_exists_sgl),
        .I4(dynamic_MSMS[1]),
        .O(\FIFO_RAM[0].SRL16E_I_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[0]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(shift_reg_ld),
        .I2(\data_int_reg[0] ),
        .O(\FIFO_RAM[7].SRL16E_I_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    rdCntrFrmTxFifo_i_1
       (.I0(Data_Exists_DFF_0),
        .I1(callingReadAccess),
        .I2(earlyAckHdr),
        .O(rdCntrFrmTxFifo0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sr_i[3]_i_1 
       (.I0(Tx_addr_0[2]),
        .I1(Tx_addr_0[0]),
        .I2(Tx_addr_0[3]),
        .I3(Tx_addr_0[1]),
        .O(\Addr_Counters[1].FDRE_I_0 ));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0
   (Data_Exists_DFF_0,
    dynamic_MSMS,
    \FIFO_RAM[1].SRL16E_I_0 ,
    \Addr_Counters[1].FDRE_I_0 ,
    Tx_fifo_rst,
    D,
    s_axi_aclk,
    ctrlFifoDin,
    rdCntrFrmTxFifo,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    \cr_i_reg[2] );
  output Data_Exists_DFF_0;
  output [0:1]dynamic_MSMS;
  output \FIFO_RAM[1].SRL16E_I_0 ;
  output \Addr_Counters[1].FDRE_I_0 ;
  input Tx_fifo_rst;
  input D;
  input s_axi_aclk;
  input [0:1]ctrlFifoDin;
  input rdCntrFrmTxFifo;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input \cr_i_reg[2] ;

  wire \Addr_Counters[0].FDRE_I_n_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3_n_0 ;
  wire \Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[1].FDRE_I_n_0 ;
  wire \Addr_Counters[2].FDRE_I_n_0 ;
  wire \Addr_Counters[3].FDRE_I_n_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1_n_0 ;
  wire CI;
  wire D;
  wire Data_Exists_DFF_0;
  wire \FIFO_RAM[1].SRL16E_I_0 ;
  wire S;
  wire S0_out;
  wire S1_out;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire \cr_i_reg[2] ;
  wire [0:1]ctrlFifoDin;
  wire [0:1]dynamic_MSMS;
  wire rdCntrFrmTxFifo;
  wire s_axi_aclk;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_3),
        .Q(\Addr_Counters[0].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],\Addr_Counters[2].FDRE_I_n_0 ,\Addr_Counters[1].FDRE_I_n_0 ,\Addr_Counters[0].FDRE_I_n_0 }),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1_n_0 ,S0_out,S1_out,S}));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[0].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[0].FDRE_I_n_0 ),
        .O(S));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \Addr_Counters[0].MUXCY_L_I_i_2 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[3].FDRE_I_n_0 ),
        .I3(\Addr_Counters[1].FDRE_I_n_0 ),
        .I4(\Addr_Counters[0].FDRE_I_n_0 ),
        .I5(\Addr_Counters[0].MUXCY_L_I_1 ),
        .O(CI));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Addr_Counters[0].MUXCY_L_I_i_3 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[3].FDRE_I_n_0 ),
        .I4(\Addr_Counters[1].FDRE_I_n_0 ),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_2),
        .Q(\Addr_Counters[1].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[1].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[1].FDRE_I_n_0 ),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_1),
        .Q(\Addr_Counters[2].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[2].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[2].FDRE_I_n_0 ),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_0),
        .Q(\Addr_Counters[3].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[3].XORCY_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[3].FDRE_I_n_0 ),
        .O(\Addr_Counters[3].XORCY_I_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Data_Exists_DFF_0),
        .R(Tx_fifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Data_Exists_DFF_i_3
       (.I0(\Addr_Counters[1].FDRE_I_n_0 ),
        .I1(\Addr_Counters[3].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[2].FDRE_I_n_0 ),
        .O(\Addr_Counters[1].FDRE_I_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(ctrlFifoDin[0]),
        .Q(dynamic_MSMS[0]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(ctrlFifoDin[1]),
        .Q(dynamic_MSMS[1]));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \cr_i[2]_i_2 
       (.I0(dynamic_MSMS[1]),
        .I1(\cr_i_reg[2] ),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .O(\FIFO_RAM[1].SRL16E_I_0 ));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module zxnexys_zxrtc_0_0_address_decoder
   (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ,
    Bus_RNW_reg_reg_0,
    is_write_reg,
    is_read_reg,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    D,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    Q,
    s_axi_aclk,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ,
    s_axi_aresetn,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_arready_INST_0_0,
    s_axi_wdata,
    \cr_i_reg[2] ,
    \cr_i_reg[2]_0 ,
    firstDynStartSeen,
    \cr_i_reg[2]_1 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1] ,
    \s_axi_rdata_i_reg[1]_0 ,
    \s_axi_rdata_i_reg[1]_1 ,
    \s_axi_rdata_i_reg[2] ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7] ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3] ,
    \s_axi_rdata_i_reg[3]_0 ,
    \s_axi_rdata_i_reg[3]_1 ,
    \s_axi_rdata_i_reg[0] ,
    \s_axi_rdata_i_reg[0]_0 ,
    p_1_in16_in,
    \s_axi_rdata_i_reg[4] ,
    p_1_in7_in,
    \s_axi_rdata_i_reg[5] ,
    p_1_in4_in,
    \s_axi_rdata_i_reg[6] ,
    p_1_in1_in,
    \s_axi_rdata_i_reg[7]_0 ,
    p_1_in,
    \GPO_GEN.gpo_i_reg[31] ,
    AXI_IP2Bus_WrAck2_reg);
  output \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ;
  output Bus_RNW_reg_reg_0;
  output is_write_reg;
  output is_read_reg;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [7:0]D;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input Q;
  input s_axi_aclk;
  input [4:0]\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ;
  input s_axi_aresetn;
  input \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [3:0]s_axi_arready_INST_0_0;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input [1:0]\cr_i_reg[2]_0 ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_1 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input \s_axi_rdata_i_reg[1] ;
  input \s_axi_rdata_i_reg[1]_0 ;
  input \s_axi_rdata_i_reg[1]_1 ;
  input \s_axi_rdata_i_reg[2] ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7] ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3] ;
  input \s_axi_rdata_i_reg[3]_0 ;
  input \s_axi_rdata_i_reg[3]_1 ;
  input \s_axi_rdata_i_reg[0] ;
  input \s_axi_rdata_i_reg[0]_0 ;
  input p_1_in16_in;
  input \s_axi_rdata_i_reg[4] ;
  input p_1_in7_in;
  input \s_axi_rdata_i_reg[5] ;
  input p_1_in4_in;
  input \s_axi_rdata_i_reg[6] ;
  input p_1_in1_in;
  input \s_axi_rdata_i_reg[7]_0 ;
  input p_1_in;
  input \GPO_GEN.gpo_i_reg[31] ;
  input AXI_IP2Bus_WrAck2_reg;

  wire [2:0]AXI_Bus2IP_CS;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire AXI_IP2Bus_WrAck2_reg;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg_i_1_n_0;
  wire Bus_RNW_reg_reg_0;
  wire [7:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ;
  wire \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ;
  wire [4:0]\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ;
  wire \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ;
  wire \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ;
  wire Q;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_14;
  wire ce_expnd_i_15;
  wire ce_expnd_i_16;
  wire ce_expnd_i_17;
  wire ce_expnd_i_24;
  wire ce_expnd_i_26;
  wire ce_expnd_i_6;
  wire ce_expnd_i_7;
  wire ce_expnd_i_8;
  wire ce_expnd_i_9;
  wire [0:0]\cr_i_reg[2] ;
  wire [1:0]\cr_i_reg[2]_0 ;
  wire \cr_i_reg[2]_1 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire cs_ce_clr;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_14_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_1_in_0;
  wire p_24_in;
  wire p_6_in;
  wire p_7_in;
  wire p_8_in;
  wire p_9_in;
  wire pselect_hit_i_2;
  wire reset_trig0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [3:0]s_axi_arready_INST_0_0;
  wire \s_axi_rdata_i[1]_i_5_n_0 ;
  wire \s_axi_rdata_i[3]_i_2_n_0 ;
  wire \s_axi_rdata_i[7]_i_3_n_0 ;
  wire \s_axi_rdata_i[7]_i_4_n_0 ;
  wire \s_axi_rdata_i[7]_i_5_n_0 ;
  wire \s_axi_rdata_i[7]_i_8_n_0 ;
  wire \s_axi_rdata_i_reg[0] ;
  wire \s_axi_rdata_i_reg[0]_0 ;
  wire \s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[1]_0 ;
  wire \s_axi_rdata_i_reg[1]_1 ;
  wire \s_axi_rdata_i_reg[2] ;
  wire \s_axi_rdata_i_reg[3] ;
  wire \s_axi_rdata_i_reg[3]_0 ;
  wire \s_axi_rdata_i_reg[3]_1 ;
  wire \s_axi_rdata_i_reg[4] ;
  wire \s_axi_rdata_i_reg[5] ;
  wire \s_axi_rdata_i_reg[6] ;
  wire [7:0]\s_axi_rdata_i_reg[7] ;
  wire \s_axi_rdata_i_reg[7]_0 ;
  wire [4:0]s_axi_wdata;
  wire s_axi_wready_INST_0_i_1_n_0;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    AXI_IP2Bus_RdAck2_i_1
       (.I0(p_18_in),
        .I1(AXI_Bus2IP_CS[2]),
        .I2(AXI_Bus2IP_CS[0]),
        .I3(AXI_IP2Bus_WrAck2_reg),
        .O(AXI_IP2Bus_RdAck20));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    AXI_IP2Bus_WrAck2_i_1
       (.I0(p_18_in),
        .I1(AXI_Bus2IP_CS[2]),
        .I2(AXI_Bus2IP_CS[0]),
        .I3(AXI_IP2Bus_WrAck2_reg),
        .O(AXI_IP2Bus_WrAck20));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(AXI_IP2Bus_WrAck2_reg),
        .I1(Q),
        .I2(Bus_RNW_reg_reg_0),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FIFO_GEN_DTR.Tx_fifo_wr_i_1 
       (.I0(p_15_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .O(ce_expnd_i_24));
  FDRE \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_24),
        .Q(p_24_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(\MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ));
  FDRE \GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ),
        .Q(p_18_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(ce_expnd_i_17));
  FDRE \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_17),
        .Q(p_17_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(ce_expnd_i_16));
  FDRE \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_16),
        .Q(p_16_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .O(ce_expnd_i_15));
  FDRE \GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_15),
        .Q(p_15_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .O(ce_expnd_i_14));
  FDRE \GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_14),
        .Q(p_14_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_9));
  FDRE \GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_9),
        .Q(p_9_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .O(ce_expnd_i_8));
  FDRE \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_8),
        .Q(p_8_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_7));
  FDRE \GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_7),
        .Q(p_7_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_6));
  FDRE \GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_6),
        .Q(p_6_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .O(ce_expnd_i_1));
  FDRE \GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_1),
        .Q(p_1_in_0),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hFB)) 
    \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1 
       (.I0(is_write_reg),
        .I1(s_axi_aresetn),
        .I2(is_read_reg),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_0));
  FDRE \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_26));
  FDRE \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_26),
        .Q(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GPO_GEN.gpo_i[31]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(p_8_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\GPO_GEN.gpo_i_reg[31] ),
        .O(\WDATA_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(pselect_hit_i_2));
  FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(pselect_hit_i_2),
        .Q(AXI_Bus2IP_CS[2]),
        .R(cs_ce_clr));
  FDRE \MEM_DECODE_GEN[2].cs_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .Q(AXI_Bus2IP_CS[0]),
        .R(cs_ce_clr));
  LUT2 #(
    .INIT(4'h8)) 
    \RD_FIFO_CNTRL.Rc_fifo_rd_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(p_14_in),
        .O(Bus2IIC_RdCE));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1 
       (.I0(p_9_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cr_i[0]_i_1 
       (.I0(p_17_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[6]));
  LUT6 #(
    .INIT(64'h8B888B888BBB8B88)) 
    \cr_i[2]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(Bus2IIC_WrCE[6]),
        .I2(\cr_i_reg[2] ),
        .I3(\cr_i_reg[2]_0 [1]),
        .I4(firstDynStartSeen),
        .I5(\cr_i_reg[2]_1 ),
        .O(\WDATA_reg[5] [1]));
  LUT6 #(
    .INIT(64'h08080808FBFBFB08)) 
    \cr_i[4]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(p_17_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\cr_i_reg[2]_0 [0]),
        .I4(cr_txModeSelect_set),
        .I5(cr_txModeSelect_clr),
        .O(\WDATA_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ip_irpt_enable_reg[7]_i_2 
       (.I0(p_24_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h32)) 
    irpt_wrack_d1_i_1
       (.I0(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I1(Bus_RNW_reg_reg_0),
        .I2(p_24_in),
        .O(irpt_wrack));
  LUT2 #(
    .INIT(4'h2)) 
    reset_trig_i_1
       (.I0(sw_rst_cond),
        .I1(sw_rst_cond_d1),
        .O(reset_trig0));
  LUT4 #(
    .INIT(16'h4F44)) 
    s_axi_arready_INST_0
       (.I0(s_axi_wready_INST_0_i_1_n_0),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ),
        .I2(AXI_IP2Bus_RdAck1),
        .I3(AXI_IP2Bus_RdAck2),
        .O(is_read_reg));
  LUT6 #(
    .INIT(64'hFFF888F888F888F8)) 
    \s_axi_rdata_i[0]_i_1 
       (.I0(\s_axi_rdata_i_reg[0] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(\s_axi_rdata_i_reg[0]_0 ),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \s_axi_rdata_i[1]_i_1 
       (.I0(\s_axi_rdata_i_reg[1] ),
        .I1(\s_axi_rdata_i_reg[1]_0 ),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\s_axi_rdata_i_reg[1]_1 ),
        .I4(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I5(\s_axi_rdata_i[1]_i_5_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hF0800080)) 
    \s_axi_rdata_i[1]_i_5 
       (.I0(\s_axi_rdata_i_reg[7] [1]),
        .I1(p_24_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I4(p_1_in16_in),
        .O(\s_axi_rdata_i[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[2]_i_1 
       (.I0(\s_axi_rdata_i_reg[2] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in13_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    \s_axi_rdata_i[3]_i_1 
       (.I0(\s_axi_rdata_i[3]_i_2_n_0 ),
        .I1(p_1_in10_in),
        .I2(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I3(Bus_RNW_reg_reg_0),
        .I4(p_24_in),
        .I5(\s_axi_rdata_i_reg[7] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAAA0200AAAA8A88)) 
    \s_axi_rdata_i[3]_i_2 
       (.I0(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I3(\s_axi_rdata_i_reg[3] ),
        .I4(\s_axi_rdata_i_reg[3]_0 ),
        .I5(\s_axi_rdata_i_reg[3]_1 ),
        .O(\s_axi_rdata_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[4]_i_1 
       (.I0(\s_axi_rdata_i_reg[4] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in7_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[5]_i_1 
       (.I0(\s_axi_rdata_i_reg[5] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in4_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[6]_i_1 
       (.I0(\s_axi_rdata_i_reg[6] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in1_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[7]_i_1 
       (.I0(\s_axi_rdata_i_reg[7]_0 ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \s_axi_rdata_i[7]_i_3 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\s_axi_rdata_i[7]_i_8_n_0 ),
        .I2(p_17_in),
        .I3(p_1_in_0),
        .I4(p_9_in),
        .I5(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .O(\s_axi_rdata_i[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \s_axi_rdata_i[7]_i_4 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .O(\s_axi_rdata_i[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rdata_i[7]_i_5 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(p_24_in),
        .O(\s_axi_rdata_i[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_axi_rdata_i[7]_i_8 
       (.I0(p_15_in),
        .I1(p_7_in),
        .I2(p_6_in),
        .I3(p_8_in),
        .I4(p_14_in),
        .I5(p_16_in),
        .O(\s_axi_rdata_i[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    s_axi_wready_INST_0
       (.I0(s_axi_wready_INST_0_i_1_n_0),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ),
        .I2(AXI_IP2Bus_WrAck1),
        .I3(AXI_IP2Bus_WrAck2),
        .O(is_write_reg));
  LUT4 #(
    .INIT(16'hFFEF)) 
    s_axi_wready_INST_0_i_1
       (.I0(s_axi_arready_INST_0_0[1]),
        .I1(s_axi_arready_INST_0_0[0]),
        .I2(s_axi_arready_INST_0_0[3]),
        .I3(s_axi_arready_INST_0_0[2]),
        .O(s_axi_wready_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    sw_rst_cond_d1_i_1
       (.I0(s_axi_wdata[0]),
        .I1(Bus_RNW_reg_reg_0),
        .I2(p_18_in),
        .I3(s_axi_wdata[1]),
        .I4(s_axi_wdata[2]),
        .I5(s_axi_wdata[3]),
        .O(sw_rst_cond));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_thddat_i[8]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tlow_i[8]_i_1 
       (.I0(p_1_in_0),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tsusta_i[8]_i_1 
       (.I0(p_7_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tsusto_i[8]_i_1 
       (.I0(p_6_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[2]));
endmodule

(* ORIG_REF_NAME = "axi_controller" *) 
module zxnexys_zxrtc_0_0_axi_controller
   (BREADY_reg,
    s_axi_awvalid,
    s_axi_wvalid,
    RREADY_reg,
    s_axi_arvalid,
    wr_en,
    rd_en,
    Q,
    \AWADDR_reg[8] ,
    \WDATA_reg[9] ,
    \ARADDR_reg[8] ,
    \wr_data_reg[13]_0 ,
    \timeout_reg[13]_0 ,
    clk_peripheral,
    dout,
    wr_ack,
    reset,
    D,
    s_axi_bvalid,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_arready,
    empty);
  output BREADY_reg;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output RREADY_reg;
  output s_axi_arvalid;
  output wr_en;
  output rd_en;
  output [5:0]Q;
  output [4:0]\AWADDR_reg[8] ;
  output [9:0]\WDATA_reg[9] ;
  output [4:0]\ARADDR_reg[8] ;
  output [13:0]\wr_data_reg[13]_0 ;
  input \timeout_reg[13]_0 ;
  input clk_peripheral;
  input [14:0]dout;
  input wr_ack;
  input reset;
  input [7:0]D;
  input s_axi_bvalid;
  input s_axi_wready;
  input s_axi_rvalid;
  input s_axi_arready;
  input empty;

  wire [4:0]\ARADDR_reg[8] ;
  wire [4:0]\AWADDR_reg[8] ;
  wire BREADY_reg;
  wire [7:0]D;
  wire \FSM_sequential_cState[0]_i_10_n_0 ;
  wire \FSM_sequential_cState[0]_i_14_n_0 ;
  wire \FSM_sequential_cState[0]_i_2_n_0 ;
  wire \FSM_sequential_cState[0]_i_3_n_0 ;
  wire \FSM_sequential_cState[0]_i_6_n_0 ;
  wire \FSM_sequential_cState[0]_i_7_n_0 ;
  wire \FSM_sequential_cState[0]_i_8_n_0 ;
  wire \FSM_sequential_cState[0]_i_9_n_0 ;
  wire \FSM_sequential_cState[1]_i_3_n_0 ;
  wire \FSM_sequential_cState[1]_i_7_n_0 ;
  wire \FSM_sequential_cState[2]_i_4_n_0 ;
  wire \FSM_sequential_cState[2]_i_6_n_0 ;
  wire \FSM_sequential_cState[2]_i_7_n_0 ;
  wire \FSM_sequential_cState[2]_i_8_n_0 ;
  wire \FSM_sequential_cState[2]_i_9_n_0 ;
  wire \FSM_sequential_cState[3]_i_6_n_0 ;
  wire \FSM_sequential_cState[4]_i_2_n_0 ;
  wire \FSM_sequential_cState[4]_i_3_n_0 ;
  wire \FSM_sequential_cState[5]_i_3_n_0 ;
  wire \FSM_sequential_cState[5]_i_4_n_0 ;
  wire \FSM_sequential_cState[5]_i_5_n_0 ;
  wire \FSM_sequential_cState[5]_i_6_n_0 ;
  wire \FSM_sequential_cState[5]_i_7_n_0 ;
  wire \FSM_sequential_cState[5]_i_8_n_0 ;
  wire [5:0]Q;
  wire RREADY_reg;
  wire [9:0]\WDATA_reg[9] ;
  wire clk_peripheral;
  wire [14:0]dout;
  wire empty;
  wire [13:1]in18;
  wire [7:3]p_0_in;
  wire [13:0]p_1_in;
  wire rd_en;
  wire rd_en_i_1_n_0;
  wire rd_en_i_2_n_0;
  wire read_n_12;
  wire read_n_2;
  wire reset;
  wire [8:2]rtc_addro;
  wire \rtc_addro[8]_i_1_n_0 ;
  wire [8:2]rtc_addro_1;
  wire \rtc_data[7]_i_2_n_0 ;
  wire [9:0]rtc_dato;
  wire \rtc_dato[0]_i_2_n_0 ;
  wire \rtc_dato[1]_i_2_n_0 ;
  wire \rtc_dato[1]_i_3_n_0 ;
  wire \rtc_dato[2]_i_2_n_0 ;
  wire \rtc_dato[2]_i_3_n_0 ;
  wire \rtc_dato[3]_i_2_n_0 ;
  wire \rtc_dato[3]_i_3_n_0 ;
  wire \rtc_dato[4]_i_2_n_0 ;
  wire \rtc_dato[5]_i_2_n_0 ;
  wire \rtc_dato[5]_i_3_n_0 ;
  wire \rtc_dato[6]_i_2_n_0 ;
  wire \rtc_dato[6]_i_3_n_0 ;
  wire \rtc_dato[9]_i_1_n_0 ;
  wire [9:0]rtc_dato_0;
  wire rtc_rd_ack;
  wire rtc_rd_en_i_1_n_0;
  wire rtc_rd_en_i_2_n_0;
  wire rtc_rd_en_i_3_n_0;
  wire rtc_rd_en_reg_n_0;
  wire rtc_ready_i_3_n_0;
  wire rtc_ready_reg_n_0;
  wire rtc_rw;
  wire rtc_rw_reg_n_0;
  wire rtc_wr_ack;
  wire rtc_wr_en_i_1_n_0;
  wire rtc_wr_en_i_2_n_0;
  wire rtc_wr_en_i_3_n_0;
  wire rtc_wr_en_reg_n_0;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [13:0]timeout;
  wire timeout0_carry__0_n_0;
  wire timeout0_carry__0_n_1;
  wire timeout0_carry__0_n_2;
  wire timeout0_carry__0_n_3;
  wire timeout0_carry__1_n_0;
  wire timeout0_carry__1_n_1;
  wire timeout0_carry__1_n_2;
  wire timeout0_carry__1_n_3;
  wire timeout0_carry_n_0;
  wire timeout0_carry_n_1;
  wire timeout0_carry_n_2;
  wire timeout0_carry_n_3;
  wire \timeout[0]_i_1_n_0 ;
  wire \timeout[13]_i_2_n_0 ;
  wire \timeout_reg[13]_0 ;
  wire wr_ack;
  wire [7:0]wr_data;
  wire \wr_data[13]_i_1_n_0 ;
  wire \wr_data[5]_i_2_n_0 ;
  wire \wr_data[6]_i_2_n_0 ;
  wire \wr_data[6]_i_3_n_0 ;
  wire \wr_data[6]_i_4_n_0 ;
  wire \wr_data[7]_i_2_n_0 ;
  wire [13:0]\wr_data_reg[13]_0 ;
  wire wr_en;
  wire wr_en_i_1_n_0;
  wire wr_en_i_2_n_0;
  wire write_n_10;
  wire write_n_11;
  wire write_n_4;
  wire write_n_5;
  wire write_n_6;
  wire write_n_7;
  wire write_n_8;
  wire write_n_9;
  wire [3:0]NLW_timeout0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_timeout0_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_cState[0]_i_10 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\FSM_sequential_cState[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_cState[0]_i_14 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\FSM_sequential_cState[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \FSM_sequential_cState[0]_i_2 
       (.I0(rtc_rw_reg_n_0),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\FSM_sequential_cState[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0DFF0DFF0DFFFF)) 
    \FSM_sequential_cState[0]_i_3 
       (.I0(\FSM_sequential_cState[0]_i_6_n_0 ),
        .I1(\FSM_sequential_cState[0]_i_7_n_0 ),
        .I2(Q[4]),
        .I3(\FSM_sequential_cState[0]_i_8_n_0 ),
        .I4(rtc_wr_en_reg_n_0),
        .I5(\FSM_sequential_cState[0]_i_9_n_0 ),
        .O(\FSM_sequential_cState[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFA3FFEFFFA0)) 
    \FSM_sequential_cState[0]_i_6 
       (.I0(rtc_wr_en_reg_n_0),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(empty),
        .O(\FSM_sequential_cState[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0535503053330030)) 
    \FSM_sequential_cState[0]_i_7 
       (.I0(rtc_rd_en_reg_n_0),
        .I1(rtc_wr_en_reg_n_0),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\FSM_sequential_cState[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000550D5555)) 
    \FSM_sequential_cState[0]_i_8 
       (.I0(rtc_wr_en_reg_n_0),
        .I1(Q[3]),
        .I2(rtc_rd_en_reg_n_0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\FSM_sequential_cState[0]_i_14_n_0 ),
        .O(\FSM_sequential_cState[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_cState[0]_i_9 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .O(\FSM_sequential_cState[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0070F0F00068D070)) 
    \FSM_sequential_cState[1]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\FSM_sequential_cState[2]_i_8_n_0 ),
        .O(\FSM_sequential_cState[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF9FFFFFFFFFFF)) 
    \FSM_sequential_cState[1]_i_7 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\FSM_sequential_cState[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04FF00FF00FF)) 
    \FSM_sequential_cState[2]_i_4 
       (.I0(\FSM_sequential_cState[2]_i_8_n_0 ),
        .I1(Q[3]),
        .I2(\FSM_sequential_cState[2]_i_9_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\FSM_sequential_cState[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_cState[2]_i_6 
       (.I0(Q[4]),
        .I1(Q[3]),
        .O(\FSM_sequential_cState[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[2]_i_7 
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(\FSM_sequential_cState[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_cState[2]_i_8 
       (.I0(rtc_rd_en_reg_n_0),
        .I1(rtc_ready_reg_n_0),
        .O(\FSM_sequential_cState[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_cState[2]_i_9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\FSM_sequential_cState[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[3]_i_6 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\FSM_sequential_cState[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[4]_i_2 
       (.I0(Q[0]),
        .I1(wr_ack),
        .O(\FSM_sequential_cState[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_cState[4]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(\FSM_sequential_cState[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0155555555555555)) 
    \FSM_sequential_cState[5]_i_3 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(wr_ack),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\FSM_sequential_cState[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \FSM_sequential_cState[5]_i_4 
       (.I0(\FSM_sequential_cState[5]_i_7_n_0 ),
        .I1(\FSM_sequential_cState[5]_i_8_n_0 ),
        .I2(timeout[7]),
        .I3(timeout[0]),
        .I4(timeout[1]),
        .I5(timeout[10]),
        .O(\FSM_sequential_cState[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \FSM_sequential_cState[5]_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\FSM_sequential_cState[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_sequential_cState[5]_i_6 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(rtc_ready_reg_n_0),
        .I3(rtc_rd_en_reg_n_0),
        .O(\FSM_sequential_cState[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_cState[5]_i_7 
       (.I0(timeout[2]),
        .I1(timeout[5]),
        .I2(timeout[13]),
        .I3(timeout[8]),
        .I4(timeout[12]),
        .I5(timeout[11]),
        .O(\FSM_sequential_cState[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_cState[5]_i_8 
       (.I0(timeout[3]),
        .I1(timeout[4]),
        .I2(timeout[6]),
        .I3(timeout[9]),
        .O(\FSM_sequential_cState[5]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_8),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(read_n_12),
        .Q(Q[1]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_7),
        .Q(Q[2]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_6),
        .Q(Q[3]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_5),
        .Q(Q[4]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_4),
        .Q(Q[5]));
  LUT6 #(
    .INIT(64'hFFFFFEE200000002)) 
    rd_en_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(rd_en_i_2_n_0),
        .I5(rd_en),
        .O(rd_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rd_en_i_2
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(rd_en_i_2_n_0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 fifo_read RD_EN" *) 
  FDRE rd_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rd_en_i_1_n_0),
        .Q(rd_en),
        .R(1'b0));
  zxnexys_zxrtc_0_0_read read
       (.\ARADDR_reg[8]_0 (\ARADDR_reg[8] ),
        .\ARADDR_reg[8]_1 ({rtc_addro[8],rtc_addro[6:5],rtc_addro[3:2]}),
        .D(wr_data),
        .\FSM_onehot_cState_reg[4]_0 (rtc_rd_ack),
        .\FSM_onehot_cState_reg[4]_1 (rtc_rd_en_reg_n_0),
        .\FSM_sequential_cState[1]_i_2_0 (rtc_rw_reg_n_0),
        .\FSM_sequential_cState[1]_i_5_0 (rtc_wr_ack),
        .\FSM_sequential_cState_reg[0] (read_n_12),
        .\FSM_sequential_cState_reg[1] (\FSM_sequential_cState[1]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[1]_0 (write_n_10),
        .\FSM_sequential_cState_reg[1]_1 (write_n_9),
        .\FSM_sequential_cState_reg[1]_2 (\FSM_sequential_cState[1]_i_7_n_0 ),
        .\FSM_sequential_cState_reg[1]_3 (\FSM_sequential_cState[5]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[1]_4 (write_n_11),
        .Q(Q),
        .RREADY_reg_0(RREADY_reg),
        .clk_peripheral(clk_peripheral),
        .\dato_reg[7]_0 (D),
        .p_1_in({p_1_in[13],p_1_in[10:9],p_1_in[7:0]}),
        .reset(reset),
        .rtc_ready_reg(read_n_2),
        .rtc_ready_reg_0(rtc_ready_i_3_n_0),
        .rtc_ready_reg_1(rtc_ready_reg_n_0),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_rvalid(s_axi_rvalid),
        .wr_ack(wr_ack),
        .\wr_data_reg[5] (\wr_data[5]_i_2_n_0 ),
        .\wr_data_reg[6] (\wr_data[6]_i_2_n_0 ),
        .\wr_data_reg[6]_0 (\wr_data[6]_i_3_n_0 ),
        .\wr_data_reg[6]_1 (\wr_data[6]_i_4_n_0 ),
        .\wr_data_reg[7] (\wr_data[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h000A4A84)) 
    \rtc_addro[2]_i_1 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(rtc_addro_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hCCF0F860)) 
    \rtc_addro[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(rtc_addro_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00B01011)) 
    \rtc_addro[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(rtc_addro_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00000110)) 
    \rtc_addro[6]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(rtc_addro_1[6]));
  LUT6 #(
    .INIT(64'h335F33FC00000000)) 
    \rtc_addro[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\rtc_addro[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEB)) 
    \rtc_addro[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(rtc_addro_1[8]));
  FDRE \rtc_addro_reg[2] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[2]),
        .Q(rtc_addro[2]),
        .R(1'b0));
  FDRE \rtc_addro_reg[3] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[3]),
        .Q(rtc_addro[3]),
        .R(1'b0));
  FDRE \rtc_addro_reg[5] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[5]),
        .Q(rtc_addro[5]),
        .R(1'b0));
  FDRE \rtc_addro_reg[6] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[6]),
        .Q(rtc_addro[6]),
        .R(1'b0));
  FDRE \rtc_addro_reg[8] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[8]),
        .Q(rtc_addro[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F4F0)) 
    \rtc_data[3]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[9]),
        .I2(dout[3]),
        .I3(dout[8]),
        .I4(dout[10]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \rtc_data[4]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[4]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hFBFF1000)) 
    \rtc_data[5]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hEBFB0000)) 
    \rtc_data[6]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hC8C8888D)) 
    \rtc_data[7]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[7]),
        .I2(dout[10]),
        .I3(dout[8]),
        .I4(dout[9]),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'hFE)) 
    \rtc_data[7]_i_2 
       (.I0(dout[13]),
        .I1(dout[11]),
        .I2(dout[12]),
        .O(\rtc_data[7]_i_2_n_0 ));
  FDRE \rtc_data_reg[0] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[0]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \rtc_data_reg[1] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[1]),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \rtc_data_reg[2] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[2]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \rtc_data_reg[3] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[3]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \rtc_data_reg[4] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[4]),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \rtc_data_reg[5] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[5]),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \rtc_data_reg[6] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[6]),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \rtc_data_reg[7] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[7]),
        .Q(p_1_in[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBEBEBEBEFFEAAAAA)) 
    \rtc_dato[0]_i_1 
       (.I0(\rtc_dato[0]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(p_1_in[8]),
        .I5(Q[1]),
        .O(rtc_dato_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFB888888)) 
    \rtc_dato[0]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(p_1_in[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\rtc_dato[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000022F2)) 
    \rtc_dato[1]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\rtc_dato[1]_i_2_n_0 ),
        .I4(Q[1]),
        .I5(\rtc_dato[1]_i_3_n_0 ),
        .O(rtc_dato_0[1]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F08F)) 
    \rtc_dato[1]_i_2 
       (.I0(p_1_in[8]),
        .I1(p_1_in[10]),
        .I2(p_1_in[9]),
        .I3(p_1_in[13]),
        .I4(p_1_in[11]),
        .I5(p_1_in[12]),
        .O(\rtc_dato[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8FF00F000FFF)) 
    \rtc_dato[1]_i_3 
       (.I0(Q[3]),
        .I1(p_1_in[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\rtc_dato[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0E680060FFFF0060)) 
    \rtc_dato[2]_i_1 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\rtc_dato[2]_i_2_n_0 ),
        .I5(\rtc_dato[2]_i_3_n_0 ),
        .O(rtc_dato_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFF1FC0)) 
    \rtc_dato[2]_i_2 
       (.I0(p_1_in[8]),
        .I1(\wr_data[6]_i_2_n_0 ),
        .I2(p_1_in[9]),
        .I3(p_1_in[10]),
        .I4(Q[1]),
        .O(\rtc_dato[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \rtc_dato[2]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(p_1_in[2]),
        .I3(Q[1]),
        .O(\rtc_dato[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h14FF14FF14FF1414)) 
    \rtc_dato[3]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(\rtc_dato[3]_i_2_n_0 ),
        .I4(Q[1]),
        .I5(\rtc_dato[3]_i_3_n_0 ),
        .O(rtc_dato_0[3]));
  LUT6 #(
    .INIT(64'h00007030000F0F0F)) 
    \rtc_dato[3]_i_2 
       (.I0(p_1_in[3]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(\rtc_dato[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h88778870)) 
    \rtc_dato[3]_i_3 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .O(\rtc_dato[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAF3FAF)) 
    \rtc_dato[4]_i_1 
       (.I0(\rtc_dato[4]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(p_1_in[4]),
        .I5(\rtc_dato[6]_i_3_n_0 ),
        .O(rtc_dato_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFF880070)) 
    \rtc_dato[4]_i_2 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .O(\rtc_dato[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEA0000000000)) 
    \rtc_dato[5]_i_1 
       (.I0(\rtc_dato[5]_i_2_n_0 ),
        .I1(p_1_in[5]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(rtc_dato_0[5]));
  LUT6 #(
    .INIT(64'h000000001E0F1E0E)) 
    \rtc_dato[5]_i_2 
       (.I0(p_1_in[12]),
        .I1(p_1_in[11]),
        .I2(p_1_in[13]),
        .I3(\rtc_dato[5]_i_3_n_0 ),
        .I4(p_1_in[8]),
        .I5(Q[1]),
        .O(\rtc_dato[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rtc_dato[5]_i_3 
       (.I0(p_1_in[9]),
        .I1(p_1_in[10]),
        .O(\rtc_dato[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CF5FFF5F)) 
    \rtc_dato[6]_i_1 
       (.I0(\rtc_dato[6]_i_2_n_0 ),
        .I1(p_1_in[6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\rtc_dato[6]_i_3_n_0 ),
        .O(rtc_dato_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h0015FFFF)) 
    \rtc_dato[6]_i_2 
       (.I0(p_1_in[12]),
        .I1(p_1_in[10]),
        .I2(p_1_in[9]),
        .I3(p_1_in[11]),
        .I4(p_1_in[13]),
        .O(\rtc_dato[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \rtc_dato[6]_i_3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\rtc_dato[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8008888A8A88888)) 
    \rtc_dato[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(p_1_in[7]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(rtc_dato_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAA00AA80)) 
    \rtc_dato[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[2]),
        .O(rtc_dato_0[8]));
  LUT6 #(
    .INIT(64'h0F0B366600000000)) 
    \rtc_dato[9]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(\rtc_dato[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    \rtc_dato[9]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(rtc_dato_0[9]));
  FDRE \rtc_dato_reg[0] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[0]),
        .Q(rtc_dato[0]),
        .R(1'b0));
  FDRE \rtc_dato_reg[1] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[1]),
        .Q(rtc_dato[1]),
        .R(1'b0));
  FDRE \rtc_dato_reg[2] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[2]),
        .Q(rtc_dato[2]),
        .R(1'b0));
  FDRE \rtc_dato_reg[3] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[3]),
        .Q(rtc_dato[3]),
        .R(1'b0));
  FDRE \rtc_dato_reg[4] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[4]),
        .Q(rtc_dato[4]),
        .R(1'b0));
  FDRE \rtc_dato_reg[5] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[5]),
        .Q(rtc_dato[5]),
        .R(1'b0));
  FDRE \rtc_dato_reg[6] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[6]),
        .Q(rtc_dato[6]),
        .R(1'b0));
  FDRE \rtc_dato_reg[7] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[7]),
        .Q(rtc_dato[7]),
        .R(1'b0));
  FDRE \rtc_dato_reg[8] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[8]),
        .Q(rtc_dato[8]),
        .R(1'b0));
  FDRE \rtc_dato_reg[9] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[9]),
        .Q(rtc_dato[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0444FFFF04440000)) 
    rtc_rd_en_i_1
       (.I0(rtc_rd_en_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(rtc_rd_en_i_3_n_0),
        .I5(rtc_rd_en_reg_n_0),
        .O(rtc_rd_en_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rtc_rd_en_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(rtc_rd_en_i_2_n_0));
  LUT6 #(
    .INIT(64'hEE04EE45EB08FB8B)) 
    rtc_rd_en_i_3
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(rtc_rd_en_i_3_n_0));
  FDRE rtc_rd_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_rd_en_i_1_n_0),
        .Q(rtc_rd_en_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100502000100102)) 
    rtc_ready_i_3
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(rtc_ready_i_3_n_0));
  FDRE rtc_ready_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(read_n_2),
        .Q(rtc_ready_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rtc_reg[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(rtc_rw));
  FDRE \rtc_reg_reg[0] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[8]),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \rtc_reg_reg[1] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[9]),
        .Q(p_1_in[9]),
        .R(1'b0));
  FDRE \rtc_reg_reg[2] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[10]),
        .Q(p_1_in[10]),
        .R(1'b0));
  FDRE \rtc_reg_reg[3] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[11]),
        .Q(p_1_in[11]),
        .R(1'b0));
  FDRE \rtc_reg_reg[4] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[12]),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \rtc_reg_reg[5] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[13]),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE rtc_rw_reg
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[14]),
        .Q(rtc_rw_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2E00FFFF2E000000)) 
    rtc_wr_en_i_1
       (.I0(rtc_wr_en_i_2_n_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(rtc_wr_en_i_3_n_0),
        .I5(rtc_wr_en_reg_n_0),
        .O(rtc_wr_en_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    rtc_wr_en_i_2
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(rtc_wr_en_i_2_n_0));
  LUT6 #(
    .INIT(64'hEABBFFFFBDFFEAAF)) 
    rtc_wr_en_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(rtc_wr_en_i_3_n_0));
  FDRE rtc_wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_wr_en_i_1_n_0),
        .Q(rtc_wr_en_reg_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry
       (.CI(1'b0),
        .CO({timeout0_carry_n_0,timeout0_carry_n_1,timeout0_carry_n_2,timeout0_carry_n_3}),
        .CYINIT(timeout[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[4:1]),
        .S(timeout[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__0
       (.CI(timeout0_carry_n_0),
        .CO({timeout0_carry__0_n_0,timeout0_carry__0_n_1,timeout0_carry__0_n_2,timeout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[8:5]),
        .S(timeout[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__1
       (.CI(timeout0_carry__0_n_0),
        .CO({timeout0_carry__1_n_0,timeout0_carry__1_n_1,timeout0_carry__1_n_2,timeout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[12:9]),
        .S(timeout[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__2
       (.CI(timeout0_carry__1_n_0),
        .CO(NLW_timeout0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_timeout0_carry__2_O_UNCONNECTED[3:1],in18[13]}),
        .S({1'b0,1'b0,1'b0,timeout[13]}));
  LUT1 #(
    .INIT(2'h1)) 
    \timeout[0]_i_1 
       (.I0(timeout[0]),
        .O(\timeout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101140010011400)) 
    \timeout[13]_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\timeout[13]_i_2_n_0 ));
  FDRE \timeout_reg[0] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(\timeout[0]_i_1_n_0 ),
        .Q(timeout[0]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[10] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[10]),
        .Q(timeout[10]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[11] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[11]),
        .Q(timeout[11]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[12] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[12]),
        .Q(timeout[12]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[13] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[13]),
        .Q(timeout[13]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[1] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[1]),
        .Q(timeout[1]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[2] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[2]),
        .Q(timeout[2]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[3] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[3]),
        .Q(timeout[3]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[4] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[4]),
        .Q(timeout[4]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[5] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[5]),
        .Q(timeout[5]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[6] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[6]),
        .Q(timeout[6]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[7] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[7]),
        .Q(timeout[7]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[8] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[8]),
        .Q(timeout[8]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[9] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[9]),
        .Q(timeout[9]),
        .R(\timeout_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h0000200020000000)) 
    \wr_data[13]_i_1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\wr_data[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \wr_data[5]_i_2 
       (.I0(p_1_in[8]),
        .I1(p_1_in[12]),
        .I2(p_1_in[11]),
        .I3(p_1_in[13]),
        .O(\wr_data[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wr_data[6]_i_2 
       (.I0(p_1_in[13]),
        .I1(p_1_in[11]),
        .I2(p_1_in[12]),
        .O(\wr_data[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \wr_data[6]_i_3 
       (.I0(p_1_in[9]),
        .I1(p_1_in[10]),
        .O(\wr_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \wr_data[6]_i_4 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .I5(p_1_in[8]),
        .O(\wr_data[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0015)) 
    \wr_data[7]_i_2 
       (.I0(p_1_in[11]),
        .I1(p_1_in[9]),
        .I2(p_1_in[10]),
        .I3(p_1_in[12]),
        .O(\wr_data[7]_i_2_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[0] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[0]),
        .Q(\wr_data_reg[13]_0 [0]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[10] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\wr_data_reg[13]_0 [10]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[11] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\wr_data_reg[13]_0 [11]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[12] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\wr_data_reg[13]_0 [12]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[13] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\wr_data_reg[13]_0 [13]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[1] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[1]),
        .Q(\wr_data_reg[13]_0 [1]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[2] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[2]),
        .Q(\wr_data_reg[13]_0 [2]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[3] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[3]),
        .Q(\wr_data_reg[13]_0 [3]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[4] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[4]),
        .Q(\wr_data_reg[13]_0 [4]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[5] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[5]),
        .Q(\wr_data_reg[13]_0 [5]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[6] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[6]),
        .Q(\wr_data_reg[13]_0 [6]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[7] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[7]),
        .Q(\wr_data_reg[13]_0 [7]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[8] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\wr_data_reg[13]_0 [8]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[9] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\wr_data_reg[13]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wr_en_i_1
       (.I0(Q[1]),
        .I1(wr_en_i_2_n_0),
        .I2(wr_en),
        .O(wr_en_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000148010001)) 
    wr_en_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(wr_en_i_2_n_0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN" *) 
  FDRE wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(wr_en_i_1_n_0),
        .Q(wr_en),
        .R(1'b0));
  zxnexys_zxrtc_0_0_write write
       (.\AWADDR_reg[8]_0 (\AWADDR_reg[8] ),
        .\AWADDR_reg[8]_1 ({rtc_addro[8],rtc_addro[6:5],rtc_addro[3:2]}),
        .BREADY_reg_0(BREADY_reg),
        .D({write_n_4,write_n_5,write_n_6,write_n_7,write_n_8}),
        .\FSM_onehot_cState_reg[4]_0 (write_n_10),
        .\FSM_onehot_cState_reg[4]_1 (rtc_wr_en_reg_n_0),
        .\FSM_sequential_cState[1]_i_5 (rtc_rw_reg_n_0),
        .\FSM_sequential_cState[3]_i_2_0 (\FSM_sequential_cState[3]_i_6_n_0 ),
        .\FSM_sequential_cState_reg[0] (\FSM_sequential_cState[0]_i_2_n_0 ),
        .\FSM_sequential_cState_reg[0]_0 (\FSM_sequential_cState[0]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[0]_1 (\FSM_sequential_cState[0]_i_10_n_0 ),
        .\FSM_sequential_cState_reg[1] (rtc_rd_ack),
        .\FSM_sequential_cState_reg[2] (\FSM_sequential_cState[2]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[2]_0 (\FSM_sequential_cState[5]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[2]_1 (\FSM_sequential_cState[2]_i_6_n_0 ),
        .\FSM_sequential_cState_reg[2]_2 (\FSM_sequential_cState[2]_i_7_n_0 ),
        .\FSM_sequential_cState_reg[4] (\FSM_sequential_cState[4]_i_2_n_0 ),
        .\FSM_sequential_cState_reg[4]_0 (\FSM_sequential_cState[4]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[5] (write_n_9),
        .\FSM_sequential_cState_reg[5]_0 (Q),
        .\FSM_sequential_cState_reg[5]_1 (\FSM_sequential_cState[5]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[5]_2 (\FSM_sequential_cState[5]_i_5_n_0 ),
        .\FSM_sequential_cState_reg[5]_3 (\FSM_sequential_cState[5]_i_6_n_0 ),
        .Q(rtc_wr_ack),
        .\WDATA_reg[9]_0 (\WDATA_reg[9] ),
        .\WDATA_reg[9]_1 (rtc_dato),
        .clk_peripheral(clk_peripheral),
        .reset(reset),
        .rtc_rw_reg(write_n_11),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .wr_ack(wr_ack));
endmodule

(* C_DEFAULT_VALUE = "8'b00000000" *) (* C_DISABLE_SETUP_VIOLATION_CHECK = "0" *) (* C_FAMILY = "artix7" *) 
(* C_GPO_WIDTH = "1" *) (* C_IIC_FREQ = "100000" *) (* C_SCL_INERTIAL_DELAY = "0" *) 
(* C_SDA_INERTIAL_DELAY = "0" *) (* C_SDA_LEVEL = "1" *) (* C_SMBUS_PMBUS_HOST = "0" *) 
(* C_STATIC_TIMING_REG_WIDTH = "0" *) (* C_S_AXI_ACLK_FREQ_HZ = "28000000" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TEN_BIT_ADR = "0" *) (* C_TIMING_REG_WIDTH = "32" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_iic" *) 
module zxnexys_zxrtc_0_0_axi_iic
   (s_axi_aclk,
    s_axi_aresetn,
    iic2intc_irpt,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sda_i,
    sda_o,
    sda_t,
    scl_i,
    scl_o,
    scl_t,
    gpo);
  input s_axi_aclk;
  input s_axi_aresetn;
  output iic2intc_irpt;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input sda_i;
  output sda_o;
  output sda_t;
  input scl_i;
  output scl_o;
  output scl_t;
  output [0:0]gpo;

  wire \<const0> ;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [7:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire scl_i;
  wire scl_t;
  wire sda_i;
  wire sda_t;

  assign gpo[0] = \<const0> ;
  assign iic2intc_irpt = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7:0] = \^s_axi_rdata [7:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign scl_o = \<const0> ;
  assign sda_o = \<const0> ;
  GND GND
       (.G(\<const0> ));
  zxnexys_zxrtc_0_0_iic X_IIC
       (.is_read_reg(s_axi_arready),
        .is_write_reg(s_axi_wready),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[6:5],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[6:5],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata(\^s_axi_rdata ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[9:0]),
        .s_axi_wvalid(s_axi_wvalid),
        .scl_i(scl_i),
        .scl_t(scl_t),
        .sda_i(sda_i),
        .sda_t(sda_t));
endmodule

(* ORIG_REF_NAME = "axi_ipif_ssp1" *) 
module zxnexys_zxrtc_0_0_axi_ipif_ssp1
   (Bus2IIC_Reset,
    Q,
    \RESET_FLOPS[3].RST_FLOPS ,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    is_write_reg,
    is_read_reg,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    \RESET_FLOPS[3].RST_FLOPS_0 ,
    ctrlFifoDin,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7 ,
    \s_axi_rdata_i[7]_i_6 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[6]_i_4 ,
    s_axi_aresetn,
    s_axi_wvalid,
    s_axi_awvalid,
    IIC2Bus_IntrEvent,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    Msms_set,
    \RD_FIFO_CNTRL.ro_prev_i_reg ,
    Tx_fifo_rst,
    \s_axi_rdata_i_reg[1] ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2 ,
    \s_axi_rdata_i_reg[2]_i_2 ,
    \s_axi_rdata_i_reg[3] ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0]_i_2 ,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output Bus2IIC_Reset;
  output [1:0]Q;
  output \RESET_FLOPS[3].RST_FLOPS ;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output is_write_reg;
  output is_read_reg;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output \RESET_FLOPS[3].RST_FLOPS_0 ;
  output [0:1]ctrlFifoDin;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7 ;
  input [5:0]\s_axi_rdata_i[7]_i_6 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [5:0]\s_axi_rdata_i[6]_i_4 ;
  input s_axi_aresetn;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input [6:0]IIC2Bus_IntrEvent;
  input [9:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input Msms_set;
  input \RD_FIFO_CNTRL.ro_prev_i_reg ;
  input Tx_fifo_rst;
  input [0:0]\s_axi_rdata_i_reg[1] ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  input \s_axi_rdata_i_reg[2]_i_2 ;
  input \s_axi_rdata_i_reg[3] ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0]_i_2 ;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire [10:10]AXI_Bus2IP_WrCE;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:0]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [6:0]Bus2IIC_WrCE;
  wire Dtre;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ;
  wire Msms_set;
  wire [1:0]Q;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg ;
  wire \RESET_FLOPS[3].RST_FLOPS ;
  wire \RESET_FLOPS[3].RST_FLOPS_0 ;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rst;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire X_INTERRUPT_CONTROL_n_0;
  wire X_INTERRUPT_CONTROL_n_15;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire [0:1]ctrlFifoDin;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_0_in0_in;
  wire p_0_in11_in;
  wire p_0_in14_in;
  wire p_0_in17_in;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire p_0_in8_in;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire reset_trig0;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire [5:0]\s_axi_rdata_i[6]_i_4 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7 ;
  wire \s_axi_rdata_i_reg[0]_i_2 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[2]_i_2 ;
  wire \s_axi_rdata_i_reg[3] ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [9:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  FDRE AXI_IP2Bus_RdAck1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_RdAck2),
        .Q(AXI_IP2Bus_RdAck1),
        .R(1'b0));
  FDRE AXI_IP2Bus_RdAck2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_RdAck20),
        .Q(AXI_IP2Bus_RdAck2),
        .R(1'b0));
  FDRE AXI_IP2Bus_WrAck1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_WrAck2),
        .Q(AXI_IP2Bus_WrAck1),
        .R(1'b0));
  FDRE AXI_IP2Bus_WrAck2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_WrAck20),
        .Q(AXI_IP2Bus_WrAck2),
        .R(1'b0));
  zxnexys_zxrtc_0_0_axi_lite_ipif AXI_LITE_IPIF_I
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .Dtre(Dtre),
        .E(AXI_Bus2IP_WrCE),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .Q(Q),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg(is_read_reg),
        .is_write_reg(is_write_reg),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .p_26_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4 (\s_axi_rdata_i[6]_i_4 ),
        .\s_axi_rdata_i[7]_i_6 (\s_axi_rdata_i[7]_i_6 ),
        .\s_axi_rdata_i[7]_i_6_0 (\s_axi_rdata_i[7]_i_6_0 ),
        .\s_axi_rdata_i[7]_i_7 (\s_axi_rdata_i[7]_i_7 ),
        .\s_axi_rdata_i_reg[0] (X_INTERRUPT_CONTROL_n_0),
        .\s_axi_rdata_i_reg[0]_i_2 (\s_axi_rdata_i_reg[0]_i_2 ),
        .\s_axi_rdata_i_reg[0]_i_2_0 (\s_axi_rdata_i_reg[0]_i_2_0 ),
        .\s_axi_rdata_i_reg[1] (\s_axi_rdata_i_reg[1] ),
        .\s_axi_rdata_i_reg[2]_i_2 (\s_axi_rdata_i_reg[2]_i_2 ),
        .\s_axi_rdata_i_reg[3] (\s_axi_rdata_i_reg[3] ),
        .\s_axi_rdata_i_reg[7] ({p_0_in17_in,p_0_in14_in,p_0_in11_in,p_0_in8_in,p_0_in5_in,p_0_in2_in,p_0_in0_in,X_INTERRUPT_CONTROL_n_15}),
        .\s_axi_rdata_i_reg[7]_i_2 (\s_axi_rdata_i_reg[7]_i_2 ),
        .\s_axi_rdata_i_reg[7]_i_2_0 (\s_axi_rdata_i_reg[7]_i_2_0 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid_i_reg),
        .s_axi_wdata({s_axi_wdata[5],s_axi_wdata[3:0]}),
        .s_axi_wvalid(s_axi_wvalid),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
  zxnexys_zxrtc_0_0_interrupt_control X_INTERRUPT_CONTROL
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .E(AXI_Bus2IP_WrCE),
        .\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 (X_INTERRUPT_CONTROL_n_0),
        .\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 (\s_axi_rdata_i[6]_i_4 [0]),
        .IIC2Bus_IntrEvent(IIC2Bus_IntrEvent),
        .Q({p_0_in17_in,p_0_in14_in,p_0_in11_in,p_0_in8_in,p_0_in5_in,p_0_in2_in,p_0_in0_in,X_INTERRUPT_CONTROL_n_15}),
        .SR(Bus2IIC_Reset),
        .irpt_wrack(irpt_wrack),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .p_26_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[7:0]));
  zxnexys_zxrtc_0_0_soft_reset X_SOFT_RESET
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Msms_set(Msms_set),
        .\RD_FIFO_CNTRL.ro_prev_i_reg (\RD_FIFO_CNTRL.ro_prev_i_reg ),
        .\RESET_FLOPS[3].RST_FLOPS_0 (\RESET_FLOPS[3].RST_FLOPS ),
        .\RESET_FLOPS[3].RST_FLOPS_1 (\RESET_FLOPS[3].RST_FLOPS_0 ),
        .Tx_fifo_rst(Tx_fifo_rst),
        .ctrlFifoDin(ctrlFifoDin),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata[9:8]),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module zxnexys_zxrtc_0_0_axi_lite_ipif
   (p_26_in,
    Bus_RNW_reg,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    Q,
    is_write_reg,
    is_read_reg,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    AXI_Bus2IP_Reset,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7 ,
    \s_axi_rdata_i[7]_i_6 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[6]_i_4 ,
    s_axi_aresetn,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    s_axi_wvalid,
    s_axi_awvalid,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1] ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7] ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2 ,
    \s_axi_rdata_i_reg[2]_i_2 ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3] ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0] ,
    p_1_in16_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    \s_axi_rdata_i_reg[0]_i_2 ,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output p_26_in;
  output Bus_RNW_reg;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output [1:0]Q;
  output is_write_reg;
  output is_read_reg;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input AXI_Bus2IP_Reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7 ;
  input [5:0]\s_axi_rdata_i[7]_i_6 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [5:0]\s_axi_rdata_i[6]_i_4 ;
  input s_axi_aresetn;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input [0:0]\s_axi_rdata_i_reg[1] ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7] ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  input \s_axi_rdata_i_reg[2]_i_2 ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3] ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0] ;
  input p_1_in16_in;
  input p_1_in7_in;
  input p_1_in4_in;
  input p_1_in1_in;
  input p_1_in;
  input \s_axi_rdata_i_reg[0]_i_2 ;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg;
  wire Dtre;
  wire [0:0]E;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [1:0]Q;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_26_in;
  wire reset_trig0;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire [5:0]\s_axi_rdata_i[6]_i_4 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7 ;
  wire \s_axi_rdata_i_reg[0] ;
  wire \s_axi_rdata_i_reg[0]_i_2 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[2]_i_2 ;
  wire \s_axi_rdata_i_reg[3] ;
  wire [7:0]\s_axi_rdata_i_reg[7] ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [4:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  zxnexys_zxrtc_0_0_slave_attachment I_SLAVE_ATTACHMENT
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg_reg(Bus_RNW_reg),
        .Dtre(Dtre),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] (p_26_in),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .Q(Q),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg_0(is_read_reg),
        .is_write_reg_0(is_write_reg),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4_0 (\s_axi_rdata_i[6]_i_4 ),
        .\s_axi_rdata_i[7]_i_6_0 (\s_axi_rdata_i[7]_i_6 ),
        .\s_axi_rdata_i[7]_i_6_1 (\s_axi_rdata_i[7]_i_6_0 ),
        .\s_axi_rdata_i[7]_i_7_0 (\s_axi_rdata_i[7]_i_7 ),
        .\s_axi_rdata_i_reg[0]_0 (\s_axi_rdata_i_reg[0] ),
        .\s_axi_rdata_i_reg[0]_i_2_0 (\s_axi_rdata_i_reg[0]_i_2 ),
        .\s_axi_rdata_i_reg[0]_i_2_1 (\s_axi_rdata_i_reg[0]_i_2_0 ),
        .\s_axi_rdata_i_reg[1]_0 (\s_axi_rdata_i_reg[1] ),
        .\s_axi_rdata_i_reg[2]_i_2_0 (\s_axi_rdata_i_reg[2]_i_2 ),
        .\s_axi_rdata_i_reg[3]_0 (\s_axi_rdata_i_reg[3] ),
        .\s_axi_rdata_i_reg[7]_0 (\s_axi_rdata_i_reg[7] ),
        .\s_axi_rdata_i_reg[7]_i_2_0 (\s_axi_rdata_i_reg[7]_i_2 ),
        .\s_axi_rdata_i_reg[7]_i_2_1 (\s_axi_rdata_i_reg[7]_i_2_0 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zxnexys_zxrtc_0_0_cdc_sync
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    sda_rin_d1,
    sda_i,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  input sda_rin_d1;
  input sda_i;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire sda_i;
  wire sda_rin_d1;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_i),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    detect_stop_i_3
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .I1(sda_rin_d1),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zxnexys_zxrtc_0_0_cdc_sync_10
   (scl_rising_edge0,
    scndry_out,
    D,
    scl_rin_d1,
    Q,
    scl_i,
    s_axi_aclk);
  output scl_rising_edge0;
  output scndry_out;
  output [0:0]D;
  input scl_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_scl_state[7]_i_1 
       (.I0(scndry_out),
        .I1(Q),
        .O(D));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_i),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    scl_rising_edge_i_1
       (.I0(scndry_out),
        .I1(scl_rin_d1),
        .O(scl_rising_edge0));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module zxnexys_zxrtc_0_0_debounce
   (scl_rising_edge0,
    scndry_out,
    D,
    scl_rin_d1,
    Q,
    scl_i,
    s_axi_aclk);
  output scl_rising_edge0;
  output scndry_out;
  output [0:0]D;
  input scl_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;

  zxnexys_zxrtc_0_0_cdc_sync_10 INPUT_DOUBLE_REGS
       (.D(D),
        .Q(Q),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scndry_out));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module zxnexys_zxrtc_0_0_debounce_9
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sda_rin_d1,
    sda_i,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input sda_rin_d1;
  input sda_i;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire s_axi_aclk;
  wire sda_i;
  wire sda_rin_d1;

  zxnexys_zxrtc_0_0_cdc_sync INPUT_DOUBLE_REGS
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .s_axi_aclk(s_axi_aclk),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
endmodule

(* ORIG_REF_NAME = "dynamic_master" *) 
module zxnexys_zxrtc_0_0_dynamic_master
   (callingReadAccess,
    rdCntrFrmTxFifo,
    rxCntDone,
    firstDynStartSeen,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    rdCntrFrmTxFifo_reg_0,
    callingReadAccess_reg_0,
    Tx_fifo_rst,
    ackDataState,
    s_axi_aclk,
    p_3_in,
    Tx_fifo_data_0,
    rdCntrFrmTxFifo0,
    earlyAckDataState,
    firstDynStartSeen_reg_0,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    earlyAckHdr);
  output callingReadAccess;
  output rdCntrFrmTxFifo;
  output rxCntDone;
  output firstDynStartSeen;
  output cr_txModeSelect_set;
  output cr_txModeSelect_clr;
  output rdCntrFrmTxFifo_reg_0;
  output callingReadAccess_reg_0;
  input Tx_fifo_rst;
  input ackDataState;
  input s_axi_aclk;
  input p_3_in;
  input [7:0]Tx_fifo_data_0;
  input rdCntrFrmTxFifo0;
  input earlyAckDataState;
  input firstDynStartSeen_reg_0;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input earlyAckHdr;

  wire Cr_txModeSelect_clr_i_1_n_0;
  wire Cr_txModeSelect_set_i_1_n_0;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire ackDataState;
  wire ackDataState_d1;
  wire callingReadAccess;
  wire callingReadAccess_reg_0;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire earlyAckDataState;
  wire earlyAckDataState_d1;
  wire earlyAckHdr;
  wire firstDynStartSeen;
  wire firstDynStartSeen_reg_0;
  wire [7:0]p_0_in__1;
  wire p_3_in;
  wire \rdByteCntr[0]_i_1_n_0 ;
  wire \rdByteCntr[0]_i_3_n_0 ;
  wire \rdByteCntr[0]_i_4_n_0 ;
  wire \rdByteCntr[2]_i_2_n_0 ;
  wire \rdByteCntr[3]_i_2_n_0 ;
  wire [0:7]rdByteCntr_reg;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire rdCntrFrmTxFifo_reg_0;
  wire rxCntDone;
  wire rxCntDone0;
  wire s_axi_aclk;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    Cr_txModeSelect_clr_i_1
       (.I0(callingReadAccess),
        .I1(firstDynStartSeen),
        .I2(earlyAckHdr),
        .I3(Tx_fifo_rst),
        .O(Cr_txModeSelect_clr_i_1_n_0));
  FDRE Cr_txModeSelect_clr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Cr_txModeSelect_clr_i_1_n_0),
        .Q(cr_txModeSelect_clr),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    Cr_txModeSelect_set_i_1
       (.I0(callingReadAccess),
        .I1(firstDynStartSeen),
        .I2(earlyAckHdr),
        .I3(Tx_fifo_rst),
        .O(Cr_txModeSelect_set_i_1_n_0));
  FDRE Cr_txModeSelect_set_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Cr_txModeSelect_set_i_1_n_0),
        .Q(cr_txModeSelect_set),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h45)) 
    Data_Exists_DFF_i_2__1
       (.I0(rdCntrFrmTxFifo),
        .I1(Tx_fifo_rd_d),
        .I2(Tx_fifo_rd),
        .O(rdCntrFrmTxFifo_reg_0));
  FDRE ackDataState_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ackDataState),
        .Q(ackDataState_d1),
        .R(Tx_fifo_rst));
  FDRE callingReadAccess_reg
       (.C(s_axi_aclk),
        .CE(p_3_in),
        .D(Tx_fifo_data_0[0]),
        .Q(callingReadAccess),
        .R(Tx_fifo_rst));
  FDRE earlyAckDataState_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(earlyAckDataState),
        .Q(earlyAckDataState_d1),
        .R(Tx_fifo_rst));
  FDRE firstDynStartSeen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(firstDynStartSeen_reg_0),
        .Q(firstDynStartSeen),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \rdByteCntr[0]_i_1 
       (.I0(rdCntrFrmTxFifo),
        .I1(earlyAckDataState_d1),
        .I2(earlyAckDataState),
        .I3(\rdByteCntr[0]_i_3_n_0 ),
        .O(\rdByteCntr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \rdByteCntr[0]_i_2 
       (.I0(Tx_fifo_data_0[7]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[1]),
        .I4(\rdByteCntr[0]_i_4_n_0 ),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdByteCntr[0]_i_3 
       (.I0(\rdByteCntr[2]_i_2_n_0 ),
        .I1(rdByteCntr_reg[1]),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[2]),
        .O(\rdByteCntr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdByteCntr[0]_i_4 
       (.I0(rdByteCntr_reg[2]),
        .I1(rdByteCntr_reg[4]),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[5]),
        .I5(rdByteCntr_reg[3]),
        .O(\rdByteCntr[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rdByteCntr[1]_i_1 
       (.I0(Tx_fifo_data_0[6]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[1]),
        .I3(\rdByteCntr[0]_i_4_n_0 ),
        .O(p_0_in__1[6]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[2]_i_1 
       (.I0(Tx_fifo_data_0[5]),
        .I1(rdCntrFrmTxFifo),
        .I2(\rdByteCntr[2]_i_2_n_0 ),
        .I3(rdByteCntr_reg[2]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdByteCntr[2]_i_2 
       (.I0(rdByteCntr_reg[3]),
        .I1(rdByteCntr_reg[5]),
        .I2(rdByteCntr_reg[6]),
        .I3(rdByteCntr_reg[7]),
        .I4(rdByteCntr_reg[4]),
        .O(\rdByteCntr[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[3]_i_1 
       (.I0(Tx_fifo_data_0[4]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[3]),
        .I3(\rdByteCntr[3]_i_2_n_0 ),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdByteCntr[3]_i_2 
       (.I0(rdByteCntr_reg[4]),
        .I1(rdByteCntr_reg[7]),
        .I2(rdByteCntr_reg[6]),
        .I3(rdByteCntr_reg[5]),
        .O(\rdByteCntr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \rdByteCntr[4]_i_1 
       (.I0(Tx_fifo_data_0[3]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[5]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[7]),
        .I5(rdByteCntr_reg[4]),
        .O(p_0_in__1[3]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \rdByteCntr[5]_i_1 
       (.I0(Tx_fifo_data_0[2]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[5]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[6]_i_1 
       (.I0(Tx_fifo_data_0[1]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rdByteCntr[7]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .O(p_0_in__1[0]));
  FDRE \rdByteCntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(rdByteCntr_reg[0]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(rdByteCntr_reg[1]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(rdByteCntr_reg[2]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(rdByteCntr_reg[3]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(rdByteCntr_reg[4]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(rdByteCntr_reg[5]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(rdByteCntr_reg[6]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(rdByteCntr_reg[7]),
        .R(Tx_fifo_rst));
  FDRE rdCntrFrmTxFifo_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdCntrFrmTxFifo0),
        .Q(rdCntrFrmTxFifo),
        .R(Tx_fifo_rst));
  LUT3 #(
    .INIT(8'h08)) 
    rxCntDone_i_1
       (.I0(callingReadAccess_reg_0),
        .I1(ackDataState),
        .I2(ackDataState_d1),
        .O(rxCntDone0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    rxCntDone_i_2
       (.I0(callingReadAccess),
        .I1(rdByteCntr_reg[2]),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[1]),
        .I4(\rdByteCntr[2]_i_2_n_0 ),
        .O(callingReadAccess_reg_0));
  FDRE rxCntDone_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rxCntDone0),
        .Q(rxCntDone),
        .R(Tx_fifo_rst));
endmodule

(* ORIG_REF_NAME = "filter" *) 
module zxnexys_zxrtc_0_0_filter
   (scl_rising_edge0,
    scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    D,
    scl_rin_d1,
    sda_rin_d1,
    Q,
    scl_i,
    s_axi_aclk,
    sda_i);
  output scl_rising_edge0;
  output scndry_out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output [0:0]D;
  input scl_rin_d1;
  input sda_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;
  input sda_i;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;
  wire sda_i;
  wire sda_rin_d1;

  zxnexys_zxrtc_0_0_debounce SCL_DEBOUNCE
       (.D(D),
        .Q(Q),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scndry_out));
  zxnexys_zxrtc_0_0_debounce_9 SDA_DEBOUNCE
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .s_axi_aclk(s_axi_aclk),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
endmodule

(* ORIG_REF_NAME = "iic" *) 
module zxnexys_zxrtc_0_0_iic
   (s_axi_rdata,
    is_write_reg,
    is_read_reg,
    sda_t,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    scl_t,
    s_axi_aclk,
    s_axi_wvalid,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_wdata,
    scl_i,
    sda_i,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_bready,
    s_axi_araddr,
    s_axi_awaddr);
  output [7:0]s_axi_rdata;
  output is_write_reg;
  output is_read_reg;
  output sda_t;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output scl_t;
  input s_axi_aclk;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input [9:0]s_axi_wdata;
  input scl_i;
  input sda_i;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_bready;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;

  wire Aas;
  wire Abgc;
  wire Al;
  wire Bb;
  wire [2:3]Bus2IIC_Addr;
  wire [3:3]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [0:17]Bus2IIC_WrCE;
  wire [0:8]\CLKCNT/q_int_reg ;
  wire [0:7]Cr;
  wire D;
  wire DYN_MASTER_I_n_6;
  wire DYN_MASTER_I_n_7;
  wire D_1;
  wire [0:7]Data_i2c;
  wire Dtre;
  wire FILTER_I_n_2;
  wire FILTER_I_n_4;
  wire [0:7]IIC2Bus_IntrEvent;
  wire IIC_CONTROL_I_n_26;
  wire IIC_CONTROL_I_n_27;
  wire IIC_CONTROL_I_n_28;
  wire IIC_CONTROL_I_n_8;
  wire Msms_set;
  wire New_rcv_dta;
  wire READ_FIFO_I_n_11;
  wire READ_FIFO_I_n_12;
  wire REG_INTERFACE_I_n_28;
  wire REG_INTERFACE_I_n_32;
  wire REG_INTERFACE_I_n_33;
  wire REG_INTERFACE_I_n_35;
  wire REG_INTERFACE_I_n_36;
  wire REG_INTERFACE_I_n_37;
  wire REG_INTERFACE_I_n_38;
  wire REG_INTERFACE_I_n_39;
  wire REG_INTERFACE_I_n_48;
  wire REG_INTERFACE_I_n_49;
  wire REG_INTERFACE_I_n_50;
  wire REG_INTERFACE_I_n_59;
  wire REG_INTERFACE_I_n_60;
  wire REG_INTERFACE_I_n_61;
  wire REG_INTERFACE_I_n_69;
  wire REG_INTERFACE_I_n_70;
  wire REG_INTERFACE_I_n_71;
  wire REG_INTERFACE_I_n_77;
  wire REG_INTERFACE_I_n_78;
  wire REG_INTERFACE_I_n_82;
  wire REG_INTERFACE_I_n_83;
  wire REG_INTERFACE_I_n_84;
  wire REG_INTERFACE_I_n_85;
  wire REG_INTERFACE_I_n_86;
  wire REG_INTERFACE_I_n_88;
  wire REG_INTERFACE_I_n_89;
  wire Rc_Data_Exists;
  wire [0:7]Rc_fifo_data;
  wire Rc_fifo_full;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr0;
  wire Rc_fifo_wr_d;
  wire Rdy_new_xmt;
  wire Ro_prev;
  wire Srw;
  wire [7:1]Timing_param_thddat;
  wire [7:1]Timing_param_tlow;
  wire [7:0]Timing_param_tsusta;
  wire [7:0]Timing_param_tsusto;
  wire Tx_data_exists_sgl;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_full;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire Tx_under_prev;
  wire Txer;
  wire WRITE_FIFO_CTRL_I_n_0;
  wire WRITE_FIFO_CTRL_I_n_3;
  wire WRITE_FIFO_CTRL_I_n_4;
  wire WRITE_FIFO_I_n_10;
  wire WRITE_FIFO_I_n_12;
  wire X_AXI_IPIF_SSP1_n_17;
  wire X_AXI_IPIF_SSP1_n_21;
  wire X_AXI_IPIF_SSP1_n_3;
  wire X_AXI_IPIF_SSP1_n_8;
  wire X_AXI_IPIF_SSP1_n_9;
  wire ackDataState;
  wire callingReadAccess;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire [0:1]ctrlFifoDin;
  wire [0:1]dynamic_MSMS;
  wire earlyAckDataState;
  wire earlyAckHdr;
  wire firstDynStartSeen;
  wire is_read_reg;
  wire is_write_reg;
  wire new_rcv_dta_d1;
  wire p_0_in;
  wire [6:6]p_0_out;
  wire p_1_in;
  wire p_1_in2_in;
  wire p_1_in3_in;
  wire p_1_in_0;
  wire [0:0]p_2_in__0;
  wire p_3_in;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire rxCntDone;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [9:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire scl_clean;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scl_t;
  wire sda_clean;
  wire sda_i;
  wire sda_rin_d1;
  wire sda_t;
  wire shift_reg_ld;
  wire [1:6]sr_i;

  zxnexys_zxrtc_0_0_dynamic_master DYN_MASTER_I
       (.Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .ackDataState(ackDataState),
        .callingReadAccess(callingReadAccess),
        .callingReadAccess_reg_0(DYN_MASTER_I_n_7),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .earlyAckDataState(earlyAckDataState),
        .earlyAckHdr(earlyAckHdr),
        .firstDynStartSeen(firstDynStartSeen),
        .firstDynStartSeen_reg_0(REG_INTERFACE_I_n_33),
        .p_3_in(p_3_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .rdCntrFrmTxFifo0(rdCntrFrmTxFifo0),
        .rdCntrFrmTxFifo_reg_0(DYN_MASTER_I_n_6),
        .rxCntDone(rxCntDone),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_filter FILTER_I
       (.D(FILTER_I_n_4),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (FILTER_I_n_2),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (sda_clean),
        .Q(IIC_CONTROL_I_n_27),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scl_clean),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
  zxnexys_zxrtc_0_0_iic_control IIC_CONTROL_I
       (.Aas(Aas),
        .Abgc(Abgc),
        .Bb(Bb),
        .D({Al,Txer,p_1_in,IIC_CONTROL_I_n_8}),
        .Dtre(Dtre),
        .E(Bus2IIC_WrCE[0]),
        .\FSM_onehot_scl_state[9]_i_5 ({REG_INTERFACE_I_n_48,REG_INTERFACE_I_n_49,REG_INTERFACE_I_n_50}),
        .\FSM_onehot_scl_state_reg[5]_0 ({REG_INTERFACE_I_n_59,REG_INTERFACE_I_n_60,REG_INTERFACE_I_n_61}),
        .\FSM_onehot_scl_state_reg[5]_1 ({REG_INTERFACE_I_n_69,REG_INTERFACE_I_n_70,REG_INTERFACE_I_n_71}),
        .\FSM_onehot_scl_state_reg[6]_0 ({IIC_CONTROL_I_n_27,IIC_CONTROL_I_n_28}),
        .\FSM_onehot_scl_state_reg[7]_0 (FILTER_I_n_4),
        .\LEVEL_1_GEN.master_sda_reg_0 (REG_INTERFACE_I_n_36),
        .Msms_set(Msms_set),
        .New_rcv_dta(New_rcv_dta),
        .Q({Cr[1],Cr[2],Cr[4],Cr[5],Cr[7]}),
        .Rc_fifo_wr0(Rc_fifo_wr0),
        .Rdy_new_xmt(Rdy_new_xmt),
        .Ro_prev(Ro_prev),
        .S({REG_INTERFACE_I_n_37,REG_INTERFACE_I_n_38,REG_INTERFACE_I_n_39}),
        .Tx_data_exists_sgl(Tx_data_exists_sgl),
        .Tx_fifo_data_0(Tx_fifo_data_0[7:1]),
        .Tx_under_prev(Tx_under_prev),
        .\WDATA_reg[2] (IIC_CONTROL_I_n_26),
        .ackDataState(ackDataState),
        .\cr_i_reg[5] (WRITE_FIFO_I_n_10),
        .\cr_i_reg[5]_0 (REG_INTERFACE_I_n_77),
        .\data_i2c_i_reg[7]_0 ({Data_i2c[0],Data_i2c[1],Data_i2c[2],Data_i2c[3],Data_i2c[4],Data_i2c[5],Data_i2c[6],Data_i2c[7]}),
        .\data_int_reg[0] (sda_clean),
        .\data_int_reg[0]_0 (p_2_in__0),
        .detect_stop_reg_0(FILTER_I_n_2),
        .dynamic_MSMS(dynamic_MSMS[0]),
        .earlyAckDataState(earlyAckDataState),
        .earlyAckHdr(earlyAckHdr),
        .new_rcv_dta_d1(new_rcv_dta_d1),
        .\q_int_reg[0] ({\CLKCNT/q_int_reg [0],\CLKCNT/q_int_reg [1],\CLKCNT/q_int_reg [2],\CLKCNT/q_int_reg [3],\CLKCNT/q_int_reg [4],\CLKCNT/q_int_reg [5],\CLKCNT/q_int_reg [6],\CLKCNT/q_int_reg [7],\CLKCNT/q_int_reg [8]}),
        .\q_int_reg[8] (REG_INTERFACE_I_n_35),
        .rxCntDone(rxCntDone),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[2]),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scl_t(scl_t),
        .scndry_out(scl_clean),
        .sda_rin_d1(sda_rin_d1),
        .sda_t(sda_t),
        .shift_reg_ld(shift_reg_ld),
        .srw_i_reg_0(Srw));
  zxnexys_zxrtc_0_0_SRL_FIFO READ_FIFO_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_89),
        .\Addr_Counters[0].MUXCY_L_I_1 (REG_INTERFACE_I_n_88),
        .\Addr_Counters[1].FDRE_I_0 (READ_FIFO_I_n_12),
        .\Addr_Counters[3].FDRE_I_0 (READ_FIFO_I_n_11),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .D({p_0_out,Rc_fifo_full}),
        .D_0(D),
        .\FIFO_RAM[0].SRL16E_I_0 ({Data_i2c[0],Data_i2c[1],Data_i2c[2],Data_i2c[3],Data_i2c[4],Data_i2c[5],Data_i2c[6],Data_i2c[7]}),
        .Q({p_1_in3_in,p_1_in2_in,p_1_in_0,REG_INTERFACE_I_n_82}),
        .Rc_Data_Exists(Rc_Data_Exists),
        .Rc_fifo_data(Rc_fifo_data),
        .Rc_fifo_rd(Rc_fifo_rd),
        .Rc_fifo_rd_d(Rc_fifo_rd_d),
        .Rc_fifo_wr(Rc_fifo_wr),
        .Rc_fifo_wr_d(Rc_fifo_wr_d),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_reg_interface REG_INTERFACE_I
       (.Aas(Aas),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Bus2IIC_WrCE({Bus2IIC_WrCE[0],Bus2IIC_WrCE[2],Bus2IIC_WrCE[8],Bus2IIC_WrCE[10],Bus2IIC_WrCE[11],Bus2IIC_WrCE[16],Bus2IIC_WrCE[17]}),
        .D(Ro_prev),
        .D_0(D_1),
        .D_1(D),
        .Data_Exists_DFF(WRITE_FIFO_CTRL_I_n_4),
        .Data_Exists_DFF_0(WRITE_FIFO_CTRL_I_n_0),
        .Data_Exists_DFF_1(X_AXI_IPIF_SSP1_n_3),
        .Data_Exists_DFF_2(READ_FIFO_I_n_12),
        .Dtre(Dtre),
        .\FIFO_GEN_DTR.Tx_fifo_rd_reg_0 (REG_INTERFACE_I_n_77),
        .\FIFO_GEN_DTR.Tx_fifo_wr_reg_0 (REG_INTERFACE_I_n_86),
        .\FIFO_GEN_DTR.dtre_i_reg_0 (WRITE_FIFO_I_n_12),
        .\GPO_GEN.gpo_i_reg[31]_0 (REG_INTERFACE_I_n_28),
        .\GPO_GEN.gpo_i_reg[31]_1 (REG_INTERFACE_I_n_84),
        .\GPO_GEN.gpo_i_reg[31]_2 (X_AXI_IPIF_SSP1_n_21),
        .IIC2Bus_IntrEvent({IIC2Bus_IntrEvent[0],IIC2Bus_IntrEvent[1],IIC2Bus_IntrEvent[2],IIC2Bus_IntrEvent[3],IIC2Bus_IntrEvent[4],IIC2Bus_IntrEvent[6],IIC2Bus_IntrEvent[7]}),
        .\IIC2Bus_IntrEvent_reg[0]_0 ({Al,Txer,Tx_under_prev,p_1_in,IIC_CONTROL_I_n_8}),
        .\LEVEL_1_GEN.master_sda_reg (DYN_MASTER_I_n_7),
        .Msms_set(Msms_set),
        .New_rcv_dta(New_rcv_dta),
        .Q({Cr[0],Cr[1],Cr[2],Cr[3],Cr[4],Cr[5],Cr[6],Cr[7]}),
        .\RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 (REG_INTERFACE_I_n_89),
        .\RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 (REG_INTERFACE_I_n_88),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ({p_1_in3_in,p_1_in2_in,p_1_in_0,REG_INTERFACE_I_n_82}),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 (REG_INTERFACE_I_n_83),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 (REG_INTERFACE_I_n_78),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 (REG_INTERFACE_I_n_85),
        .\RD_FIFO_CNTRL.ro_prev_i_reg_0 (X_AXI_IPIF_SSP1_n_17),
        .Rc_Data_Exists(Rc_Data_Exists),
        .Rc_fifo_rd(Rc_fifo_rd),
        .Rc_fifo_rd_d(Rc_fifo_rd_d),
        .Rc_fifo_wr(Rc_fifo_wr),
        .Rc_fifo_wr0(Rc_fifo_wr0),
        .Rc_fifo_wr_d(Rc_fifo_wr_d),
        .Rdy_new_xmt(Rdy_new_xmt),
        .S({REG_INTERFACE_I_n_37,REG_INTERFACE_I_n_38,REG_INTERFACE_I_n_39}),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .Tx_fifo_wr(Tx_fifo_wr),
        .Tx_fifo_wr_d(Tx_fifo_wr_d),
        .Tx_fifo_wr_d_reg(REG_INTERFACE_I_n_32),
        .\cr_i_reg[2]_0 ({X_AXI_IPIF_SSP1_n_8,X_AXI_IPIF_SSP1_n_9,IIC_CONTROL_I_n_26}),
        .\cr_i_reg[3]_0 (REG_INTERFACE_I_n_36),
        .\cr_i_reg[7]_0 (REG_INTERFACE_I_n_35),
        .dynamic_MSMS(dynamic_MSMS[1]),
        .earlyAckDataState(earlyAckDataState),
        .firstDynStartSeen(firstDynStartSeen),
        .firstDynStartSeen_reg(REG_INTERFACE_I_n_33),
        .firstDynStartSeen_reg_0(WRITE_FIFO_CTRL_I_n_3),
        .new_rcv_dta_d1(new_rcv_dta_d1),
        .\next_scl_state1_inferred__1/i__carry ({\CLKCNT/q_int_reg [0],\CLKCNT/q_int_reg [1],\CLKCNT/q_int_reg [2],\CLKCNT/q_int_reg [3],\CLKCNT/q_int_reg [4],\CLKCNT/q_int_reg [5],\CLKCNT/q_int_reg [6],\CLKCNT/q_int_reg [7],\CLKCNT/q_int_reg [8]}),
        .p_0_in(p_0_in),
        .p_3_in(p_3_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\s_axi_rdata_i[0]_i_3 ({Bus2IIC_Addr[2],Bus2IIC_Addr[3]}),
        .s_axi_wdata(s_axi_wdata[8:0]),
        .\sr_i_reg[1]_0 ({sr_i[1],sr_i[2],sr_i[3],sr_i[4],sr_i[5],sr_i[6]}),
        .\sr_i_reg[1]_1 ({p_0_out,Rc_fifo_full,Tx_fifo_full,Srw,Bb,Abgc}),
        .\timing_param_thddat_i_reg[7]_0 ({REG_INTERFACE_I_n_59,REG_INTERFACE_I_n_60,REG_INTERFACE_I_n_61}),
        .\timing_param_thddat_i_reg[7]_1 (Timing_param_thddat),
        .\timing_param_tlow_i_reg[7]_0 ({Timing_param_tlow[7:4],Timing_param_tlow[1]}),
        .\timing_param_tlow_i_reg[8]_0 ({REG_INTERFACE_I_n_69,REG_INTERFACE_I_n_70,REG_INTERFACE_I_n_71}),
        .\timing_param_tsusta_i_reg[7]_0 ({REG_INTERFACE_I_n_48,REG_INTERFACE_I_n_49,REG_INTERFACE_I_n_50}),
        .\timing_param_tsusta_i_reg[7]_1 (Timing_param_tsusta),
        .\timing_param_tsusto_i_reg[7]_0 (Timing_param_tsusto));
  FDRE Rc_fifo_rd_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_rd),
        .Q(Rc_fifo_rd_d),
        .R(Bus2IIC_Reset));
  FDRE Rc_fifo_wr_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_wr),
        .Q(Rc_fifo_wr_d),
        .R(Bus2IIC_Reset));
  FDRE Tx_fifo_rd_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_fifo_rd),
        .Q(Tx_fifo_rd_d),
        .R(Bus2IIC_Reset));
  FDRE Tx_fifo_wr_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_fifo_wr),
        .Q(Tx_fifo_wr_d),
        .R(Bus2IIC_Reset));
  zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0 WRITE_FIFO_CTRL_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_32),
        .\Addr_Counters[0].MUXCY_L_I_1 (DYN_MASTER_I_n_6),
        .\Addr_Counters[1].FDRE_I_0 (WRITE_FIFO_CTRL_I_n_4),
        .D(D_1),
        .Data_Exists_DFF_0(WRITE_FIFO_CTRL_I_n_0),
        .\FIFO_RAM[1].SRL16E_I_0 (WRITE_FIFO_CTRL_I_n_3),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .\cr_i_reg[2] (WRITE_FIFO_I_n_12),
        .ctrlFifoDin(ctrlFifoDin),
        .dynamic_MSMS(dynamic_MSMS),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_SRL_FIFO_6 WRITE_FIFO_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_86),
        .\Addr_Counters[0].MUXCY_L_I_1 (DYN_MASTER_I_n_6),
        .\Addr_Counters[1].FDRE_I_0 (Tx_fifo_full),
        .Data_Exists_DFF_0(WRITE_FIFO_I_n_12),
        .\FIFO_RAM[0].SRL16E_I_0 (WRITE_FIFO_I_n_10),
        .\FIFO_RAM[7].SRL16E_I_0 (p_2_in__0),
        .Tx_data_exists_sgl(Tx_data_exists_sgl),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .Tx_fifo_wr(Tx_fifo_wr),
        .Tx_fifo_wr_d(Tx_fifo_wr_d),
        .callingReadAccess(callingReadAccess),
        .\data_int_reg[0] (sda_clean),
        .dynamic_MSMS(dynamic_MSMS),
        .earlyAckHdr(earlyAckHdr),
        .p_0_in(p_0_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .rdCntrFrmTxFifo0(rdCntrFrmTxFifo0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[7:0]),
        .shift_reg_ld(shift_reg_ld));
  zxnexys_zxrtc_0_0_axi_ipif_ssp1 X_AXI_IPIF_SSP1
       (.Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Bus2IIC_WrCE({Bus2IIC_WrCE[0],Bus2IIC_WrCE[2],Bus2IIC_WrCE[8],Bus2IIC_WrCE[10],Bus2IIC_WrCE[11],Bus2IIC_WrCE[16],Bus2IIC_WrCE[17]}),
        .Dtre(Dtre),
        .\GPO_GEN.gpo_i_reg[31] (REG_INTERFACE_I_n_28),
        .IIC2Bus_IntrEvent({IIC2Bus_IntrEvent[0],IIC2Bus_IntrEvent[1],IIC2Bus_IntrEvent[2],IIC2Bus_IntrEvent[3],IIC2Bus_IntrEvent[4],IIC2Bus_IntrEvent[6],IIC2Bus_IntrEvent[7]}),
        .Msms_set(Msms_set),
        .Q({Bus2IIC_Addr[2],Bus2IIC_Addr[3]}),
        .\RD_FIFO_CNTRL.ro_prev_i_reg (READ_FIFO_I_n_11),
        .\RESET_FLOPS[3].RST_FLOPS (X_AXI_IPIF_SSP1_n_3),
        .\RESET_FLOPS[3].RST_FLOPS_0 (X_AXI_IPIF_SSP1_n_17),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rst(Tx_fifo_rst),
        .\WDATA_reg[0] (X_AXI_IPIF_SSP1_n_21),
        .\WDATA_reg[5] ({X_AXI_IPIF_SSP1_n_8,X_AXI_IPIF_SSP1_n_9}),
        .\cr_i_reg[2] (IIC_CONTROL_I_n_28),
        .\cr_i_reg[2]_0 (WRITE_FIFO_CTRL_I_n_3),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .ctrlFifoDin(ctrlFifoDin),
        .firstDynStartSeen(firstDynStartSeen),
        .is_read_reg(is_read_reg),
        .is_write_reg(is_write_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4 ({sr_i[1],sr_i[2],sr_i[3],sr_i[4],sr_i[5],sr_i[6]}),
        .\s_axi_rdata_i[7]_i_6 ({Cr[0],Cr[1],Cr[2],Cr[3],Cr[4],Cr[6]}),
        .\s_axi_rdata_i[7]_i_6_0 ({Timing_param_tlow[7:4],Timing_param_tlow[1]}),
        .\s_axi_rdata_i[7]_i_7 (Timing_param_thddat),
        .\s_axi_rdata_i_reg[0]_i_2 (REG_INTERFACE_I_n_84),
        .\s_axi_rdata_i_reg[0]_i_2_0 (REG_INTERFACE_I_n_85),
        .\s_axi_rdata_i_reg[1] (p_1_in_0),
        .\s_axi_rdata_i_reg[2]_i_2 (REG_INTERFACE_I_n_78),
        .\s_axi_rdata_i_reg[3] (REG_INTERFACE_I_n_83),
        .\s_axi_rdata_i_reg[7]_i_2 (Timing_param_tsusta),
        .\s_axi_rdata_i_reg[7]_i_2_0 (Timing_param_tsusto),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "iic_control" *) 
module zxnexys_zxrtc_0_0_iic_control
   (shift_reg_ld,
    sda_rin_d1,
    scl_rin_d1,
    Tx_under_prev,
    Bb,
    D,
    New_rcv_dta,
    earlyAckHdr,
    earlyAckDataState,
    ackDataState,
    \q_int_reg[0] ,
    Abgc,
    Aas,
    srw_i_reg_0,
    Rdy_new_xmt,
    \WDATA_reg[2] ,
    \FSM_onehot_scl_state_reg[6]_0 ,
    sda_t,
    scl_t,
    Rc_fifo_wr0,
    \data_i2c_i_reg[7]_0 ,
    \q_int_reg[8] ,
    s_axi_aclk,
    \data_int_reg[0] ,
    scndry_out,
    scl_rising_edge0,
    Ro_prev,
    Q,
    Dtre,
    S,
    \FSM_onehot_scl_state[9]_i_5 ,
    \FSM_onehot_scl_state_reg[5]_0 ,
    \FSM_onehot_scl_state_reg[5]_1 ,
    s_axi_wdata,
    E,
    \cr_i_reg[5] ,
    \LEVEL_1_GEN.master_sda_reg_0 ,
    Tx_data_exists_sgl,
    dynamic_MSMS,
    \cr_i_reg[5]_0 ,
    rxCntDone,
    Msms_set,
    \data_int_reg[0]_0 ,
    Tx_fifo_data_0,
    new_rcv_dta_d1,
    detect_stop_reg_0,
    \FSM_onehot_scl_state_reg[7]_0 );
  output shift_reg_ld;
  output sda_rin_d1;
  output scl_rin_d1;
  output Tx_under_prev;
  output Bb;
  output [3:0]D;
  output New_rcv_dta;
  output earlyAckHdr;
  output earlyAckDataState;
  output ackDataState;
  output [8:0]\q_int_reg[0] ;
  output Abgc;
  output Aas;
  output [0:0]srw_i_reg_0;
  output Rdy_new_xmt;
  output [0:0]\WDATA_reg[2] ;
  output [1:0]\FSM_onehot_scl_state_reg[6]_0 ;
  output sda_t;
  output scl_t;
  output Rc_fifo_wr0;
  output [7:0]\data_i2c_i_reg[7]_0 ;
  input \q_int_reg[8] ;
  input s_axi_aclk;
  input \data_int_reg[0] ;
  input scndry_out;
  input scl_rising_edge0;
  input Ro_prev;
  input [4:0]Q;
  input Dtre;
  input [2:0]S;
  input [2:0]\FSM_onehot_scl_state[9]_i_5 ;
  input [2:0]\FSM_onehot_scl_state_reg[5]_0 ;
  input [2:0]\FSM_onehot_scl_state_reg[5]_1 ;
  input [0:0]s_axi_wdata;
  input [0:0]E;
  input \cr_i_reg[5] ;
  input \LEVEL_1_GEN.master_sda_reg_0 ;
  input Tx_data_exists_sgl;
  input [0:0]dynamic_MSMS;
  input \cr_i_reg[5]_0 ;
  input rxCntDone;
  input Msms_set;
  input [0:0]\data_int_reg[0]_0 ;
  input [6:0]Tx_fifo_data_0;
  input new_rcv_dta_d1;
  input detect_stop_reg_0;
  input [0:0]\FSM_onehot_scl_state_reg[7]_0 ;

  wire Aas;
  wire Abgc;
  wire AckDataState_i_1_n_0;
  wire BITCNT_n_0;
  wire BITCNT_n_1;
  wire BITCNT_n_2;
  wire BITCNT_n_3;
  wire BITCNT_n_4;
  wire Bb;
  wire CLKCNT_n_10;
  wire CLKCNT_n_11;
  wire CLKCNT_n_12;
  wire CLKCNT_n_13;
  wire CLKCNT_n_14;
  wire CLKCNT_n_15;
  wire CLKCNT_n_16;
  wire CLKCNT_n_17;
  wire CLKCNT_n_18;
  wire CLKCNT_n_19;
  wire CLKCNT_n_20;
  wire CLKCNT_n_21;
  wire CLKCNT_n_22;
  wire CLKCNT_n_23;
  wire CLKCNT_n_24;
  wire CLKCNT_n_25;
  wire CLKCNT_n_26;
  wire CLKCNT_n_27;
  wire CLKCNT_n_28;
  wire CLKCNT_n_29;
  wire CLKCNT_n_9;
  wire [3:0]D;
  wire Dtre;
  wire [0:0]E;
  wire EarlyAckDataState_i_2_n_0;
  wire EarlyAckDataState_i_3_n_0;
  wire EarlyAckHdr0;
  wire \FSM_onehot_scl_state[0]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[0]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_4_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_5_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_6_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_7_n_0 ;
  wire \FSM_onehot_scl_state[3]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[4]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[4]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[5]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[6]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[8]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_3_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_4_n_0 ;
  wire [2:0]\FSM_onehot_scl_state[9]_i_5 ;
  wire \FSM_onehot_scl_state[9]_i_6_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_7_n_0 ;
  wire [2:0]\FSM_onehot_scl_state_reg[5]_0 ;
  wire [2:0]\FSM_onehot_scl_state_reg[5]_1 ;
  wire [1:0]\FSM_onehot_scl_state_reg[6]_0 ;
  wire [0:0]\FSM_onehot_scl_state_reg[7]_0 ;
  wire \FSM_onehot_scl_state_reg_n_0_[0] ;
  wire \FSM_onehot_scl_state_reg_n_0_[1] ;
  wire \FSM_onehot_scl_state_reg_n_0_[4] ;
  wire \FSM_onehot_scl_state_reg_n_0_[5] ;
  wire \FSM_onehot_scl_state_reg_n_0_[7] ;
  wire \FSM_onehot_scl_state_reg_n_0_[8] ;
  wire \FSM_onehot_scl_state_reg_n_0_[9] ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_10_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_7_n_0 ;
  wire I2CDATA_REG_n_0;
  wire I2CDATA_REG_n_2;
  wire I2CDATA_REG_n_3;
  wire I2CDATA_REG_n_4;
  wire I2CDATA_REG_n_5;
  wire I2CDATA_REG_n_6;
  wire I2CDATA_REG_n_7;
  wire I2CDATA_REG_n_8;
  wire I2CDATA_REG_n_9;
  wire I2CHEADER_REG_n_1;
  wire I2CHEADER_REG_n_2;
  wire I2CHEADER_REG_n_3;
  wire I2CHEADER_REG_n_4;
  wire I2CHEADER_REG_n_5;
  wire I2CHEADER_REG_n_6;
  wire I2CHEADER_REG_n_7;
  wire \LEVEL_1_GEN.master_sda_reg_0 ;
  wire \LEVEL_1_GEN.master_sda_reg_n_0 ;
  wire Msms_set;
  wire New_rcv_dta;
  wire [4:0]Q;
  wire Rc_fifo_wr0;
  wire Rdy_new_xmt;
  wire Ro_prev;
  wire [2:0]S;
  wire SETUP_CNT_n_0;
  wire SETUP_CNT_n_1;
  wire SETUP_CNT_n_2;
  wire SETUP_CNT_n_3;
  wire Tx_data_exists_sgl;
  wire [6:0]Tx_fifo_data_0;
  wire Tx_under_prev;
  wire [0:0]\WDATA_reg[2] ;
  wire aas_i;
  wire ackDataState;
  wire al_i_i_1_n_0;
  wire al_i_i_2_n_0;
  wire al_prevent;
  wire al_prevent_i_1_n_0;
  wire arb_lost;
  wire arb_lost_i_1_n_0;
  wire bit_cnt_en;
  wire bit_cnt_en0;
  wire bus_busy_d1;
  wire bus_busy_i_1_n_0;
  wire clk_cnt_en1;
  wire clk_cnt_en11_out;
  wire clk_cnt_en12_out;
  wire clk_cnt_en1_carry_n_2;
  wire clk_cnt_en1_carry_n_3;
  wire \clk_cnt_en1_inferred__0/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__0/i__carry_n_3 ;
  wire \clk_cnt_en1_inferred__1/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__1/i__carry_n_3 ;
  wire \clk_cnt_en1_inferred__2/i__carry__0_n_3 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_0 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_1 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_3 ;
  wire clk_cnt_en2;
  wire clk_cnt_en2_carry_n_2;
  wire clk_cnt_en2_carry_n_3;
  wire \cr_i[5]_i_3_n_0 ;
  wire \cr_i_reg[5] ;
  wire \cr_i_reg[5]_0 ;
  wire data_i2c_i0;
  wire [7:0]\data_i2c_i_reg[7]_0 ;
  wire \data_int_reg[0] ;
  wire [0:0]\data_int_reg[0]_0 ;
  wire detect_start;
  wire detect_start_i_1_n_0;
  wire detect_start_i_2_n_0;
  wire detect_stop0;
  wire detect_stop_b;
  wire detect_stop_b_i_1_n_0;
  wire detect_stop_b_reg_n_0;
  wire detect_stop_i_1_n_0;
  wire detect_stop_reg_0;
  wire detect_stop_reg_n_0;
  wire dtc_i_d1;
  wire dtc_i_d2;
  wire dtc_i_reg_n_0;
  wire dtre_d1;
  wire [0:0]dynamic_MSMS;
  wire earlyAckDataState;
  wire earlyAckHdr;
  wire gen_start;
  wire gen_start_i_1_n_0;
  wire gen_stop;
  wire gen_stop_d1;
  wire gen_stop_i_1_n_0;
  wire i2c_header_en;
  wire i2c_header_en0;
  wire master_slave;
  wire master_slave_i_1_n_0;
  wire msms_d1;
  wire msms_d10;
  wire msms_d1_i_2_n_0;
  wire msms_d2;
  wire msms_rst_i;
  wire msms_rst_i_i_1_n_0;
  wire msms_rst_i_i_2_n_0;
  wire msms_rst_i_i_3_n_0;
  wire new_rcv_dta_d1;
  wire \next_scl_state1_inferred__0/i__carry_n_1 ;
  wire \next_scl_state1_inferred__0/i__carry_n_2 ;
  wire \next_scl_state1_inferred__0/i__carry_n_3 ;
  wire \next_scl_state1_inferred__1/i__carry_n_1 ;
  wire \next_scl_state1_inferred__1/i__carry_n_2 ;
  wire \next_scl_state1_inferred__1/i__carry_n_3 ;
  wire [8:0]\q_int_reg[0] ;
  wire \q_int_reg[8] ;
  wire rdy_new_xmt_i_i_1_n_0;
  wire rdy_new_xmt_i_i_2_n_0;
  wire ro_prev_d1;
  wire rsta_d1;
  wire rsta_tx_under_prev;
  wire rsta_tx_under_prev_i_1_n_0;
  wire rxCntDone;
  wire s_axi_aclk;
  wire [0:0]s_axi_wdata;
  wire scl_cout_reg;
  wire scl_cout_reg0;
  wire scl_f_edg_d1;
  wire scl_f_edg_d2;
  wire scl_f_edg_d3;
  wire scl_falling_edge;
  wire scl_falling_edge0;
  wire scl_rin_d1;
  wire scl_rising_edge;
  wire scl_rising_edge0;
  wire scl_t;
  wire scndry_out;
  wire sda_cout;
  wire sda_cout_reg;
  wire sda_cout_reg_i_1_n_0;
  wire sda_cout_reg_i_2_n_0;
  wire sda_rin_d1;
  wire sda_sample;
  wire sda_sample_i_1_n_0;
  wire sda_setup;
  wire \sda_setup0_inferred__0/i__carry_n_1 ;
  wire \sda_setup0_inferred__0/i__carry_n_2 ;
  wire \sda_setup0_inferred__0/i__carry_n_3 ;
  wire sda_t;
  wire [7:7]shift_reg;
  wire shift_reg_en;
  wire shift_reg_en0;
  wire shift_reg_en_i_2_n_0;
  wire shift_reg_ld;
  wire shift_reg_ld0;
  wire shift_reg_ld_d1;
  wire slave_sda_reg_n_0;
  wire sm_stop_i_1_n_0;
  wire sm_stop_i_2_n_0;
  wire sm_stop_i_3_n_0;
  wire sm_stop_reg_n_0;
  wire [0:0]srw_i_reg_0;
  wire state0;
  wire [2:0]state__0;
  wire stop_scl_reg;
  wire stop_scl_reg_i_1_n_0;
  wire stop_scl_reg_i_2_n_0;
  wire stop_scl_reg_i_4_n_0;
  wire stop_start_wait1;
  wire stop_start_wait1_carry_n_2;
  wire stop_start_wait1_carry_n_3;
  wire tx_under_prev_d1;
  wire tx_under_prev_i0;
  wire tx_under_prev_i_i_1_n_0;
  wire txer_edge_i_1_n_0;
  wire txer_edge_i_2_n_0;
  wire txer_i_i_1_n_0;
  wire txer_i_reg_n_0;
  wire [3:3]NLW_clk_cnt_en1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_clk_cnt_en1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:3]NLW_clk_cnt_en2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_clk_cnt_en2_carry_O_UNCONNECTED;
  wire [3:3]\NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]NLW_stop_start_wait1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_stop_start_wait1_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h20)) 
    AckDataState_i_1
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .O(AckDataState_i_1_n_0));
  FDRE AckDataState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AckDataState_i_1_n_0),
        .Q(ackDataState),
        .R(\q_int_reg[8] ));
  zxnexys_zxrtc_0_0_upcnt_n__parameterized0 BITCNT
       (.EarlyAckDataState_reg(EarlyAckDataState_i_2_n_0),
        .EarlyAckDataState_reg_0(EarlyAckDataState_i_3_n_0),
        .\FSM_sequential_state_reg[0] (BITCNT_n_4),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state[2]_i_7_n_0 ),
        .\FSM_sequential_state_reg[0]_1 (I2CHEADER_REG_n_3),
        .\FSM_sequential_state_reg[1] (BITCNT_n_3),
        .\FSM_sequential_state_reg[1]_0 (I2CHEADER_REG_n_1),
        .\FSM_sequential_state_reg[1]_1 (detect_stop_reg_n_0),
        .\FSM_sequential_state_reg[2] (BITCNT_n_2),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state[2]_i_3_n_0 ),
        .\FSM_sequential_state_reg[2]_1 (I2CHEADER_REG_n_4),
        .Q(Q[0]),
        .bit_cnt_en(bit_cnt_en),
        .detect_start(detect_start),
        .dtc_i_reg(dtc_i_reg_n_0),
        .\q_int_reg[0]_0 (BITCNT_n_1),
        .\q_int_reg[0]_1 (\q_int_reg[8] ),
        .\q_int_reg[2]_0 (BITCNT_n_0),
        .s_axi_aclk(s_axi_aclk),
        .scl_falling_edge(scl_falling_edge),
        .state0(state0),
        .state__0(state__0));
  zxnexys_zxrtc_0_0_upcnt_n CLKCNT
       (.CO(stop_start_wait1),
        .D({CLKCNT_n_17,CLKCNT_n_18}),
        .DI({CLKCNT_n_19,CLKCNT_n_20,CLKCNT_n_21}),
        .E(CLKCNT_n_16),
        .\FSM_onehot_scl_state_reg[0] ({\FSM_onehot_scl_state_reg_n_0_[9] ,\FSM_onehot_scl_state_reg_n_0_[8] ,\FSM_onehot_scl_state_reg_n_0_[7] ,\FSM_onehot_scl_state_reg[6]_0 [1],\FSM_onehot_scl_state_reg_n_0_[5] ,\FSM_onehot_scl_state_reg_n_0_[4] ,\FSM_onehot_scl_state_reg[6]_0 [0],detect_stop_b,\FSM_onehot_scl_state_reg_n_0_[1] ,\FSM_onehot_scl_state_reg_n_0_[0] }),
        .\FSM_onehot_scl_state_reg[0]_0 (\FSM_onehot_scl_state[9]_i_4_n_0 ),
        .\FSM_onehot_scl_state_reg[1] (CLKCNT_n_15),
        .\FSM_onehot_scl_state_reg[1]_0 (\FSM_onehot_scl_state[2]_i_2_n_0 ),
        .\FSM_onehot_scl_state_reg[1]_1 (detect_stop_b_reg_n_0),
        .\FSM_onehot_scl_state_reg[1]_2 (\FSM_onehot_scl_state[2]_i_4_n_0 ),
        .\FSM_onehot_scl_state_reg[2] (\FSM_onehot_scl_state[2]_i_5_n_0 ),
        .\FSM_onehot_scl_state_reg[2]_0 (\FSM_onehot_scl_state[2]_i_6_n_0 ),
        .\FSM_onehot_scl_state_reg[2]_1 (\clk_cnt_en1_inferred__2/i__carry__0_n_3 ),
        .Q(\q_int_reg[0] ),
        .S({CLKCNT_n_9,CLKCNT_n_10,CLKCNT_n_11}),
        .arb_lost(arb_lost),
        .\q_int_reg[0]_0 ({CLKCNT_n_12,CLKCNT_n_13,CLKCNT_n_14}),
        .\q_int_reg[0]_1 (CLKCNT_n_26),
        .\q_int_reg[0]_2 (clk_cnt_en2),
        .\q_int_reg[0]_3 (clk_cnt_en1),
        .\q_int_reg[0]_4 (clk_cnt_en11_out),
        .\q_int_reg[0]_5 (Q[3]),
        .\q_int_reg[0]_6 (clk_cnt_en12_out),
        .\q_int_reg[0]_7 (\q_int_reg[8] ),
        .\q_int_reg[1]_0 ({CLKCNT_n_22,CLKCNT_n_23,CLKCNT_n_24,CLKCNT_n_25}),
        .\q_int_reg[2]_0 ({CLKCNT_n_27,CLKCNT_n_28,CLKCNT_n_29}),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out),
        .stop_scl_reg(stop_scl_reg));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    EarlyAckDataState_i_2
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .O(EarlyAckDataState_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    EarlyAckDataState_i_3
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .O(EarlyAckDataState_i_3_n_0));
  FDRE EarlyAckDataState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_0),
        .Q(earlyAckDataState),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    EarlyAckHdr_i_1
       (.I0(scl_f_edg_d3),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(EarlyAckHdr0));
  FDRE EarlyAckHdr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(EarlyAckHdr0),
        .Q(earlyAckHdr),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \FSM_onehot_scl_state[0]_i_1 
       (.I0(\FSM_onehot_scl_state[0]_i_2_n_0 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I3(stop_start_wait1),
        .I4(arb_lost),
        .I5(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .O(\FSM_onehot_scl_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_scl_state[0]_i_2 
       (.I0(Bb),
        .I1(gen_start),
        .I2(master_slave),
        .O(\FSM_onehot_scl_state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \FSM_onehot_scl_state[2]_i_2 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I1(master_slave),
        .I2(gen_start),
        .I3(Bb),
        .O(\FSM_onehot_scl_state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_onehot_scl_state[2]_i_4 
       (.I0(detect_stop_b),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .O(\FSM_onehot_scl_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \FSM_onehot_scl_state[2]_i_5 
       (.I0(\FSM_onehot_scl_state[2]_i_7_n_0 ),
        .I1(Q[3]),
        .I2(stop_start_wait1),
        .I3(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .I4(\data_int_reg[0] ),
        .I5(detect_stop_b),
        .O(\FSM_onehot_scl_state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[2]_i_6 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .O(\FSM_onehot_scl_state[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_scl_state[2]_i_7 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I1(arb_lost),
        .O(\FSM_onehot_scl_state[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \FSM_onehot_scl_state[3]_i_1 
       (.I0(\next_scl_state1_inferred__0/i__carry_n_1 ),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\data_int_reg[0] ),
        .I3(detect_stop_b),
        .O(\FSM_onehot_scl_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0D0D0)) 
    \FSM_onehot_scl_state[4]_i_1 
       (.I0(clk_cnt_en2),
        .I1(scndry_out),
        .I2(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I4(\next_scl_state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_onehot_scl_state[4]_i_2_n_0 ),
        .O(\FSM_onehot_scl_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_scl_state[4]_i_2 
       (.I0(arb_lost),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(stop_scl_reg),
        .I3(Q[3]),
        .O(\FSM_onehot_scl_state[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_scl_state[5]_i_1 
       (.I0(\next_scl_state1_inferred__1/i__carry_n_1 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I2(clk_cnt_en2),
        .I3(scndry_out),
        .I4(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .O(\FSM_onehot_scl_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_scl_state[6]_i_1 
       (.I0(scndry_out),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I2(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I3(\next_scl_state1_inferred__1/i__carry_n_1 ),
        .O(\FSM_onehot_scl_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \FSM_onehot_scl_state[8]_i_1 
       (.I0(\data_int_reg[0] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I2(arb_lost),
        .I3(stop_scl_reg),
        .I4(Q[3]),
        .I5(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .O(\FSM_onehot_scl_state[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_scl_state[9]_i_3 
       (.I0(stop_start_wait1),
        .I1(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I3(\data_int_reg[0] ),
        .O(\FSM_onehot_scl_state[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \FSM_onehot_scl_state[9]_i_4 
       (.I0(detect_stop_b),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\FSM_onehot_scl_state[9]_i_6_n_0 ),
        .I3(arb_lost),
        .I4(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I5(\FSM_onehot_scl_state[9]_i_7_n_0 ),
        .O(\FSM_onehot_scl_state[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[9]_i_6 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .O(\FSM_onehot_scl_state[9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[9]_i_7 
       (.I0(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I1(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .O(\FSM_onehot_scl_state[9]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_scl_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .S(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(CLKCNT_n_18),
        .Q(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(CLKCNT_n_17),
        .Q(detect_stop_b),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state_reg[7]_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[8]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[9]_i_3_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFBAAAAFFFBFFFB)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(sda_sample),
        .I3(arb_lost),
        .I4(detect_start),
        .I5(state__0[2]),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0C80)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(Ro_prev),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[2]_i_10 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .O(\FSM_sequential_state[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(Ro_prev),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(detect_stop_reg_n_0),
        .I1(Q[0]),
        .O(state0));
  LUT3 #(
    .INIT(8'h45)) 
    \FSM_sequential_state[2]_i_7 
       (.I0(scl_f_edg_d2),
        .I1(Ro_prev),
        .I2(ro_prev_d1),
        .O(\FSM_sequential_state[2]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_4),
        .Q(state__0[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_3),
        .Q(state__0[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_2),
        .Q(state__0[2]),
        .R(1'b0));
  zxnexys_zxrtc_0_0_shift8 I2CDATA_REG
       (.\LEVEL_1_GEN.master_sda_reg (\LEVEL_1_GEN.master_sda_reg_0 ),
        .\LEVEL_1_GEN.master_sda_reg_0 (Tx_under_prev),
        .Q({shift_reg,I2CDATA_REG_n_2,I2CDATA_REG_n_3,I2CDATA_REG_n_4,I2CDATA_REG_n_5,I2CDATA_REG_n_6,I2CDATA_REG_n_7,I2CDATA_REG_n_8}),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\data_int_reg[0]_0 (\data_int_reg[0]_0 ),
        .\data_int_reg[1]_0 (shift_reg_ld),
        .\data_int_reg[7]_0 (I2CDATA_REG_n_0),
        .\data_int_reg[7]_1 (I2CDATA_REG_n_9),
        .\data_int_reg[7]_2 (\q_int_reg[8] ),
        .s_axi_aclk(s_axi_aclk),
        .shift_reg_en(shift_reg_en),
        .slave_sda_reg(I2CHEADER_REG_n_2),
        .state__0(state__0));
  zxnexys_zxrtc_0_0_shift8_7 I2CHEADER_REG
       (.E(i2c_header_en),
        .\FSM_sequential_state[2]_i_4_0 (\FSM_sequential_state[2]_i_10_n_0 ),
        .\FSM_sequential_state_reg[1] (I2CHEADER_REG_n_4),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state[1]_i_3_n_0 ),
        .\FSM_sequential_state_reg[1]_1 (\FSM_sequential_state[1]_i_4_n_0 ),
        .Q({Q[4],Q[2],Q[0]}),
        .Ro_prev(Ro_prev),
        .aas_i(aas_i),
        .aas_i_reg(I2CHEADER_REG_n_6),
        .aas_i_reg_0(Aas),
        .abgc_i_reg(I2CHEADER_REG_n_2),
        .abgc_i_reg_0(Abgc),
        .abgc_i_reg_1(detect_stop_reg_n_0),
        .arb_lost(arb_lost),
        .\data_int_reg[0]_0 (I2CHEADER_REG_n_7),
        .\data_int_reg[0]_1 (\q_int_reg[8] ),
        .\data_int_reg[0]_2 (\data_int_reg[0] ),
        .detect_start(detect_start),
        .detect_start_reg(I2CHEADER_REG_n_3),
        .detect_start_reg_0(I2CHEADER_REG_n_5),
        .master_slave(master_slave),
        .master_slave_reg(I2CHEADER_REG_n_1),
        .s_axi_aclk(s_axi_aclk),
        .sda_sample(sda_sample),
        .shift_reg_ld0(shift_reg_ld0),
        .shift_reg_ld_reg(Tx_under_prev),
        .srw_i_reg(srw_i_reg_0),
        .state__0(state__0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \IIC2Bus_IntrEvent[4]_i_1 
       (.I0(Bb),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \IIC2Bus_IntrEvent[6]_i_1 
       (.I0(Aas),
        .O(D[0]));
  FDSE \LEVEL_1_GEN.master_sda_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CDATA_REG_n_9),
        .Q(\LEVEL_1_GEN.master_sda_reg_n_0 ),
        .S(\q_int_reg[8] ));
  LUT2 #(
    .INIT(4'h2)) 
    \RD_FIFO_CNTRL.Rc_fifo_wr_i_1 
       (.I0(New_rcv_dta),
        .I1(new_rcv_dta_d1),
        .O(Rc_fifo_wr0));
  zxnexys_zxrtc_0_0_upcnt_n_8 SETUP_CNT
       (.CO(\sda_setup0_inferred__0/i__carry_n_1 ),
        .Q(Q[3]),
        .S({SETUP_CNT_n_0,SETUP_CNT_n_1,SETUP_CNT_n_2}),
        .gen_stop(gen_stop),
        .gen_stop_d1(gen_stop_d1),
        .\q_int_reg[8]_0 (\data_int_reg[0] ),
        .\q_int_reg[8]_1 (\q_int_reg[8] ),
        .rsta_d1(rsta_d1),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out),
        .sda_rin_d1(sda_rin_d1),
        .sda_setup(sda_setup),
        .sda_setup_reg(Tx_under_prev),
        .tx_under_prev_d1(tx_under_prev_d1),
        .tx_under_prev_i_reg(SETUP_CNT_n_3));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h08)) 
    aas_i_i_2
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(aas_i));
  FDRE aas_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_6),
        .Q(Aas),
        .R(1'b0));
  FDRE abgc_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_5),
        .Q(Abgc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0EEE0E0)) 
    al_i_i_1
       (.I0(Q[3]),
        .I1(master_slave),
        .I2(al_i_i_2_n_0),
        .I3(al_prevent),
        .I4(detect_stop_reg_n_0),
        .I5(sm_stop_reg_n_0),
        .O(al_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    al_i_i_2
       (.I0(master_slave),
        .I1(arb_lost),
        .I2(bus_busy_d1),
        .I3(gen_start),
        .O(al_i_i_2_n_0));
  FDRE al_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(al_i_i_1_n_0),
        .Q(D[3]),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h5554)) 
    al_prevent_i_1
       (.I0(detect_start),
        .I1(gen_stop),
        .I2(sm_stop_reg_n_0),
        .I3(al_prevent),
        .O(al_prevent_i_1_n_0));
  FDRE al_prevent_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(al_prevent_i_1_n_0),
        .Q(al_prevent),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    arb_lost_i_1
       (.I0(arb_lost),
        .I1(master_slave),
        .I2(msms_rst_i_i_2_n_0),
        .I3(\data_int_reg[0] ),
        .I4(sda_cout_reg),
        .I5(msms_rst_i_i_3_n_0),
        .O(arb_lost_i_1_n_0));
  FDRE arb_lost_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(arb_lost_i_1_n_0),
        .Q(arb_lost),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0488)) 
    bit_cnt_en_i_1
       (.I0(state__0[2]),
        .I1(scl_falling_edge),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(bit_cnt_en0));
  FDRE bit_cnt_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bit_cnt_en0),
        .Q(bit_cnt_en),
        .R(\q_int_reg[8] ));
  FDRE bus_busy_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bb),
        .Q(bus_busy_d1),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    bus_busy_i_1
       (.I0(Bb),
        .I1(detect_start),
        .I2(Q[0]),
        .I3(detect_stop_reg_n_0),
        .O(bus_busy_i_1_n_0));
  FDRE bus_busy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus_busy_i_1_n_0),
        .Q(Bb),
        .R(1'b0));
  CARRY4 clk_cnt_en1_carry
       (.CI(1'b0),
        .CO({NLW_clk_cnt_en1_carry_CO_UNCONNECTED[3],clk_cnt_en1,clk_cnt_en1_carry_n_2,clk_cnt_en1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clk_cnt_en1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,CLKCNT_n_27,CLKCNT_n_28,CLKCNT_n_29}));
  CARRY4 \clk_cnt_en1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED [3],clk_cnt_en11_out,\clk_cnt_en1_inferred__0/i__carry_n_2 ,\clk_cnt_en1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,S}));
  CARRY4 \clk_cnt_en1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED [3],clk_cnt_en12_out,\clk_cnt_en1_inferred__1/i__carry_n_2 ,\clk_cnt_en1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_onehot_scl_state[9]_i_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \clk_cnt_en1_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\clk_cnt_en1_inferred__2/i__carry_n_0 ,\clk_cnt_en1_inferred__2/i__carry_n_1 ,\clk_cnt_en1_inferred__2/i__carry_n_2 ,\clk_cnt_en1_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({CLKCNT_n_19,CLKCNT_n_20,1'b0,CLKCNT_n_21}),
        .O(\NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({CLKCNT_n_22,CLKCNT_n_23,CLKCNT_n_24,CLKCNT_n_25}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \clk_cnt_en1_inferred__2/i__carry__0 
       (.CI(\clk_cnt_en1_inferred__2/i__carry_n_0 ),
        .CO({\NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED [3:1],\clk_cnt_en1_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\q_int_reg[0] [8]}),
        .O(\NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,CLKCNT_n_26}));
  CARRY4 clk_cnt_en2_carry
       (.CI(1'b0),
        .CO({NLW_clk_cnt_en2_carry_CO_UNCONNECTED[3],clk_cnt_en2,clk_cnt_en2_carry_n_2,clk_cnt_en2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clk_cnt_en2_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,\FSM_onehot_scl_state_reg[5]_0 }));
  LUT6 #(
    .INIT(64'h88888888BBBB888B)) 
    \cr_i[5]_i_1 
       (.I0(s_axi_wdata),
        .I1(E),
        .I2(Bb),
        .I3(\cr_i_reg[5] ),
        .I4(Q[1]),
        .I5(\cr_i[5]_i_3_n_0 ),
        .O(\WDATA_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \cr_i[5]_i_3 
       (.I0(Tx_data_exists_sgl),
        .I1(dynamic_MSMS),
        .I2(\cr_i_reg[5]_0 ),
        .I3(msms_rst_i),
        .I4(rxCntDone),
        .I5(sm_stop_reg_n_0),
        .O(\cr_i[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \data_i2c_i[7]_i_1 
       (.I0(Ro_prev),
        .I1(scl_falling_edge),
        .I2(state__0[0]),
        .I3(state__0[2]),
        .I4(state__0[1]),
        .O(data_i2c_i0));
  FDRE \data_i2c_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_8),
        .Q(\data_i2c_i_reg[7]_0 [0]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_7),
        .Q(\data_i2c_i_reg[7]_0 [1]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_6),
        .Q(\data_i2c_i_reg[7]_0 [2]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_5),
        .Q(\data_i2c_i_reg[7]_0 [3]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_4),
        .Q(\data_i2c_i_reg[7]_0 [4]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_3),
        .Q(\data_i2c_i_reg[7]_0 [5]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_2),
        .Q(\data_i2c_i_reg[7]_0 [6]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(shift_reg),
        .Q(\data_i2c_i_reg[7]_0 [7]),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hAA8A008000000000)) 
    detect_start_i_1
       (.I0(detect_start_i_2_n_0),
        .I1(scndry_out),
        .I2(sda_rin_d1),
        .I3(\data_int_reg[0] ),
        .I4(detect_start),
        .I5(Q[0]),
        .O(detect_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    detect_start_i_2
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(detect_start_i_2_n_0));
  FDRE detect_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_start_i_1_n_0),
        .Q(detect_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CE020000)) 
    detect_stop_b_i_1
       (.I0(detect_stop_b_reg_n_0),
        .I1(detect_stop_reg_0),
        .I2(detect_stop_b),
        .I3(scndry_out),
        .I4(Q[0]),
        .I5(detect_start),
        .O(detect_stop_b_i_1_n_0));
  FDRE detect_stop_b_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_stop_b_i_1_n_0),
        .Q(detect_stop_b_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F2020000)) 
    detect_stop_i_1
       (.I0(detect_stop_reg_n_0),
        .I1(detect_stop0),
        .I2(detect_stop_reg_0),
        .I3(scndry_out),
        .I4(Q[0]),
        .I5(detect_start),
        .O(detect_stop_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    detect_stop_i_2
       (.I0(msms_d1),
        .I1(msms_d2),
        .O(detect_stop0));
  FDRE detect_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_stop_i_1_n_0),
        .Q(detect_stop_reg_n_0),
        .R(1'b0));
  FDRE dtc_i_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dtc_i_reg_n_0),
        .Q(dtc_i_d1),
        .R(\q_int_reg[8] ));
  FDRE dtc_i_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dtc_i_d1),
        .Q(dtc_i_d2),
        .R(\q_int_reg[8] ));
  FDRE dtc_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_1),
        .Q(dtc_i_reg_n_0),
        .R(\q_int_reg[8] ));
  FDRE dtre_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Dtre),
        .Q(dtre_d1),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h7530)) 
    gen_start_i_1
       (.I0(detect_start),
        .I1(msms_d2),
        .I2(msms_d1),
        .I3(gen_start),
        .O(gen_start_i_1_n_0));
  FDRE gen_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_start_i_1_n_0),
        .Q(gen_start),
        .R(\q_int_reg[8] ));
  FDRE gen_stop_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_stop),
        .Q(gen_stop_d1),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h55750030)) 
    gen_stop_i_1
       (.I0(detect_stop_reg_n_0),
        .I1(msms_d1),
        .I2(msms_d2),
        .I3(arb_lost),
        .I4(gen_stop),
        .O(gen_stop_i_1_n_0));
  FDRE gen_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_stop_i_1_n_0),
        .Q(gen_stop),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    i2c_header_en_i_1
       (.I0(scl_rising_edge),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(i2c_header_en0));
  FDRE i2c_header_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i2c_header_en0),
        .Q(i2c_header_en),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h4F400000)) 
    master_slave_i_1
       (.I0(arb_lost),
        .I1(master_slave),
        .I2(Bb),
        .I3(msms_d1),
        .I4(Q[0]),
        .O(master_slave_i_1_n_0));
  FDRE master_slave_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(master_slave_i_1_n_0),
        .Q(master_slave),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    msms_d1_i_1
       (.I0(msms_d1_i_2_n_0),
        .I1(msms_rst_i),
        .O(msms_d10));
  LUT6 #(
    .INIT(64'hAABAAAAAAABAAABA)) 
    msms_d1_i_2
       (.I0(Q[1]),
        .I1(txer_i_reg_n_0),
        .I2(msms_d1),
        .I3(Msms_set),
        .I4(dtc_i_d2),
        .I5(dtc_i_d1),
        .O(msms_d1_i_2_n_0));
  FDRE msms_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_d10),
        .Q(msms_d1),
        .R(\q_int_reg[8] ));
  FDRE msms_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_d1),
        .Q(msms_d2),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h0000000008FF0800)) 
    msms_rst_i_i_1
       (.I0(msms_rst_i_i_2_n_0),
        .I1(sda_cout_reg),
        .I2(\data_int_reg[0] ),
        .I3(master_slave),
        .I4(msms_rst_i),
        .I5(msms_rst_i_i_3_n_0),
        .O(msms_rst_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0820)) 
    msms_rst_i_i_2
       (.I0(scl_rising_edge),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(msms_rst_i_i_2_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    msms_rst_i_i_3
       (.I0(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(msms_rst_i_i_3_n_0));
  FDRE msms_rst_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_rst_i_i_1_n_0),
        .Q(msms_rst_i),
        .R(1'b0));
  FDRE new_rcv_dta_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(data_i2c_i0),
        .Q(New_rcv_dta),
        .R(\q_int_reg[8] ));
  CARRY4 \next_scl_state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\next_scl_state1_inferred__0/i__carry_n_1 ,\next_scl_state1_inferred__0/i__carry_n_2 ,\next_scl_state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,CLKCNT_n_12,CLKCNT_n_13,CLKCNT_n_14}));
  CARRY4 \next_scl_state1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED [3],\next_scl_state1_inferred__1/i__carry_n_1 ,\next_scl_state1_inferred__1/i__carry_n_2 ,\next_scl_state1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_onehot_scl_state_reg[5]_1 }));
  LUT6 #(
    .INIT(64'h2F222F2F20222020)) 
    rdy_new_xmt_i_i_1
       (.I0(shift_reg_ld_d1),
        .I1(shift_reg_ld),
        .I2(rdy_new_xmt_i_i_2_n_0),
        .I3(detect_start_i_2_n_0),
        .I4(Q[1]),
        .I5(Rdy_new_xmt),
        .O(rdy_new_xmt_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h04)) 
    rdy_new_xmt_i_i_2
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .O(rdy_new_xmt_i_i_2_n_0));
  FDRE rdy_new_xmt_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdy_new_xmt_i_i_1_n_0),
        .Q(Rdy_new_xmt),
        .R(\q_int_reg[8] ));
  FDRE ro_prev_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Ro_prev),
        .Q(ro_prev_d1),
        .R(\q_int_reg[8] ));
  FDRE rsta_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(rsta_d1),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'hF0FF2020)) 
    rsta_tx_under_prev_i_1
       (.I0(Q[3]),
        .I1(rsta_d1),
        .I2(Dtre),
        .I3(dtre_d1),
        .I4(rsta_tx_under_prev),
        .O(rsta_tx_under_prev_i_1_n_0));
  FDRE rsta_tx_under_prev_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rsta_tx_under_prev_i_1_n_0),
        .Q(rsta_tx_under_prev),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    scl_cout_reg_i_1
       (.I0(\FSM_onehot_scl_state[2]_i_4_n_0 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I3(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I4(Ro_prev),
        .O(scl_cout_reg0));
  FDSE scl_cout_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_cout_reg0),
        .Q(scl_cout_reg),
        .S(\q_int_reg[8] ));
  FDRE scl_f_edg_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_falling_edge),
        .Q(scl_f_edg_d1),
        .R(\q_int_reg[8] ));
  FDRE scl_f_edg_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_f_edg_d1),
        .Q(scl_f_edg_d2),
        .R(\q_int_reg[8] ));
  FDRE scl_f_edg_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_f_edg_d2),
        .Q(scl_f_edg_d3),
        .R(\q_int_reg[8] ));
  LUT2 #(
    .INIT(4'h2)) 
    scl_falling_edge_i_1
       (.I0(scl_rin_d1),
        .I1(scndry_out),
        .O(scl_falling_edge0));
  FDRE scl_falling_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_falling_edge0),
        .Q(scl_falling_edge),
        .R(\q_int_reg[8] ));
  FDRE scl_rin_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scndry_out),
        .Q(scl_rin_d1),
        .R(1'b0));
  FDRE scl_rising_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_rising_edge0),
        .Q(scl_rising_edge),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h0004)) 
    scl_t_INST_0
       (.I0(rsta_tx_under_prev),
        .I1(scl_cout_reg),
        .I2(Ro_prev),
        .I3(sda_setup),
        .O(scl_t));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    sda_cout_reg_i_1
       (.I0(sda_cout_reg_i_2_n_0),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(clk_cnt_en11_out),
        .I3(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I4(sda_cout),
        .I5(sda_cout_reg),
        .O(sda_cout_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    sda_cout_reg_i_2
       (.I0(stop_scl_reg_i_2_n_0),
        .I1(\LEVEL_1_GEN.master_sda_reg_n_0 ),
        .I2(Q[3]),
        .I3(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .O(sda_cout_reg_i_2_n_0));
  FDSE sda_cout_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_cout_reg_i_1_n_0),
        .Q(sda_cout_reg),
        .S(\q_int_reg[8] ));
  FDRE sda_rin_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_int_reg[0] ),
        .Q(sda_rin_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    sda_sample_i_1
       (.I0(\data_int_reg[0] ),
        .I1(scl_rising_edge),
        .I2(sda_sample),
        .O(sda_sample_i_1_n_0));
  FDRE sda_sample_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_sample_i_1_n_0),
        .Q(sda_sample),
        .R(\q_int_reg[8] ));
  CARRY4 \sda_setup0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED [3],\sda_setup0_inferred__0/i__carry_n_1 ,\sda_setup0_inferred__0/i__carry_n_2 ,\sda_setup0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,SETUP_CNT_n_0,SETUP_CNT_n_1,SETUP_CNT_n_2}));
  FDRE sda_setup_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SETUP_CNT_n_3),
        .Q(sda_setup),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'h0000EFE0)) 
    sda_t_INST_0
       (.I0(arb_lost),
        .I1(sda_cout_reg),
        .I2(master_slave),
        .I3(slave_sda_reg_n_0),
        .I4(stop_scl_reg),
        .O(sda_t));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    shift_reg_en_i_1
       (.I0(master_slave),
        .I1(scl_rising_edge),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(state__0[2]),
        .I5(shift_reg_en_i_2_n_0),
        .O(shift_reg_en0));
  LUT6 #(
    .INIT(64'h0000045000000400)) 
    shift_reg_en_i_2
       (.I0(detect_start),
        .I1(scl_rising_edge),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(state__0[0]),
        .I5(scl_f_edg_d2),
        .O(shift_reg_en_i_2_n_0));
  FDRE shift_reg_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_en0),
        .Q(shift_reg_en),
        .R(\q_int_reg[8] ));
  FDRE shift_reg_ld_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_ld),
        .Q(shift_reg_ld_d1),
        .R(\q_int_reg[8] ));
  FDRE shift_reg_ld_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_ld0),
        .Q(shift_reg_ld),
        .R(\q_int_reg[8] ));
  FDSE slave_sda_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CDATA_REG_n_0),
        .Q(slave_sda_reg_n_0),
        .S(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h00000000BA8A0000)) 
    sm_stop_i_1
       (.I0(sm_stop_reg_n_0),
        .I1(sm_stop_i_2_n_0),
        .I2(sm_stop_i_3_n_0),
        .I3(master_slave),
        .I4(Q[0]),
        .I5(detect_stop_reg_n_0),
        .O(sm_stop_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF0DFFFFFFFFFF)) 
    sm_stop_i_2
       (.I0(ro_prev_d1),
        .I1(Ro_prev),
        .I2(scl_f_edg_d2),
        .I3(sda_sample),
        .I4(arb_lost),
        .I5(master_slave),
        .O(sm_stop_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h42)) 
    sm_stop_i_3
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .O(sm_stop_i_3_n_0));
  FDRE sm_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sm_stop_i_1_n_0),
        .Q(sm_stop_reg_n_0),
        .R(1'b0));
  FDRE srw_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_7),
        .Q(srw_i_reg_0),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h0E0E0EFF0E0E0E00)) 
    stop_scl_reg_i_1
       (.I0(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I2(stop_scl_reg_i_2_n_0),
        .I3(CLKCNT_n_15),
        .I4(sda_cout),
        .I5(stop_scl_reg),
        .O(stop_scl_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h626262FF)) 
    stop_scl_reg_i_2
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .I3(gen_stop),
        .I4(sm_stop_reg_n_0),
        .O(stop_scl_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF40)) 
    stop_scl_reg_i_3
       (.I0(stop_scl_reg_i_4_n_0),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(clk_cnt_en11_out),
        .I3(detect_stop_b),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I5(\FSM_onehot_scl_state[9]_i_6_n_0 ),
        .O(sda_cout));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    stop_scl_reg_i_4
       (.I0(arb_lost),
        .I1(stop_scl_reg),
        .I2(Q[3]),
        .O(stop_scl_reg_i_4_n_0));
  FDRE stop_scl_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(stop_scl_reg_i_1_n_0),
        .Q(stop_scl_reg),
        .R(\q_int_reg[8] ));
  CARRY4 stop_start_wait1_carry
       (.CI(1'b0),
        .CO({NLW_stop_start_wait1_carry_CO_UNCONNECTED[3],stop_start_wait1,stop_start_wait1_carry_n_2,stop_start_wait1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_stop_start_wait1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,CLKCNT_n_9,CLKCNT_n_10,CLKCNT_n_11}));
  FDRE tx_under_prev_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_under_prev),
        .Q(tx_under_prev_d1),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'hEEEAAAAA)) 
    tx_under_prev_i_i_1
       (.I0(tx_under_prev_i0),
        .I1(Dtre),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(Tx_under_prev),
        .O(tx_under_prev_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h0800000000000800)) 
    tx_under_prev_i_i_2
       (.I0(sm_stop_i_3_n_0),
        .I1(scl_falling_edge),
        .I2(gen_stop),
        .I3(Dtre),
        .I4(Aas),
        .I5(srw_i_reg_0),
        .O(tx_under_prev_i0));
  FDRE tx_under_prev_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tx_under_prev_i_i_1_n_0),
        .Q(Tx_under_prev),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hCF55C00000000000)) 
    txer_edge_i_1
       (.I0(scl_f_edg_d2),
        .I1(sda_sample),
        .I2(txer_edge_i_2_n_0),
        .I3(scl_falling_edge),
        .I4(D[2]),
        .I5(Q[0]),
        .O(txer_edge_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h38)) 
    txer_edge_i_2
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .O(txer_edge_i_2_n_0));
  FDRE txer_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(txer_edge_i_1_n_0),
        .Q(D[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEBFBFFFF28080000)) 
    txer_i_i_1
       (.I0(sda_sample),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(scl_falling_edge),
        .I5(txer_i_reg_n_0),
        .O(txer_i_i_1_n_0));
  FDRE txer_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(txer_i_i_1_n_0),
        .Q(txer_i_reg_n_0),
        .R(\q_int_reg[8] ));
endmodule

(* ORIG_REF_NAME = "interrupt_control" *) 
module zxnexys_zxrtc_0_0_interrupt_control
   (\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ,
    p_1_in16_in,
    p_1_in13_in,
    p_1_in10_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    Q,
    SR,
    irpt_wrack,
    s_axi_aclk,
    Bus_RNW_reg,
    p_26_in,
    IIC2Bus_IntrEvent,
    s_axi_wdata,
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ,
    E);
  output \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ;
  output p_1_in16_in;
  output p_1_in13_in;
  output p_1_in10_in;
  output p_1_in7_in;
  output p_1_in4_in;
  output p_1_in1_in;
  output p_1_in;
  output [7:0]Q;
  input [0:0]SR;
  input irpt_wrack;
  input s_axi_aclk;
  input Bus_RNW_reg;
  input p_26_in;
  input [6:0]IIC2Bus_IntrEvent;
  input [7:0]s_axi_wdata;
  input [0:0]\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ;
  input [0:0]E;

  wire Bus_RNW_reg;
  wire [0:0]E;
  wire \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ;
  wire [0:0]\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire [7:0]Q;
  wire [0:0]SR;
  wire irpt_wrack;
  wire irpt_wrack_d1;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_26_in;
  wire s_axi_aclk;
  wire [7:0]s_axi_wdata;

  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[6]),
        .I4(s_axi_wdata[0]),
        .I5(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ),
        .O(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ),
        .Q(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[5]),
        .I4(s_axi_wdata[1]),
        .I5(p_1_in16_in),
        .O(\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ),
        .Q(p_1_in16_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[4]),
        .I4(s_axi_wdata[2]),
        .I5(p_1_in13_in),
        .O(\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ),
        .Q(p_1_in13_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[3]),
        .I4(s_axi_wdata[3]),
        .I5(p_1_in10_in),
        .O(\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ),
        .Q(p_1_in10_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[2]),
        .I4(s_axi_wdata[4]),
        .I5(p_1_in7_in),
        .O(\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ),
        .Q(p_1_in7_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ),
        .I4(s_axi_wdata[5]),
        .I5(p_1_in4_in),
        .O(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ),
        .Q(p_1_in4_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[1]),
        .I4(s_axi_wdata[6]),
        .I5(p_1_in1_in),
        .O(\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ),
        .Q(p_1_in1_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[0]),
        .I4(s_axi_wdata[7]),
        .I5(p_1_in),
        .O(\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ),
        .Q(p_1_in),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE irpt_wrack_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(irpt_wrack),
        .Q(irpt_wrack_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "read" *) 
module zxnexys_zxrtc_0_0_read
   (RREADY_reg_0,
    s_axi_arvalid,
    rtc_ready_reg,
    D,
    \FSM_onehot_cState_reg[4]_0 ,
    \FSM_sequential_cState_reg[0] ,
    \ARADDR_reg[8]_0 ,
    clk_peripheral,
    Q,
    rtc_ready_reg_0,
    rtc_ready_reg_1,
    p_1_in,
    \wr_data_reg[7] ,
    \wr_data_reg[6] ,
    \wr_data_reg[6]_0 ,
    \wr_data_reg[6]_1 ,
    \wr_data_reg[5] ,
    \FSM_onehot_cState_reg[4]_1 ,
    s_axi_rvalid,
    s_axi_arready,
    \FSM_sequential_cState_reg[1] ,
    \FSM_sequential_cState_reg[1]_0 ,
    \FSM_sequential_cState_reg[1]_1 ,
    wr_ack,
    \FSM_sequential_cState_reg[1]_2 ,
    \FSM_sequential_cState_reg[1]_3 ,
    \FSM_sequential_cState_reg[1]_4 ,
    \FSM_sequential_cState[1]_i_2_0 ,
    \FSM_sequential_cState[1]_i_5_0 ,
    reset,
    \ARADDR_reg[8]_1 ,
    \dato_reg[7]_0 );
  output RREADY_reg_0;
  output s_axi_arvalid;
  output rtc_ready_reg;
  output [7:0]D;
  output [0:0]\FSM_onehot_cState_reg[4]_0 ;
  output [0:0]\FSM_sequential_cState_reg[0] ;
  output [4:0]\ARADDR_reg[8]_0 ;
  input clk_peripheral;
  input [5:0]Q;
  input rtc_ready_reg_0;
  input rtc_ready_reg_1;
  input [10:0]p_1_in;
  input \wr_data_reg[7] ;
  input \wr_data_reg[6] ;
  input \wr_data_reg[6]_0 ;
  input \wr_data_reg[6]_1 ;
  input \wr_data_reg[5] ;
  input \FSM_onehot_cState_reg[4]_1 ;
  input s_axi_rvalid;
  input s_axi_arready;
  input \FSM_sequential_cState_reg[1] ;
  input \FSM_sequential_cState_reg[1]_0 ;
  input \FSM_sequential_cState_reg[1]_1 ;
  input wr_ack;
  input \FSM_sequential_cState_reg[1]_2 ;
  input \FSM_sequential_cState_reg[1]_3 ;
  input \FSM_sequential_cState_reg[1]_4 ;
  input \FSM_sequential_cState[1]_i_2_0 ;
  input [0:0]\FSM_sequential_cState[1]_i_5_0 ;
  input reset;
  input [4:0]\ARADDR_reg[8]_1 ;
  input [7:0]\dato_reg[7]_0 ;

  wire [4:0]\ARADDR_reg[8]_0 ;
  wire [4:0]\ARADDR_reg[8]_1 ;
  wire ARVALID_i_1_n_0;
  wire [7:0]D;
  wire \FSM_onehot_cState[0]_i_1_n_0 ;
  wire \FSM_onehot_cState[1]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[2]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[3]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[4]_i_1__0_n_0 ;
  wire [0:0]\FSM_onehot_cState_reg[4]_0 ;
  wire \FSM_onehot_cState_reg[4]_1 ;
  wire \FSM_onehot_cState_reg_n_0_[0] ;
  wire \FSM_onehot_cState_reg_n_0_[1] ;
  wire \FSM_onehot_cState_reg_n_0_[2] ;
  wire \FSM_onehot_cState_reg_n_0_[3] ;
  wire \FSM_sequential_cState[1]_i_2_0 ;
  wire \FSM_sequential_cState[1]_i_2_n_0 ;
  wire [0:0]\FSM_sequential_cState[1]_i_5_0 ;
  wire \FSM_sequential_cState[1]_i_5_n_0 ;
  wire \FSM_sequential_cState[1]_i_6_n_0 ;
  wire \FSM_sequential_cState[1]_i_8_n_0 ;
  wire \FSM_sequential_cState[1]_i_9_n_0 ;
  wire [0:0]\FSM_sequential_cState_reg[0] ;
  wire \FSM_sequential_cState_reg[1] ;
  wire \FSM_sequential_cState_reg[1]_0 ;
  wire \FSM_sequential_cState_reg[1]_1 ;
  wire \FSM_sequential_cState_reg[1]_2 ;
  wire \FSM_sequential_cState_reg[1]_3 ;
  wire \FSM_sequential_cState_reg[1]_4 ;
  wire [5:0]Q;
  wire RREADY_i_1_n_0;
  wire RREADY_reg_0;
  wire clk_peripheral;
  wire [6:0]dato;
  wire [7:0]\dato_reg[7]_0 ;
  wire [10:0]p_1_in;
  wire reset;
  wire [7:7]rtc_dati;
  wire rtc_ready_i_2_n_0;
  wire rtc_ready_reg;
  wire rtc_ready_reg_0;
  wire rtc_ready_reg_1;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_rvalid;
  wire wr_ack;
  wire \wr_data_reg[5] ;
  wire \wr_data_reg[6] ;
  wire \wr_data_reg[6]_0 ;
  wire \wr_data_reg[6]_1 ;
  wire \wr_data_reg[7] ;

  FDRE \ARADDR_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [0]),
        .Q(\ARADDR_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \ARADDR_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [1]),
        .Q(\ARADDR_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \ARADDR_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [2]),
        .Q(\ARADDR_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \ARADDR_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [3]),
        .Q(\ARADDR_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \ARADDR_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [4]),
        .Q(\ARADDR_reg[8]_0 [4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCDCC)) 
    ARVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[2] ),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .O(ARVALID_i_1_n_0));
  FDRE ARVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(ARVALID_i_1_n_0),
        .Q(s_axi_arvalid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \FSM_onehot_cState[0]_i_1 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .O(\FSM_onehot_cState[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[1]_i_1__0 
       (.I0(s_axi_arready),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .I3(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[2]_i_1__0 
       (.I0(s_axi_rvalid),
        .I1(\FSM_onehot_cState_reg_n_0_[2] ),
        .I2(s_axi_arready),
        .I3(\FSM_onehot_cState_reg_n_0_[1] ),
        .O(\FSM_onehot_cState[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[3]_i_1__0 
       (.I0(RREADY_reg_0),
        .I1(\FSM_onehot_cState_reg_n_0_[3] ),
        .I2(s_axi_rvalid),
        .I3(\FSM_onehot_cState_reg_n_0_[2] ),
        .O(\FSM_onehot_cState[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_cState[4]_i_1__0 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(\FSM_onehot_cState_reg[4]_1 ),
        .I2(RREADY_reg_0),
        .I3(\FSM_onehot_cState_reg_n_0_[3] ),
        .O(\FSM_onehot_cState[4]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\FSM_onehot_cState[0]_i_1_n_0 ),
        .PRE(reset),
        .Q(\FSM_onehot_cState_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[4]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEAEFE)) 
    \FSM_sequential_cState[1]_i_1 
       (.I0(\FSM_sequential_cState[1]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[1] ),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(\FSM_sequential_cState_reg[1]_0 ),
        .I5(\FSM_sequential_cState[1]_i_5_n_0 ),
        .O(\FSM_sequential_cState_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0D0FF)) 
    \FSM_sequential_cState[1]_i_2 
       (.I0(\FSM_sequential_cState[1]_i_6_n_0 ),
        .I1(\FSM_sequential_cState_reg[1]_1 ),
        .I2(Q[1]),
        .I3(wr_ack),
        .I4(\FSM_sequential_cState_reg[1]_2 ),
        .I5(\FSM_sequential_cState_reg[1]_3 ),
        .O(\FSM_sequential_cState[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFABAFAAAAABAAA)) 
    \FSM_sequential_cState[1]_i_5 
       (.I0(\FSM_sequential_cState[1]_i_8_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(\FSM_sequential_cState[1]_i_9_n_0 ),
        .I5(\FSM_sequential_cState_reg[1]_4 ),
        .O(\FSM_sequential_cState[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFBC)) 
    \FSM_sequential_cState[1]_i_6 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(\FSM_sequential_cState[1]_i_2_0 ),
        .O(\FSM_sequential_cState[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BE82)) 
    \FSM_sequential_cState[1]_i_8 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\FSM_sequential_cState[1]_i_5_0 ),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\FSM_sequential_cState[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \FSM_sequential_cState[1]_i_9 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[3]),
        .I2(\FSM_sequential_cState[1]_i_5_0 ),
        .I3(Q[4]),
        .O(\FSM_sequential_cState[1]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    RREADY_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[3] ),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .I3(RREADY_reg_0),
        .O(RREADY_i_1_n_0));
  FDRE RREADY_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(RREADY_i_1_n_0),
        .Q(RREADY_reg_0),
        .R(1'b0));
  FDRE \dato_reg[0] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [0]),
        .Q(dato[0]),
        .R(1'b0));
  FDRE \dato_reg[1] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [1]),
        .Q(dato[1]),
        .R(1'b0));
  FDRE \dato_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [2]),
        .Q(dato[2]),
        .R(1'b0));
  FDRE \dato_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [3]),
        .Q(dato[3]),
        .R(1'b0));
  FDRE \dato_reg[4] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [4]),
        .Q(dato[4]),
        .R(1'b0));
  FDRE \dato_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [5]),
        .Q(dato[5]),
        .R(1'b0));
  FDRE \dato_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [6]),
        .Q(dato[6]),
        .R(1'b0));
  FDRE \dato_reg[7] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [7]),
        .Q(rtc_dati),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    rtc_ready_i_1
       (.I0(rtc_ready_i_2_n_0),
        .I1(rtc_ready_reg_0),
        .I2(rtc_ready_reg_1),
        .O(rtc_ready_reg));
  LUT6 #(
    .INIT(64'h0040044050405040)) 
    rtc_ready_i_2
       (.I0(Q[0]),
        .I1(rtc_dati),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(dato[2]),
        .I5(dato[6]),
        .O(rtc_ready_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[0]_i_1 
       (.I0(dato[0]),
        .I1(Q[5]),
        .I2(p_1_in[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[1]_i_1 
       (.I0(dato[1]),
        .I1(Q[5]),
        .I2(p_1_in[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[2]_i_1 
       (.I0(dato[2]),
        .I1(Q[5]),
        .I2(p_1_in[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \wr_data[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(Q[5]),
        .I2(dato[3]),
        .I3(\wr_data_reg[6]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \wr_data[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(Q[5]),
        .I2(dato[4]),
        .I3(\wr_data_reg[6]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hE20000E2E2E2E2E2)) 
    \wr_data[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(Q[5]),
        .I2(dato[5]),
        .I3(p_1_in[9]),
        .I4(p_1_in[8]),
        .I5(\wr_data_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000B8B8B800)) 
    \wr_data[6]_i_1 
       (.I0(dato[6]),
        .I1(Q[5]),
        .I2(p_1_in[6]),
        .I3(\wr_data_reg[6] ),
        .I4(\wr_data_reg[6]_0 ),
        .I5(\wr_data_reg[6]_1 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wr_data[7]_i_1 
       (.I0(p_1_in[7]),
        .I1(Q[5]),
        .I2(rtc_dati),
        .I3(p_1_in[10]),
        .I4(\wr_data_reg[7] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "reg_interface" *) 
module zxnexys_zxrtc_0_0_reg_interface
   (IIC2Bus_IntrEvent,
    Q,
    Dtre,
    Tx_fifo_wr,
    Tx_fifo_rd,
    Tx_fifo_rst,
    new_rcv_dta_d1,
    Rc_fifo_wr,
    Rc_fifo_rd,
    \sr_i_reg[1]_0 ,
    \GPO_GEN.gpo_i_reg[31]_0 ,
    Msms_set,
    D,
    D_0,
    Tx_fifo_wr_d_reg,
    firstDynStartSeen_reg,
    p_3_in,
    \cr_i_reg[7]_0 ,
    \cr_i_reg[3]_0 ,
    S,
    \timing_param_tsusto_i_reg[7]_0 ,
    \timing_param_tsusta_i_reg[7]_0 ,
    \timing_param_tsusta_i_reg[7]_1 ,
    \timing_param_thddat_i_reg[7]_0 ,
    \timing_param_thddat_i_reg[7]_1 ,
    \timing_param_tlow_i_reg[8]_0 ,
    \timing_param_tlow_i_reg[7]_0 ,
    \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ,
    \GPO_GEN.gpo_i_reg[31]_1 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ,
    \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ,
    D_1,
    \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ,
    \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ,
    Bus2IIC_Reset,
    p_0_in,
    s_axi_aclk,
    \FIFO_GEN_DTR.dtre_i_reg_0 ,
    Bus2IIC_WrCE,
    Rdy_new_xmt,
    New_rcv_dta,
    Rc_fifo_wr0,
    Bus2IIC_RdCE,
    Aas,
    \GPO_GEN.gpo_i_reg[31]_2 ,
    \RD_FIFO_CNTRL.ro_prev_i_reg_0 ,
    Tx_fifo_rd_d,
    rdCntrFrmTxFifo,
    Data_Exists_DFF,
    Data_Exists_DFF_0,
    Tx_fifo_wr_d,
    Data_Exists_DFF_1,
    s_axi_aresetn,
    firstDynStartSeen,
    firstDynStartSeen_reg_0,
    dynamic_MSMS,
    \LEVEL_1_GEN.master_sda_reg ,
    earlyAckDataState,
    \next_scl_state1_inferred__1/i__carry ,
    \s_axi_rdata_i[0]_i_3 ,
    Rc_fifo_wr_d,
    Rc_fifo_rd_d,
    Data_Exists_DFF_2,
    Rc_Data_Exists,
    \sr_i_reg[1]_1 ,
    s_axi_wdata,
    \cr_i_reg[2]_0 ,
    \IIC2Bus_IntrEvent_reg[0]_0 );
  output [6:0]IIC2Bus_IntrEvent;
  output [7:0]Q;
  output Dtre;
  output Tx_fifo_wr;
  output Tx_fifo_rd;
  output Tx_fifo_rst;
  output new_rcv_dta_d1;
  output Rc_fifo_wr;
  output Rc_fifo_rd;
  output [5:0]\sr_i_reg[1]_0 ;
  output \GPO_GEN.gpo_i_reg[31]_0 ;
  output Msms_set;
  output [0:0]D;
  output D_0;
  output Tx_fifo_wr_d_reg;
  output firstDynStartSeen_reg;
  output p_3_in;
  output \cr_i_reg[7]_0 ;
  output \cr_i_reg[3]_0 ;
  output [2:0]S;
  output [7:0]\timing_param_tsusto_i_reg[7]_0 ;
  output [2:0]\timing_param_tsusta_i_reg[7]_0 ;
  output [7:0]\timing_param_tsusta_i_reg[7]_1 ;
  output [2:0]\timing_param_thddat_i_reg[7]_0 ;
  output [6:0]\timing_param_thddat_i_reg[7]_1 ;
  output [2:0]\timing_param_tlow_i_reg[8]_0 ;
  output [4:0]\timing_param_tlow_i_reg[7]_0 ;
  output \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ;
  output [3:0]\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ;
  output \GPO_GEN.gpo_i_reg[31]_1 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ;
  output \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ;
  output D_1;
  output \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ;
  output \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ;
  input Bus2IIC_Reset;
  input p_0_in;
  input s_axi_aclk;
  input \FIFO_GEN_DTR.dtre_i_reg_0 ;
  input [6:0]Bus2IIC_WrCE;
  input Rdy_new_xmt;
  input New_rcv_dta;
  input Rc_fifo_wr0;
  input [0:0]Bus2IIC_RdCE;
  input Aas;
  input \GPO_GEN.gpo_i_reg[31]_2 ;
  input \RD_FIFO_CNTRL.ro_prev_i_reg_0 ;
  input Tx_fifo_rd_d;
  input rdCntrFrmTxFifo;
  input Data_Exists_DFF;
  input Data_Exists_DFF_0;
  input Tx_fifo_wr_d;
  input Data_Exists_DFF_1;
  input s_axi_aresetn;
  input firstDynStartSeen;
  input firstDynStartSeen_reg_0;
  input [0:0]dynamic_MSMS;
  input \LEVEL_1_GEN.master_sda_reg ;
  input earlyAckDataState;
  input [8:0]\next_scl_state1_inferred__1/i__carry ;
  input [1:0]\s_axi_rdata_i[0]_i_3 ;
  input Rc_fifo_wr_d;
  input Rc_fifo_rd_d;
  input Data_Exists_DFF_2;
  input Rc_Data_Exists;
  input [5:0]\sr_i_reg[1]_1 ;
  input [8:0]s_axi_wdata;
  input [2:0]\cr_i_reg[2]_0 ;
  input [4:0]\IIC2Bus_IntrEvent_reg[0]_0 ;

  wire Aas;
  wire [0:0]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [6:0]Bus2IIC_WrCE;
  wire [0:0]D;
  wire D_0;
  wire D_1;
  wire Data_Exists_DFF;
  wire Data_Exists_DFF_0;
  wire Data_Exists_DFF_1;
  wire Data_Exists_DFF_2;
  wire Dtre;
  wire \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ;
  wire \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ;
  wire \FIFO_GEN_DTR.dtre_i_reg_0 ;
  wire \GPO_GEN.gpo_i_reg[31]_0 ;
  wire \GPO_GEN.gpo_i_reg[31]_1 ;
  wire \GPO_GEN.gpo_i_reg[31]_2 ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire [4:0]\IIC2Bus_IntrEvent_reg[0]_0 ;
  wire \LEVEL_1_GEN.master_sda_reg ;
  wire Msms_set;
  wire New_rcv_dta;
  wire [7:0]Q;
  wire \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ;
  wire \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ;
  wire [3:0]\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg_0 ;
  wire Rc_Data_Exists;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr0;
  wire Rc_fifo_wr_d;
  wire Rdy_new_xmt;
  wire [2:0]S;
  wire [8:0]Timing_param_thddat;
  wire [8:0]Timing_param_tlow;
  wire [8:8]Timing_param_tsusta;
  wire [8:8]Timing_param_tsusto;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire Tx_fifo_wr_d_reg;
  wire [2:0]\cr_i_reg[2]_0 ;
  wire \cr_i_reg[3]_0 ;
  wire \cr_i_reg[7]_0 ;
  wire [0:0]dynamic_MSMS;
  wire earlyAckDataState;
  wire firstDynStartSeen;
  wire firstDynStartSeen_reg;
  wire firstDynStartSeen_reg_0;
  wire msms_d1;
  wire msms_set_i_i_1_n_0;
  wire new_rcv_dta_d1;
  wire [8:0]\next_scl_state1_inferred__1/i__carry ;
  wire p_0_in;
  wire p_3_in;
  wire rdCntrFrmTxFifo;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]\s_axi_rdata_i[0]_i_3 ;
  wire [8:0]s_axi_wdata;
  wire [7:7]sr_i;
  wire [5:0]\sr_i_reg[1]_0 ;
  wire [5:0]\sr_i_reg[1]_1 ;
  wire [2:0]\timing_param_thddat_i_reg[7]_0 ;
  wire [6:0]\timing_param_thddat_i_reg[7]_1 ;
  wire [4:0]\timing_param_tlow_i_reg[7]_0 ;
  wire [2:0]\timing_param_tlow_i_reg[8]_0 ;
  wire [2:0]\timing_param_tsusta_i_reg[7]_0 ;
  wire [7:0]\timing_param_tsusta_i_reg[7]_1 ;
  wire [7:0]\timing_param_tsusto_i_reg[7]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_4 
       (.I0(Tx_fifo_wr),
        .I1(Tx_fifo_wr_d),
        .O(\FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_4__0 
       (.I0(Rc_fifo_rd),
        .I1(Rc_fifo_rd_d),
        .O(\RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_5 
       (.I0(Rc_fifo_wr),
        .I1(Rc_fifo_wr_d),
        .O(\RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFB0000AAAA)) 
    Data_Exists_DFF_i_1
       (.I0(Tx_fifo_wr_d_reg),
        .I1(Tx_fifo_rd),
        .I2(Tx_fifo_rd_d),
        .I3(rdCntrFrmTxFifo),
        .I4(Data_Exists_DFF),
        .I5(Data_Exists_DFF_0),
        .O(D_0));
  LUT6 #(
    .INIT(64'hFFFFF2FF00002222)) 
    Data_Exists_DFF_i_1__1
       (.I0(Rc_fifo_wr),
        .I1(Rc_fifo_wr_d),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_fifo_rd),
        .I4(Data_Exists_DFF_2),
        .I5(Rc_Data_Exists),
        .O(D_1));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    Data_Exists_DFF_i_2
       (.I0(Tx_fifo_wr_d),
        .I1(Tx_fifo_wr),
        .I2(Data_Exists_DFF_1),
        .I3(s_axi_aresetn),
        .I4(Tx_fifo_rst),
        .O(Tx_fifo_wr_d_reg));
  FDRE \FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(IIC2Bus_IntrEvent[0]),
        .R(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.Tx_fifo_rd_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rdy_new_xmt),
        .Q(Tx_fifo_rd),
        .R(Bus2IIC_Reset));
  FDSE \FIFO_GEN_DTR.Tx_fifo_rst_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Tx_fifo_rst),
        .S(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.Tx_fifo_wr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IIC_WrCE[5]),
        .Q(Tx_fifo_wr),
        .R(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.dtre_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FIFO_GEN_DTR.dtre_i_reg_0 ),
        .Q(Dtre),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_scl_state[9]_i_1 
       (.I0(Q[0]),
        .O(\cr_i_reg[7]_0 ));
  FDRE \GPO_GEN.gpo_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GPO_GEN.gpo_i_reg[31]_2 ),
        .Q(\GPO_GEN.gpo_i_reg[31]_0 ),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [4]),
        .Q(IIC2Bus_IntrEvent[6]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [3]),
        .Q(IIC2Bus_IntrEvent[5]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [2]),
        .Q(IIC2Bus_IntrEvent[4]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(IIC2Bus_IntrEvent[3]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [1]),
        .Q(IIC2Bus_IntrEvent[2]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [0]),
        .Q(IIC2Bus_IntrEvent[1]),
        .R(Bus2IIC_Reset));
  LUT3 #(
    .INIT(8'hEA)) 
    \LEVEL_1_GEN.master_sda_i_2 
       (.I0(Q[4]),
        .I1(\LEVEL_1_GEN.master_sda_reg ),
        .I2(earlyAckDataState),
        .O(\cr_i_reg[3]_0 ));
  FDRE \RD_FIFO_CNTRL.Rc_fifo_rd_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IIC_RdCE),
        .Q(Rc_fifo_rd),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.Rc_fifo_wr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_wr0),
        .Q(Rc_fifo_wr),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[3]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [3]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[2]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[1]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[0]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.ro_prev_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_FIFO_CNTRL.ro_prev_i_reg_0 ),
        .Q(D),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    callingReadAccess_i_1
       (.I0(Tx_fifo_rd),
        .I1(Tx_fifo_rd_d),
        .I2(\FIFO_GEN_DTR.dtre_i_reg_0 ),
        .I3(dynamic_MSMS),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_1
       (.I0(\timing_param_thddat_i_reg[7]_1 [6]),
        .I1(\next_scl_state1_inferred__1/i__carry [7]),
        .I2(\next_scl_state1_inferred__1/i__carry [8]),
        .I3(Timing_param_thddat[8]),
        .I4(\next_scl_state1_inferred__1/i__carry [6]),
        .I5(\timing_param_thddat_i_reg[7]_1 [5]),
        .O(\timing_param_thddat_i_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_2
       (.I0(\timing_param_thddat_i_reg[7]_1 [4]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [4]),
        .I3(\timing_param_thddat_i_reg[7]_1 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(\timing_param_thddat_i_reg[7]_1 [2]),
        .O(\timing_param_thddat_i_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_3
       (.I0(\timing_param_thddat_i_reg[7]_1 [1]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(Timing_param_thddat[0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_thddat_i_reg[7]_1 [0]),
        .O(\timing_param_thddat_i_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cr_i[5]_i_4 
       (.I0(Tx_fifo_rd),
        .I1(Tx_fifo_rd_d),
        .O(\FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ));
  FDRE \cr_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [2]),
        .Q(Q[5]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [1]),
        .Q(Q[3]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [0]),
        .Q(Q[2]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'h00B0)) 
    firstDynStartSeen_i_1
       (.I0(firstDynStartSeen),
        .I1(firstDynStartSeen_reg_0),
        .I2(Q[2]),
        .I3(Tx_fifo_rst),
        .O(firstDynStartSeen_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(Timing_param_tsusto),
        .I1(\next_scl_state1_inferred__1/i__carry [8]),
        .I2(\next_scl_state1_inferred__1/i__carry [6]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [6]),
        .I4(\next_scl_state1_inferred__1/i__carry [7]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__1
       (.I0(\timing_param_tsusta_i_reg[7]_1 [7]),
        .I1(\next_scl_state1_inferred__1/i__carry [7]),
        .I2(\next_scl_state1_inferred__1/i__carry [8]),
        .I3(Timing_param_tsusta),
        .I4(\next_scl_state1_inferred__1/i__carry [6]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [6]),
        .O(\timing_param_tsusta_i_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__2
       (.I0(Timing_param_tlow[8]),
        .I1(\next_scl_state1_inferred__1/i__carry [8]),
        .I2(\next_scl_state1_inferred__1/i__carry [6]),
        .I3(\timing_param_tlow_i_reg[7]_0 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [7]),
        .I5(\timing_param_tlow_i_reg[7]_0 [4]),
        .O(\timing_param_tlow_i_reg[8]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__1
       (.I0(\timing_param_tsusto_i_reg[7]_0 [5]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [4]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [4]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__2
       (.I0(\timing_param_tsusta_i_reg[7]_1 [5]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [3]),
        .I3(\timing_param_tsusta_i_reg[7]_1 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [4]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [4]),
        .O(\timing_param_tsusta_i_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__3
       (.I0(\timing_param_tlow_i_reg[7]_0 [1]),
        .I1(\next_scl_state1_inferred__1/i__carry [4]),
        .I2(\next_scl_state1_inferred__1/i__carry [5]),
        .I3(\timing_param_tlow_i_reg[7]_0 [2]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(Timing_param_tlow[3]),
        .O(\timing_param_tlow_i_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\timing_param_tsusto_i_reg[7]_0 [2]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\timing_param_tsusta_i_reg[7]_1 [2]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(\timing_param_tsusta_i_reg[7]_1 [0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [1]),
        .O(\timing_param_tsusta_i_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__3
       (.I0(\timing_param_tlow_i_reg[7]_0 [0]),
        .I1(\next_scl_state1_inferred__1/i__carry [1]),
        .I2(\next_scl_state1_inferred__1/i__carry [2]),
        .I3(Timing_param_tlow[2]),
        .I4(\next_scl_state1_inferred__1/i__carry [0]),
        .I5(Timing_param_tlow[0]),
        .O(\timing_param_tlow_i_reg[8]_0 [0]));
  FDRE msms_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(msms_d1),
        .R(Bus2IIC_Reset));
  LUT5 #(
    .INIT(32'hCE0C0A00)) 
    msms_set_i_i_1
       (.I0(D),
        .I1(\sr_i_reg[1]_1 [1]),
        .I2(Q[2]),
        .I3(msms_d1),
        .I4(Msms_set),
        .O(msms_set_i_i_1_n_0));
  FDRE msms_set_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_set_i_i_1_n_0),
        .Q(Msms_set),
        .R(Bus2IIC_Reset));
  FDRE new_rcv_dta_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(New_rcv_dta),
        .Q(new_rcv_dta_d1),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[0]_i_5 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [0]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[0]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[0]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[0]_i_6 
       (.I0(\GPO_GEN.gpo_i_reg[31]_0 ),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_thddat[0]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(sr_i),
        .O(\GPO_GEN.gpo_i_reg[31]_1 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \s_axi_rdata_i[2]_i_5 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [2]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[2]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[2]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[3]_i_3 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [3]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[3]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[3]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ));
  FDRE \sr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [5]),
        .Q(\sr_i_reg[1]_0 [5]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [4]),
        .Q(\sr_i_reg[1]_0 [4]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [3]),
        .Q(\sr_i_reg[1]_0 [3]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [2]),
        .Q(\sr_i_reg[1]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [1]),
        .Q(\sr_i_reg[1]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Aas),
        .Q(\sr_i_reg[1]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [0]),
        .Q(sr_i),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_thddat_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[0]),
        .Q(Timing_param_thddat[0]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_thddat_i_reg[7]_1 [0]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_thddat_i_reg[7]_1 [1]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_thddat_i_reg[7]_1 [2]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_thddat_i_reg[7]_1 [3]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_thddat_i_reg[7]_1 [4]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_thddat_i_reg[7]_1 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_thddat_i_reg[7]_1 [6]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_thddat[8]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[0]),
        .Q(Timing_param_tlow[0]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tlow_i_reg[7]_0 [0]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[2]),
        .Q(Timing_param_tlow[2]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[3]),
        .Q(Timing_param_tlow[3]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tlow_i_reg[7]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tlow_i_reg[7]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tlow_i_reg[7]_0 [3]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tlow_i_reg[7]_0 [4]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tlow[8]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [0]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [1]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [3]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [4]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [6]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [7]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tsusta),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [1]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [3]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [4]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [6]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [7]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tsusto),
        .R(Bus2IIC_Reset));
endmodule

(* ORIG_REF_NAME = "registers" *) 
module zxnexys_zxrtc_0_0_registers
   (update_i_reg_0,
    \data_reg[1][6]_0 ,
    \data_reg[4][0]_0 ,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][0]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[2][0]_0 ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6]_0 ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_0 ,
    \data_reg[0][0]_0 ,
    \data_reg[0][7]_0 ,
    \goreg_bm.dout_i_reg[11] ,
    \data_reg[5][0]_0 ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_0 ,
    \data_reg[3][2]_0 ,
    \data_reg[3][1]_0 ,
    \data_reg[3][0]_0 ,
    wr_en,
    \refresh_reg[6]_inv_0 ,
    update_i_reg_1,
    update_i_reg_2,
    update_i_reg_3,
    update_i_reg_4,
    \guf.guf1.underflow_i_reg ,
    Q,
    \guf.guf1.underflow_i_reg_0 ,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[8]_0 ,
    \goreg_bm.dout_i_reg[12] ,
    \guf.guf1.underflow_i_reg_1 ,
    \refresh_reg[3]_0 ,
    \data_reg[5][2]_0 ,
    \guf.guf1.underflow_i_reg_2 ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[5] ,
    \goreg_bm.dout_i_reg[9] ,
    \data_reg[6][4]_0 ,
    \data_reg[5][4]_1 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[8]_1 ,
    update_i_reg_5,
    \goreg_bm.dout_i_reg[8]_2 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \data_reg[0][0]_1 ,
    \refresh_reg[1]_0 ,
    \goreg_bm.dout_i_reg[13] ,
    \goreg_bm.dout_i_reg[12]_1 ,
    update_t_reg,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \data_reg[1][5]_0 ,
    update_t_reg_0,
    update_t_reg_1,
    \data_reg[2][4]_1 ,
    \data_reg[2][2]_0 ,
    \data_reg[2][1]_0 ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[3] ,
    \data_reg[5][0]_1 ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[8]_3 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[9]_2 ,
    \goreg_bm.dout_i_reg[9]_3 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \goreg_bm.dout_i_reg[12]_3 ,
    \goreg_bm.dout_i_reg[8]_4 ,
    \goreg_bm.dout_i_reg[10]_0 ,
    \goreg_bm.dout_i_reg[8]_5 ,
    \goreg_bm.dout_i_reg[10]_1 ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \goreg_bm.dout_i_reg[10]_2 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \goreg_bm.dout_i_reg[10]_3 ,
    \goreg_bm.dout_i_reg[9]_4 ,
    \goreg_bm.dout_i_reg[8]_6 ,
    \goreg_bm.dout_i_reg[12]_4 ,
    \goreg_bm.dout_i_reg[9]_5 ,
    \guf.guf1.underflow_i_reg_3 ,
    \goreg_bm.dout_i_reg[9]_6 ,
    \goreg_bm.dout_i_reg[8]_7 ,
    \goreg_bm.dout_i_reg[8]_8 ,
    \goreg_bm.dout_i_reg[10]_4 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[10]_5 ,
    \goreg_bm.dout_i_reg[8]_9 ,
    \goreg_bm.dout_i_reg[10]_6 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \guf.guf1.underflow_i_reg_4 ,
    \cnt_reg[2] ,
    \wr_data_reg[14]_0 ,
    update_i_reg_6,
    clk_peripheral,
    \data_reg[4][0]_1 ,
    \data_reg[4][7]_1 ,
    \data_reg[4][6]_1 ,
    \data_reg[4][5]_1 ,
    \data_reg[4][4]_1 ,
    \data_reg[1][0]_1 ,
    \data_reg[1][7]_1 ,
    \data_reg[1][6]_1 ,
    \data_reg[1][5]_1 ,
    \data_reg[1][4]_0 ,
    \data_reg[2][0]_1 ,
    \data_reg[2][7]_1 ,
    \data_reg[2][6]_1 ,
    \data_reg[2][5]_1 ,
    \data_reg[2][4]_2 ,
    \data_reg[0][0]_2 ,
    \data_reg[0][3]_0 ,
    \data_reg[0][0]_3 ,
    \data_reg[0][7]_1 ,
    \data_reg[0][6]_0 ,
    \data_reg[0][5]_0 ,
    \data_reg[0][4]_0 ,
    \data_reg[5][0]_2 ,
    \data_reg[5][7]_1 ,
    \data_reg[5][6]_1 ,
    \data_reg[5][5]_1 ,
    \data_reg[5][4]_2 ,
    \data_reg[3][5]_0 ,
    D,
    \data_reg[3][2]_1 ,
    \data_reg[3][1]_1 ,
    \data_reg[3][0]_1 ,
    underflow,
    dout,
    rtc_0_rd_reg_o,
    \wr_data_reg[13]_0 ,
    \data_reg[6][6]_0 ,
    \data_reg[6][0]_0 ,
    \data_reg[5][3]_0 ,
    \data_reg[4][2]_0 ,
    \data_reg[1][3]_0 ,
    \data_reg[4][1]_0 ,
    \data_reg[4][4]_2 ,
    \data_reg[28][0]_0 ,
    \data_reg[6][7]_0 ,
    \data_reg[26][0]_0 ,
    \data_reg[6][6]_1 ,
    \data_reg[0][4]_1 ,
    \data_reg[2][4]_3 ,
    \data_reg[2][0]_2 ,
    \data_reg[1][0]_2 ,
    \data_reg[4][3]_0 ,
    sda_o_i_2,
    \data_reg[6][4]_1 ,
    E,
    \data_reg[62][0]_0 ,
    \data_reg[61][0]_0 ,
    \data_reg[60][0]_0 ,
    \data_reg[59][0]_0 ,
    \data_reg[58][0]_0 ,
    \data_reg[57][0]_0 ,
    \data_reg[56][0]_0 ,
    \data_reg[55][0]_0 ,
    \data_reg[54][0]_0 ,
    \data_reg[53][0]_0 ,
    \data_reg[52][0]_0 ,
    \data_reg[51][0]_0 ,
    \data_reg[50][0]_0 ,
    \data_reg[49][0]_0 ,
    \data_reg[48][0]_0 ,
    \data_reg[47][0]_0 ,
    \data_reg[46][0]_0 ,
    \data_reg[45][0]_0 ,
    \data_reg[44][0]_0 ,
    \data_reg[43][0]_0 ,
    \data_reg[42][0]_0 ,
    \data_reg[41][0]_0 ,
    \data_reg[40][0]_0 ,
    \data_reg[39][0]_0 ,
    \data_reg[38][0]_0 ,
    \data_reg[37][0]_0 ,
    \data_reg[36][0]_0 ,
    \data_reg[35][0]_0 ,
    \data_reg[34][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[32][0]_0 ,
    \data_reg[31][0]_0 ,
    \data_reg[30][0]_0 ,
    \data_reg[29][0]_0 ,
    \data_reg[27][0]_0 ,
    \data_reg[25][0]_0 ,
    \data_reg[24][0]_0 ,
    \data_reg[23][0]_0 ,
    \data_reg[22][0]_0 ,
    \data_reg[21][0]_0 ,
    \data_reg[20][0]_0 ,
    \data_reg[19][0]_0 ,
    \data_reg[18][0]_0 ,
    \data_reg[17][0]_0 ,
    \data_reg[16][0]_0 ,
    \data_reg[15][0]_0 ,
    \data_reg[14][0]_0 ,
    \data_reg[13][0]_0 ,
    \data_reg[12][0]_0 ,
    \data_reg[11][0]_0 ,
    \data_reg[10][0]_0 ,
    \data_reg[9][0]_0 ,
    \data_reg[8][0]_0 ,
    \data_reg[7][0]_0 ,
    \wr_data_reg[11]_0 );
  output update_i_reg_0;
  output \data_reg[1][6]_0 ;
  output \data_reg[4][0]_0 ;
  output \data_reg[4][7]_0 ;
  output \data_reg[4][6]_0 ;
  output \data_reg[4][5]_0 ;
  output \data_reg[4][4]_0 ;
  output \data_reg[1][0]_0 ;
  output [3:0]\data_reg[1][7]_0 ;
  output \data_reg[2][0]_0 ;
  output \data_reg[2][7]_0 ;
  output \data_reg[2][6]_0 ;
  output \data_reg[2][5]_0 ;
  output \data_reg[2][4]_0 ;
  output \data_reg[0][0]_0 ;
  output [3:0]\data_reg[0][7]_0 ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_reg[5][0]_0 ;
  output \data_reg[5][7]_0 ;
  output \data_reg[5][6]_0 ;
  output \data_reg[5][5]_0 ;
  output \data_reg[5][4]_0 ;
  output \data_reg[3][2]_0 ;
  output \data_reg[3][1]_0 ;
  output \data_reg[3][0]_0 ;
  output wr_en;
  output \refresh_reg[6]_inv_0 ;
  output update_i_reg_1;
  output update_i_reg_2;
  output update_i_reg_3;
  output update_i_reg_4;
  output \guf.guf1.underflow_i_reg ;
  output [1:0]Q;
  output \guf.guf1.underflow_i_reg_0 ;
  output \goreg_bm.dout_i_reg[8] ;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output \goreg_bm.dout_i_reg[12] ;
  output \guf.guf1.underflow_i_reg_1 ;
  output [0:0]\refresh_reg[3]_0 ;
  output \data_reg[5][2]_0 ;
  output \guf.guf1.underflow_i_reg_2 ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[5] ;
  output \goreg_bm.dout_i_reg[9] ;
  output [1:0]\data_reg[6][4]_0 ;
  output \data_reg[5][4]_1 ;
  output \goreg_bm.dout_i_reg[10] ;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[8]_1 ;
  output update_i_reg_5;
  output \goreg_bm.dout_i_reg[8]_2 ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \data_reg[0][0]_1 ;
  output \refresh_reg[1]_0 ;
  output \goreg_bm.dout_i_reg[13] ;
  output \goreg_bm.dout_i_reg[12]_1 ;
  output update_t_reg;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \data_reg[1][5]_0 ;
  output update_t_reg_0;
  output update_t_reg_1;
  output \data_reg[2][4]_1 ;
  output \data_reg[2][2]_0 ;
  output \data_reg[2][1]_0 ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[3] ;
  output \data_reg[5][0]_1 ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  output \goreg_bm.dout_i_reg[13]_0 ;
  output \goreg_bm.dout_i_reg[8]_3 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[9]_2 ;
  output \goreg_bm.dout_i_reg[9]_3 ;
  output \goreg_bm.dout_i_reg[11]_1 ;
  output \goreg_bm.dout_i_reg[12]_3 ;
  output \goreg_bm.dout_i_reg[8]_4 ;
  output \goreg_bm.dout_i_reg[10]_0 ;
  output \goreg_bm.dout_i_reg[8]_5 ;
  output \goreg_bm.dout_i_reg[10]_1 ;
  output \goreg_bm.dout_i_reg[11]_2 ;
  output \goreg_bm.dout_i_reg[10]_2 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \goreg_bm.dout_i_reg[13]_1 ;
  output \goreg_bm.dout_i_reg[13]_2 ;
  output \goreg_bm.dout_i_reg[10]_3 ;
  output \goreg_bm.dout_i_reg[9]_4 ;
  output \goreg_bm.dout_i_reg[8]_6 ;
  output \goreg_bm.dout_i_reg[12]_4 ;
  output \goreg_bm.dout_i_reg[9]_5 ;
  output \guf.guf1.underflow_i_reg_3 ;
  output \goreg_bm.dout_i_reg[9]_6 ;
  output \goreg_bm.dout_i_reg[8]_7 ;
  output \goreg_bm.dout_i_reg[8]_8 ;
  output \goreg_bm.dout_i_reg[10]_4 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[10]_5 ;
  output \goreg_bm.dout_i_reg[8]_9 ;
  output \goreg_bm.dout_i_reg[10]_6 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output \guf.guf1.underflow_i_reg_4 ;
  output \cnt_reg[2] ;
  output [14:0]\wr_data_reg[14]_0 ;
  input update_i_reg_6;
  input clk_peripheral;
  input \data_reg[4][0]_1 ;
  input \data_reg[4][7]_1 ;
  input \data_reg[4][6]_1 ;
  input \data_reg[4][5]_1 ;
  input \data_reg[4][4]_1 ;
  input \data_reg[1][0]_1 ;
  input \data_reg[1][7]_1 ;
  input \data_reg[1][6]_1 ;
  input \data_reg[1][5]_1 ;
  input \data_reg[1][4]_0 ;
  input \data_reg[2][0]_1 ;
  input \data_reg[2][7]_1 ;
  input \data_reg[2][6]_1 ;
  input \data_reg[2][5]_1 ;
  input \data_reg[2][4]_2 ;
  input \data_reg[0][0]_2 ;
  input \data_reg[0][3]_0 ;
  input \data_reg[0][0]_3 ;
  input \data_reg[0][7]_1 ;
  input \data_reg[0][6]_0 ;
  input \data_reg[0][5]_0 ;
  input \data_reg[0][4]_0 ;
  input \data_reg[5][0]_2 ;
  input \data_reg[5][7]_1 ;
  input \data_reg[5][6]_1 ;
  input \data_reg[5][5]_1 ;
  input \data_reg[5][4]_2 ;
  input \data_reg[3][5]_0 ;
  input [7:0]D;
  input \data_reg[3][2]_1 ;
  input \data_reg[3][1]_1 ;
  input \data_reg[3][0]_1 ;
  input underflow;
  input [9:0]dout;
  input [5:0]rtc_0_rd_reg_o;
  input [2:0]\wr_data_reg[13]_0 ;
  input \data_reg[6][6]_0 ;
  input \data_reg[6][0]_0 ;
  input \data_reg[5][3]_0 ;
  input \data_reg[4][2]_0 ;
  input \data_reg[1][3]_0 ;
  input \data_reg[4][1]_0 ;
  input \data_reg[4][4]_2 ;
  input \data_reg[28][0]_0 ;
  input [2:0]\data_reg[6][7]_0 ;
  input \data_reg[26][0]_0 ;
  input \data_reg[6][6]_1 ;
  input \data_reg[0][4]_1 ;
  input \data_reg[2][4]_3 ;
  input \data_reg[2][0]_2 ;
  input \data_reg[1][0]_2 ;
  input \data_reg[4][3]_0 ;
  input [2:0]sda_o_i_2;
  input [1:0]\data_reg[6][4]_1 ;
  input [0:0]E;
  input [0:0]\data_reg[62][0]_0 ;
  input [0:0]\data_reg[61][0]_0 ;
  input [0:0]\data_reg[60][0]_0 ;
  input [0:0]\data_reg[59][0]_0 ;
  input [0:0]\data_reg[58][0]_0 ;
  input [0:0]\data_reg[57][0]_0 ;
  input [0:0]\data_reg[56][0]_0 ;
  input [0:0]\data_reg[55][0]_0 ;
  input [0:0]\data_reg[54][0]_0 ;
  input [0:0]\data_reg[53][0]_0 ;
  input [0:0]\data_reg[52][0]_0 ;
  input [0:0]\data_reg[51][0]_0 ;
  input [0:0]\data_reg[50][0]_0 ;
  input [0:0]\data_reg[49][0]_0 ;
  input [0:0]\data_reg[48][0]_0 ;
  input [0:0]\data_reg[47][0]_0 ;
  input [0:0]\data_reg[46][0]_0 ;
  input [0:0]\data_reg[45][0]_0 ;
  input [0:0]\data_reg[44][0]_0 ;
  input [0:0]\data_reg[43][0]_0 ;
  input [0:0]\data_reg[42][0]_0 ;
  input [0:0]\data_reg[41][0]_0 ;
  input [0:0]\data_reg[40][0]_0 ;
  input [0:0]\data_reg[39][0]_0 ;
  input [0:0]\data_reg[38][0]_0 ;
  input [0:0]\data_reg[37][0]_0 ;
  input [0:0]\data_reg[36][0]_0 ;
  input [0:0]\data_reg[35][0]_0 ;
  input [0:0]\data_reg[34][0]_0 ;
  input [0:0]\data_reg[33][0]_0 ;
  input [0:0]\data_reg[32][0]_0 ;
  input [0:0]\data_reg[31][0]_0 ;
  input [0:0]\data_reg[30][0]_0 ;
  input [0:0]\data_reg[29][0]_0 ;
  input [0:0]\data_reg[27][0]_0 ;
  input [0:0]\data_reg[25][0]_0 ;
  input [0:0]\data_reg[24][0]_0 ;
  input [0:0]\data_reg[23][0]_0 ;
  input [0:0]\data_reg[22][0]_0 ;
  input [0:0]\data_reg[21][0]_0 ;
  input [0:0]\data_reg[20][0]_0 ;
  input [0:0]\data_reg[19][0]_0 ;
  input [0:0]\data_reg[18][0]_0 ;
  input [0:0]\data_reg[17][0]_0 ;
  input [0:0]\data_reg[16][0]_0 ;
  input [0:0]\data_reg[15][0]_0 ;
  input [0:0]\data_reg[14][0]_0 ;
  input [0:0]\data_reg[13][0]_0 ;
  input [0:0]\data_reg[12][0]_0 ;
  input [0:0]\data_reg[11][0]_0 ;
  input [0:0]\data_reg[10][0]_0 ;
  input [0:0]\data_reg[9][0]_0 ;
  input [0:0]\data_reg[8][0]_0 ;
  input [0:0]\data_reg[7][0]_0 ;
  input [10:0]\wr_data_reg[11]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \_inferred__24/i__carry__0_n_2 ;
  wire \_inferred__24/i__carry__0_n_3 ;
  wire \_inferred__24/i__carry_n_0 ;
  wire \_inferred__24/i__carry_n_1 ;
  wire \_inferred__24/i__carry_n_2 ;
  wire \_inferred__24/i__carry_n_3 ;
  wire clk_peripheral;
  wire \cnt_reg[2] ;
  wire \data[0][1]_i_1_n_0 ;
  wire \data[0][1]_i_2_n_0 ;
  wire \data[0][2]_i_1_n_0 ;
  wire \data[1][1]_i_1_n_0 ;
  wire \data[1][2]_i_1_n_0 ;
  wire \data[1][3]_i_1_n_0 ;
  wire \data[1][3]_i_2_n_0 ;
  wire \data[1][3]_i_4_n_0 ;
  wire \data[2][1]_i_1_n_0 ;
  wire \data[2][2]_i_1_n_0 ;
  wire \data[2][3]_i_1_n_0 ;
  wire \data[2][3]_i_2_n_0 ;
  wire \data[2][3]_i_4_n_0 ;
  wire \data[2][3]_i_6_n_0 ;
  wire \data[2][3]_i_7_n_0 ;
  wire \data[2][3]_i_8_n_0 ;
  wire \data[2][5]_i_4_n_0 ;
  wire \data[2][5]_i_6_n_0 ;
  wire \data[34][7]_i_4_n_0 ;
  wire \data[4][1]_i_1_n_0 ;
  wire \data[4][1]_i_3_n_0 ;
  wire \data[4][2]_i_1_n_0 ;
  wire \data[4][3]_i_12_n_0 ;
  wire \data[4][3]_i_13_n_0 ;
  wire \data[4][3]_i_14_n_0 ;
  wire \data[4][3]_i_15_n_0 ;
  wire \data[4][3]_i_16_n_0 ;
  wire \data[4][3]_i_17_n_0 ;
  wire \data[4][3]_i_18_n_0 ;
  wire \data[4][3]_i_19_n_0 ;
  wire \data[4][3]_i_20_n_0 ;
  wire \data[4][3]_i_2_n_0 ;
  wire \data[4][3]_i_4_n_0 ;
  wire \data[4][3]_i_5_n_0 ;
  wire \data[4][3]_i_6_n_0 ;
  wire \data[4][3]_i_9_n_0 ;
  wire \data[4][5]_i_4_n_0 ;
  wire \data[4][5]_i_5_n_0 ;
  wire \data[4][5]_i_7_n_0 ;
  wire \data[5][1]_i_1_n_0 ;
  wire \data[5][1]_i_2_n_0 ;
  wire \data[5][1]_i_3_n_0 ;
  wire \data[5][2]_i_1_n_0 ;
  wire \data[5][3]_i_10_n_0 ;
  wire \data[5][3]_i_11_n_0 ;
  wire \data[5][3]_i_12_n_0 ;
  wire \data[5][3]_i_13_n_0 ;
  wire \data[5][3]_i_2_n_0 ;
  wire \data[5][3]_i_4_n_0 ;
  wire \data[5][3]_i_5_n_0 ;
  wire \data[5][3]_i_6_n_0 ;
  wire \data[5][3]_i_7_n_0 ;
  wire \data[5][3]_i_8_n_0 ;
  wire \data[5][3]_i_9_n_0 ;
  wire \data[5][4]_i_6_n_0 ;
  wire \data[6][1]_i_1_n_0 ;
  wire \data[6][2]_i_1_n_0 ;
  wire \data[6][3]_i_1_n_0 ;
  wire \data[6][3]_i_2_n_0 ;
  wire \data[6][3]_i_3_n_0 ;
  wire \data[6][5]_i_1_n_0 ;
  wire \data[6][5]_i_2_n_0 ;
  wire \data[6][5]_i_3_n_0 ;
  wire \data[6][6]_i_1_n_0 ;
  wire \data[6][7]_i_1_n_0 ;
  wire \data[6][7]_i_2_n_0 ;
  wire \data[6][7]_i_4_n_0 ;
  wire \data[6][7]_i_5_n_0 ;
  wire \data[6][7]_i_6_n_0 ;
  wire \data[6][7]_i_7_n_0 ;
  wire \data[6][7]_i_8_n_0 ;
  wire \data_reg[0][0]_0 ;
  wire \data_reg[0][0]_1 ;
  wire \data_reg[0][0]_2 ;
  wire \data_reg[0][0]_3 ;
  wire \data_reg[0][3]_0 ;
  wire \data_reg[0][4]_0 ;
  wire \data_reg[0][4]_1 ;
  wire \data_reg[0][5]_0 ;
  wire \data_reg[0][6]_0 ;
  wire [3:0]\data_reg[0][7]_0 ;
  wire \data_reg[0][7]_1 ;
  wire [3:1]\data_reg[0]_1 ;
  wire [0:0]\data_reg[10][0]_0 ;
  wire [7:0]\data_reg[10]_57 ;
  wire [0:0]\data_reg[11][0]_0 ;
  wire [7:0]\data_reg[11]_56 ;
  wire [0:0]\data_reg[12][0]_0 ;
  wire [7:0]\data_reg[12]_55 ;
  wire [0:0]\data_reg[13][0]_0 ;
  wire [7:0]\data_reg[13]_54 ;
  wire [0:0]\data_reg[14][0]_0 ;
  wire [7:0]\data_reg[14]_53 ;
  wire [0:0]\data_reg[15][0]_0 ;
  wire [7:0]\data_reg[15]_52 ;
  wire [0:0]\data_reg[16][0]_0 ;
  wire [7:0]\data_reg[16]_51 ;
  wire [0:0]\data_reg[17][0]_0 ;
  wire [7:0]\data_reg[17]_50 ;
  wire [0:0]\data_reg[18][0]_0 ;
  wire [7:0]\data_reg[18]_49 ;
  wire [0:0]\data_reg[19][0]_0 ;
  wire [7:0]\data_reg[19]_48 ;
  wire \data_reg[1][0]_0 ;
  wire \data_reg[1][0]_1 ;
  wire \data_reg[1][0]_2 ;
  wire \data_reg[1][3]_0 ;
  wire \data_reg[1][4]_0 ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][5]_1 ;
  wire \data_reg[1][6]_0 ;
  wire \data_reg[1][6]_1 ;
  wire [3:0]\data_reg[1][7]_0 ;
  wire \data_reg[1][7]_1 ;
  wire [3:1]\data_reg[1]_0 ;
  wire [0:0]\data_reg[20][0]_0 ;
  wire [7:0]\data_reg[20]_47 ;
  wire [0:0]\data_reg[21][0]_0 ;
  wire [7:0]\data_reg[21]_46 ;
  wire [0:0]\data_reg[22][0]_0 ;
  wire [7:0]\data_reg[22]_45 ;
  wire [0:0]\data_reg[23][0]_0 ;
  wire [7:0]\data_reg[23]_44 ;
  wire [0:0]\data_reg[24][0]_0 ;
  wire [7:0]\data_reg[24]_43 ;
  wire [0:0]\data_reg[25][0]_0 ;
  wire [7:0]\data_reg[25]_42 ;
  wire \data_reg[26]0 ;
  wire \data_reg[26][0]_0 ;
  wire [7:0]\data_reg[26]_41 ;
  wire [0:0]\data_reg[27][0]_0 ;
  wire [7:0]\data_reg[27]_40 ;
  wire \data_reg[28]0 ;
  wire \data_reg[28][0]_0 ;
  wire [7:0]\data_reg[28]_39 ;
  wire [0:0]\data_reg[29][0]_0 ;
  wire [7:0]\data_reg[29]_38 ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[2][0]_1 ;
  wire \data_reg[2][0]_2 ;
  wire \data_reg[2][1]_0 ;
  wire \data_reg[2][2]_0 ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][4]_2 ;
  wire \data_reg[2][4]_3 ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][5]_1 ;
  wire \data_reg[2][6]_0 ;
  wire \data_reg[2][6]_1 ;
  wire \data_reg[2][7]_0 ;
  wire \data_reg[2][7]_1 ;
  wire [0:0]\data_reg[30][0]_0 ;
  wire [7:0]\data_reg[30]_37 ;
  wire [0:0]\data_reg[31][0]_0 ;
  wire [7:0]\data_reg[31]_36 ;
  wire [0:0]\data_reg[32][0]_0 ;
  wire [7:0]\data_reg[32]_35 ;
  wire [0:0]\data_reg[33][0]_0 ;
  wire [7:0]\data_reg[33]_34 ;
  wire [0:0]\data_reg[34][0]_0 ;
  wire [7:0]\data_reg[34]_33 ;
  wire [0:0]\data_reg[35][0]_0 ;
  wire [7:0]\data_reg[35]_32 ;
  wire [0:0]\data_reg[36][0]_0 ;
  wire [7:0]\data_reg[36]_31 ;
  wire [0:0]\data_reg[37][0]_0 ;
  wire [7:0]\data_reg[37]_30 ;
  wire [0:0]\data_reg[38][0]_0 ;
  wire [7:0]\data_reg[38]_29 ;
  wire [0:0]\data_reg[39][0]_0 ;
  wire [7:0]\data_reg[39]_28 ;
  wire \data_reg[3][0]_0 ;
  wire \data_reg[3][0]_1 ;
  wire \data_reg[3][1]_0 ;
  wire \data_reg[3][1]_1 ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[3][2]_1 ;
  wire \data_reg[3][5]_0 ;
  wire [7:3]\data_reg[3]_3 ;
  wire [0:0]\data_reg[40][0]_0 ;
  wire [7:0]\data_reg[40]_27 ;
  wire [0:0]\data_reg[41][0]_0 ;
  wire [7:0]\data_reg[41]_26 ;
  wire [0:0]\data_reg[42][0]_0 ;
  wire [7:0]\data_reg[42]_25 ;
  wire [0:0]\data_reg[43][0]_0 ;
  wire [7:0]\data_reg[43]_24 ;
  wire [0:0]\data_reg[44][0]_0 ;
  wire [7:0]\data_reg[44]_23 ;
  wire [0:0]\data_reg[45][0]_0 ;
  wire [7:0]\data_reg[45]_22 ;
  wire [0:0]\data_reg[46][0]_0 ;
  wire [7:0]\data_reg[46]_21 ;
  wire [0:0]\data_reg[47][0]_0 ;
  wire [7:0]\data_reg[47]_20 ;
  wire [0:0]\data_reg[48][0]_0 ;
  wire [7:0]\data_reg[48]_19 ;
  wire [0:0]\data_reg[49][0]_0 ;
  wire [7:0]\data_reg[49]_18 ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[4][0]_1 ;
  wire \data_reg[4][1]_0 ;
  wire \data_reg[4][2]_0 ;
  wire \data_reg[4][3]_0 ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][4]_1 ;
  wire \data_reg[4][4]_2 ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][5]_1 ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][6]_1 ;
  wire \data_reg[4][7]_0 ;
  wire \data_reg[4][7]_1 ;
  wire [0:0]\data_reg[50][0]_0 ;
  wire [7:0]\data_reg[50]_17 ;
  wire [0:0]\data_reg[51][0]_0 ;
  wire [7:0]\data_reg[51]_16 ;
  wire [0:0]\data_reg[52][0]_0 ;
  wire [7:0]\data_reg[52]_15 ;
  wire [0:0]\data_reg[53][0]_0 ;
  wire [7:0]\data_reg[53]_14 ;
  wire [0:0]\data_reg[54][0]_0 ;
  wire [7:0]\data_reg[54]_13 ;
  wire [0:0]\data_reg[55][0]_0 ;
  wire [7:0]\data_reg[55]_12 ;
  wire [0:0]\data_reg[56][0]_0 ;
  wire [7:0]\data_reg[56]_11 ;
  wire [0:0]\data_reg[57][0]_0 ;
  wire [7:0]\data_reg[57]_10 ;
  wire [0:0]\data_reg[58][0]_0 ;
  wire [7:0]\data_reg[58]_9 ;
  wire [0:0]\data_reg[59][0]_0 ;
  wire [7:0]\data_reg[59]_8 ;
  wire \data_reg[5][0]_0 ;
  wire \data_reg[5][0]_1 ;
  wire \data_reg[5][0]_2 ;
  wire \data_reg[5][2]_0 ;
  wire \data_reg[5][3]_0 ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][4]_1 ;
  wire \data_reg[5][4]_2 ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][5]_1 ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][6]_1 ;
  wire \data_reg[5][7]_0 ;
  wire \data_reg[5][7]_1 ;
  wire [0:0]\data_reg[60][0]_0 ;
  wire [7:0]\data_reg[60]_7 ;
  wire [0:0]\data_reg[61][0]_0 ;
  wire [7:0]\data_reg[61]_6 ;
  wire [0:0]\data_reg[62][0]_0 ;
  wire [7:0]\data_reg[62]_5 ;
  wire [7:0]\data_reg[63]_4 ;
  wire \data_reg[6][0]_0 ;
  wire [1:0]\data_reg[6][4]_0 ;
  wire [1:0]\data_reg[6][4]_1 ;
  wire \data_reg[6][6]_0 ;
  wire \data_reg[6][6]_1 ;
  wire [2:0]\data_reg[6][7]_0 ;
  wire [7:1]\data_reg[6]_2 ;
  wire [0:0]\data_reg[7][0]_0 ;
  wire [7:0]\data_reg[7]_60 ;
  wire [0:0]\data_reg[8][0]_0 ;
  wire [7:0]\data_reg[8]_59 ;
  wire [0:0]\data_reg[9][0]_0 ;
  wire [7:0]\data_reg[9]_58 ;
  wire \data_reg_n_0_[2][1] ;
  wire \data_reg_n_0_[2][2] ;
  wire \data_reg_n_0_[2][3] ;
  wire \data_reg_n_0_[4][1] ;
  wire \data_reg_n_0_[4][2] ;
  wire \data_reg_n_0_[4][3] ;
  wire \data_reg_n_0_[5][1] ;
  wire \data_reg_n_0_[5][2] ;
  wire \data_reg_n_0_[5][3] ;
  wire [9:0]dout;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[10]_0 ;
  wire \goreg_bm.dout_i_reg[10]_1 ;
  wire \goreg_bm.dout_i_reg[10]_2 ;
  wire \goreg_bm.dout_i_reg[10]_3 ;
  wire \goreg_bm.dout_i_reg[10]_4 ;
  wire \goreg_bm.dout_i_reg[10]_5 ;
  wire \goreg_bm.dout_i_reg[10]_6 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[11]_1 ;
  wire \goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire \goreg_bm.dout_i_reg[12]_3 ;
  wire \goreg_bm.dout_i_reg[12]_4 ;
  wire \goreg_bm.dout_i_reg[13] ;
  wire \goreg_bm.dout_i_reg[13]_0 ;
  wire \goreg_bm.dout_i_reg[13]_1 ;
  wire \goreg_bm.dout_i_reg[13]_2 ;
  wire \goreg_bm.dout_i_reg[3] ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[8]_1 ;
  wire \goreg_bm.dout_i_reg[8]_2 ;
  wire \goreg_bm.dout_i_reg[8]_3 ;
  wire \goreg_bm.dout_i_reg[8]_4 ;
  wire \goreg_bm.dout_i_reg[8]_5 ;
  wire \goreg_bm.dout_i_reg[8]_6 ;
  wire \goreg_bm.dout_i_reg[8]_7 ;
  wire \goreg_bm.dout_i_reg[8]_8 ;
  wire \goreg_bm.dout_i_reg[8]_9 ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \goreg_bm.dout_i_reg[9]_2 ;
  wire \goreg_bm.dout_i_reg[9]_3 ;
  wire \goreg_bm.dout_i_reg[9]_4 ;
  wire \goreg_bm.dout_i_reg[9]_5 ;
  wire \goreg_bm.dout_i_reg[9]_6 ;
  wire \guf.guf1.underflow_i_reg ;
  wire \guf.guf1.underflow_i_reg_0 ;
  wire \guf.guf1.underflow_i_reg_1 ;
  wire \guf.guf1.underflow_i_reg_2 ;
  wire \guf.guf1.underflow_i_reg_3 ;
  wire \guf.guf1.underflow_i_reg_4 ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [5:0]last_rd_reg;
  wire [6:0]p_0_in;
  wire \rd_data_o[0]_i_14_n_0 ;
  wire \rd_data_o[0]_i_15_n_0 ;
  wire \rd_data_o[0]_i_16_n_0 ;
  wire \rd_data_o[0]_i_17_n_0 ;
  wire \rd_data_o[0]_i_18_n_0 ;
  wire \rd_data_o[0]_i_19_n_0 ;
  wire \rd_data_o[0]_i_1_n_0 ;
  wire \rd_data_o[0]_i_20_n_0 ;
  wire \rd_data_o[0]_i_21_n_0 ;
  wire \rd_data_o[0]_i_22_n_0 ;
  wire \rd_data_o[0]_i_23_n_0 ;
  wire \rd_data_o[0]_i_24_n_0 ;
  wire \rd_data_o[0]_i_25_n_0 ;
  wire \rd_data_o[0]_i_26_n_0 ;
  wire \rd_data_o[0]_i_27_n_0 ;
  wire \rd_data_o[0]_i_28_n_0 ;
  wire \rd_data_o[0]_i_29_n_0 ;
  wire \rd_data_o[1]_i_14_n_0 ;
  wire \rd_data_o[1]_i_15_n_0 ;
  wire \rd_data_o[1]_i_16_n_0 ;
  wire \rd_data_o[1]_i_17_n_0 ;
  wire \rd_data_o[1]_i_18_n_0 ;
  wire \rd_data_o[1]_i_19_n_0 ;
  wire \rd_data_o[1]_i_1_n_0 ;
  wire \rd_data_o[1]_i_20_n_0 ;
  wire \rd_data_o[1]_i_21_n_0 ;
  wire \rd_data_o[1]_i_22_n_0 ;
  wire \rd_data_o[1]_i_23_n_0 ;
  wire \rd_data_o[1]_i_24_n_0 ;
  wire \rd_data_o[1]_i_25_n_0 ;
  wire \rd_data_o[1]_i_26_n_0 ;
  wire \rd_data_o[1]_i_27_n_0 ;
  wire \rd_data_o[1]_i_28_n_0 ;
  wire \rd_data_o[1]_i_29_n_0 ;
  wire \rd_data_o[2]_i_14_n_0 ;
  wire \rd_data_o[2]_i_15_n_0 ;
  wire \rd_data_o[2]_i_16_n_0 ;
  wire \rd_data_o[2]_i_17_n_0 ;
  wire \rd_data_o[2]_i_18_n_0 ;
  wire \rd_data_o[2]_i_19_n_0 ;
  wire \rd_data_o[2]_i_1_n_0 ;
  wire \rd_data_o[2]_i_20_n_0 ;
  wire \rd_data_o[2]_i_21_n_0 ;
  wire \rd_data_o[2]_i_22_n_0 ;
  wire \rd_data_o[2]_i_23_n_0 ;
  wire \rd_data_o[2]_i_24_n_0 ;
  wire \rd_data_o[2]_i_25_n_0 ;
  wire \rd_data_o[2]_i_26_n_0 ;
  wire \rd_data_o[2]_i_27_n_0 ;
  wire \rd_data_o[2]_i_28_n_0 ;
  wire \rd_data_o[2]_i_29_n_0 ;
  wire \rd_data_o[3]_i_14_n_0 ;
  wire \rd_data_o[3]_i_15_n_0 ;
  wire \rd_data_o[3]_i_16_n_0 ;
  wire \rd_data_o[3]_i_17_n_0 ;
  wire \rd_data_o[3]_i_18_n_0 ;
  wire \rd_data_o[3]_i_19_n_0 ;
  wire \rd_data_o[3]_i_1_n_0 ;
  wire \rd_data_o[3]_i_20_n_0 ;
  wire \rd_data_o[3]_i_21_n_0 ;
  wire \rd_data_o[3]_i_22_n_0 ;
  wire \rd_data_o[3]_i_23_n_0 ;
  wire \rd_data_o[3]_i_24_n_0 ;
  wire \rd_data_o[3]_i_25_n_0 ;
  wire \rd_data_o[3]_i_26_n_0 ;
  wire \rd_data_o[3]_i_27_n_0 ;
  wire \rd_data_o[3]_i_28_n_0 ;
  wire \rd_data_o[3]_i_29_n_0 ;
  wire \rd_data_o[4]_i_14_n_0 ;
  wire \rd_data_o[4]_i_15_n_0 ;
  wire \rd_data_o[4]_i_16_n_0 ;
  wire \rd_data_o[4]_i_17_n_0 ;
  wire \rd_data_o[4]_i_18_n_0 ;
  wire \rd_data_o[4]_i_19_n_0 ;
  wire \rd_data_o[4]_i_1_n_0 ;
  wire \rd_data_o[4]_i_20_n_0 ;
  wire \rd_data_o[4]_i_21_n_0 ;
  wire \rd_data_o[4]_i_22_n_0 ;
  wire \rd_data_o[4]_i_23_n_0 ;
  wire \rd_data_o[4]_i_24_n_0 ;
  wire \rd_data_o[4]_i_25_n_0 ;
  wire \rd_data_o[4]_i_26_n_0 ;
  wire \rd_data_o[4]_i_27_n_0 ;
  wire \rd_data_o[4]_i_28_n_0 ;
  wire \rd_data_o[4]_i_29_n_0 ;
  wire \rd_data_o[5]_i_14_n_0 ;
  wire \rd_data_o[5]_i_15_n_0 ;
  wire \rd_data_o[5]_i_16_n_0 ;
  wire \rd_data_o[5]_i_17_n_0 ;
  wire \rd_data_o[5]_i_18_n_0 ;
  wire \rd_data_o[5]_i_19_n_0 ;
  wire \rd_data_o[5]_i_1_n_0 ;
  wire \rd_data_o[5]_i_20_n_0 ;
  wire \rd_data_o[5]_i_21_n_0 ;
  wire \rd_data_o[5]_i_22_n_0 ;
  wire \rd_data_o[5]_i_23_n_0 ;
  wire \rd_data_o[5]_i_24_n_0 ;
  wire \rd_data_o[5]_i_25_n_0 ;
  wire \rd_data_o[5]_i_26_n_0 ;
  wire \rd_data_o[5]_i_27_n_0 ;
  wire \rd_data_o[5]_i_28_n_0 ;
  wire \rd_data_o[5]_i_29_n_0 ;
  wire \rd_data_o[6]_i_14_n_0 ;
  wire \rd_data_o[6]_i_15_n_0 ;
  wire \rd_data_o[6]_i_16_n_0 ;
  wire \rd_data_o[6]_i_17_n_0 ;
  wire \rd_data_o[6]_i_18_n_0 ;
  wire \rd_data_o[6]_i_19_n_0 ;
  wire \rd_data_o[6]_i_1_n_0 ;
  wire \rd_data_o[6]_i_20_n_0 ;
  wire \rd_data_o[6]_i_21_n_0 ;
  wire \rd_data_o[6]_i_22_n_0 ;
  wire \rd_data_o[6]_i_23_n_0 ;
  wire \rd_data_o[6]_i_24_n_0 ;
  wire \rd_data_o[6]_i_25_n_0 ;
  wire \rd_data_o[6]_i_26_n_0 ;
  wire \rd_data_o[6]_i_27_n_0 ;
  wire \rd_data_o[6]_i_28_n_0 ;
  wire \rd_data_o[6]_i_29_n_0 ;
  wire \rd_data_o[7]_i_17_n_0 ;
  wire \rd_data_o[7]_i_18_n_0 ;
  wire \rd_data_o[7]_i_19_n_0 ;
  wire \rd_data_o[7]_i_1_n_0 ;
  wire \rd_data_o[7]_i_20_n_0 ;
  wire \rd_data_o[7]_i_21_n_0 ;
  wire \rd_data_o[7]_i_22_n_0 ;
  wire \rd_data_o[7]_i_23_n_0 ;
  wire \rd_data_o[7]_i_24_n_0 ;
  wire \rd_data_o[7]_i_25_n_0 ;
  wire \rd_data_o[7]_i_26_n_0 ;
  wire \rd_data_o[7]_i_27_n_0 ;
  wire \rd_data_o[7]_i_28_n_0 ;
  wire \rd_data_o[7]_i_29_n_0 ;
  wire \rd_data_o[7]_i_2_n_0 ;
  wire \rd_data_o[7]_i_30_n_0 ;
  wire \rd_data_o[7]_i_31_n_0 ;
  wire \rd_data_o[7]_i_32_n_0 ;
  wire \rd_data_o[7]_i_3_n_0 ;
  wire \rd_data_o[7]_i_4_n_0 ;
  wire \rd_data_o_reg[0]_i_10_n_0 ;
  wire \rd_data_o_reg[0]_i_11_n_0 ;
  wire \rd_data_o_reg[0]_i_12_n_0 ;
  wire \rd_data_o_reg[0]_i_13_n_0 ;
  wire \rd_data_o_reg[0]_i_2_n_0 ;
  wire \rd_data_o_reg[0]_i_3_n_0 ;
  wire \rd_data_o_reg[0]_i_4_n_0 ;
  wire \rd_data_o_reg[0]_i_5_n_0 ;
  wire \rd_data_o_reg[0]_i_6_n_0 ;
  wire \rd_data_o_reg[0]_i_7_n_0 ;
  wire \rd_data_o_reg[0]_i_8_n_0 ;
  wire \rd_data_o_reg[0]_i_9_n_0 ;
  wire \rd_data_o_reg[1]_i_10_n_0 ;
  wire \rd_data_o_reg[1]_i_11_n_0 ;
  wire \rd_data_o_reg[1]_i_12_n_0 ;
  wire \rd_data_o_reg[1]_i_13_n_0 ;
  wire \rd_data_o_reg[1]_i_2_n_0 ;
  wire \rd_data_o_reg[1]_i_3_n_0 ;
  wire \rd_data_o_reg[1]_i_4_n_0 ;
  wire \rd_data_o_reg[1]_i_5_n_0 ;
  wire \rd_data_o_reg[1]_i_6_n_0 ;
  wire \rd_data_o_reg[1]_i_7_n_0 ;
  wire \rd_data_o_reg[1]_i_8_n_0 ;
  wire \rd_data_o_reg[1]_i_9_n_0 ;
  wire \rd_data_o_reg[2]_i_10_n_0 ;
  wire \rd_data_o_reg[2]_i_11_n_0 ;
  wire \rd_data_o_reg[2]_i_12_n_0 ;
  wire \rd_data_o_reg[2]_i_13_n_0 ;
  wire \rd_data_o_reg[2]_i_2_n_0 ;
  wire \rd_data_o_reg[2]_i_3_n_0 ;
  wire \rd_data_o_reg[2]_i_4_n_0 ;
  wire \rd_data_o_reg[2]_i_5_n_0 ;
  wire \rd_data_o_reg[2]_i_6_n_0 ;
  wire \rd_data_o_reg[2]_i_7_n_0 ;
  wire \rd_data_o_reg[2]_i_8_n_0 ;
  wire \rd_data_o_reg[2]_i_9_n_0 ;
  wire \rd_data_o_reg[3]_i_10_n_0 ;
  wire \rd_data_o_reg[3]_i_11_n_0 ;
  wire \rd_data_o_reg[3]_i_12_n_0 ;
  wire \rd_data_o_reg[3]_i_13_n_0 ;
  wire \rd_data_o_reg[3]_i_2_n_0 ;
  wire \rd_data_o_reg[3]_i_3_n_0 ;
  wire \rd_data_o_reg[3]_i_4_n_0 ;
  wire \rd_data_o_reg[3]_i_5_n_0 ;
  wire \rd_data_o_reg[3]_i_6_n_0 ;
  wire \rd_data_o_reg[3]_i_7_n_0 ;
  wire \rd_data_o_reg[3]_i_8_n_0 ;
  wire \rd_data_o_reg[3]_i_9_n_0 ;
  wire \rd_data_o_reg[4]_i_10_n_0 ;
  wire \rd_data_o_reg[4]_i_11_n_0 ;
  wire \rd_data_o_reg[4]_i_12_n_0 ;
  wire \rd_data_o_reg[4]_i_13_n_0 ;
  wire \rd_data_o_reg[4]_i_2_n_0 ;
  wire \rd_data_o_reg[4]_i_3_n_0 ;
  wire \rd_data_o_reg[4]_i_4_n_0 ;
  wire \rd_data_o_reg[4]_i_5_n_0 ;
  wire \rd_data_o_reg[4]_i_6_n_0 ;
  wire \rd_data_o_reg[4]_i_7_n_0 ;
  wire \rd_data_o_reg[4]_i_8_n_0 ;
  wire \rd_data_o_reg[4]_i_9_n_0 ;
  wire \rd_data_o_reg[5]_i_10_n_0 ;
  wire \rd_data_o_reg[5]_i_11_n_0 ;
  wire \rd_data_o_reg[5]_i_12_n_0 ;
  wire \rd_data_o_reg[5]_i_13_n_0 ;
  wire \rd_data_o_reg[5]_i_2_n_0 ;
  wire \rd_data_o_reg[5]_i_3_n_0 ;
  wire \rd_data_o_reg[5]_i_4_n_0 ;
  wire \rd_data_o_reg[5]_i_5_n_0 ;
  wire \rd_data_o_reg[5]_i_6_n_0 ;
  wire \rd_data_o_reg[5]_i_7_n_0 ;
  wire \rd_data_o_reg[5]_i_8_n_0 ;
  wire \rd_data_o_reg[5]_i_9_n_0 ;
  wire \rd_data_o_reg[6]_i_10_n_0 ;
  wire \rd_data_o_reg[6]_i_11_n_0 ;
  wire \rd_data_o_reg[6]_i_12_n_0 ;
  wire \rd_data_o_reg[6]_i_13_n_0 ;
  wire \rd_data_o_reg[6]_i_2_n_0 ;
  wire \rd_data_o_reg[6]_i_3_n_0 ;
  wire \rd_data_o_reg[6]_i_4_n_0 ;
  wire \rd_data_o_reg[6]_i_5_n_0 ;
  wire \rd_data_o_reg[6]_i_6_n_0 ;
  wire \rd_data_o_reg[6]_i_7_n_0 ;
  wire \rd_data_o_reg[6]_i_8_n_0 ;
  wire \rd_data_o_reg[6]_i_9_n_0 ;
  wire \rd_data_o_reg[7]_i_10_n_0 ;
  wire \rd_data_o_reg[7]_i_11_n_0 ;
  wire \rd_data_o_reg[7]_i_12_n_0 ;
  wire \rd_data_o_reg[7]_i_13_n_0 ;
  wire \rd_data_o_reg[7]_i_14_n_0 ;
  wire \rd_data_o_reg[7]_i_15_n_0 ;
  wire \rd_data_o_reg[7]_i_16_n_0 ;
  wire \rd_data_o_reg[7]_i_5_n_0 ;
  wire \rd_data_o_reg[7]_i_6_n_0 ;
  wire \rd_data_o_reg[7]_i_7_n_0 ;
  wire \rd_data_o_reg[7]_i_8_n_0 ;
  wire \rd_data_o_reg[7]_i_9_n_0 ;
  wire \refresh[5]_i_1_n_0 ;
  wire \refresh[5]_i_3_n_0 ;
  wire \refresh[5]_i_4_n_0 ;
  wire \refresh[5]_i_5_n_0 ;
  wire \refresh[5]_i_6_n_0 ;
  wire \refresh[5]_i_7_n_0 ;
  wire [5:2]refresh_reg;
  wire \refresh_reg[1]_0 ;
  wire [0:0]\refresh_reg[3]_0 ;
  wire \refresh_reg[6]_inv_0 ;
  wire [7:0]registers_0_rd_data_o;
  wire [5:0]rtc_0_rd_reg_o;
  wire sda_o_i_11_n_0;
  wire sda_o_i_12_n_0;
  wire [2:0]sda_o_i_2;
  wire \seccnt[0]_i_1_n_0 ;
  wire \seccnt[0]_i_3_n_0 ;
  wire [31:8]seccnt_reg;
  wire \seccnt_reg[0]_i_2_n_0 ;
  wire \seccnt_reg[0]_i_2_n_1 ;
  wire \seccnt_reg[0]_i_2_n_2 ;
  wire \seccnt_reg[0]_i_2_n_3 ;
  wire \seccnt_reg[0]_i_2_n_4 ;
  wire \seccnt_reg[0]_i_2_n_5 ;
  wire \seccnt_reg[0]_i_2_n_6 ;
  wire \seccnt_reg[0]_i_2_n_7 ;
  wire \seccnt_reg[12]_i_1_n_0 ;
  wire \seccnt_reg[12]_i_1_n_1 ;
  wire \seccnt_reg[12]_i_1_n_2 ;
  wire \seccnt_reg[12]_i_1_n_3 ;
  wire \seccnt_reg[12]_i_1_n_4 ;
  wire \seccnt_reg[12]_i_1_n_5 ;
  wire \seccnt_reg[12]_i_1_n_6 ;
  wire \seccnt_reg[12]_i_1_n_7 ;
  wire \seccnt_reg[16]_i_1_n_0 ;
  wire \seccnt_reg[16]_i_1_n_1 ;
  wire \seccnt_reg[16]_i_1_n_2 ;
  wire \seccnt_reg[16]_i_1_n_3 ;
  wire \seccnt_reg[16]_i_1_n_4 ;
  wire \seccnt_reg[16]_i_1_n_5 ;
  wire \seccnt_reg[16]_i_1_n_6 ;
  wire \seccnt_reg[16]_i_1_n_7 ;
  wire \seccnt_reg[20]_i_1_n_0 ;
  wire \seccnt_reg[20]_i_1_n_1 ;
  wire \seccnt_reg[20]_i_1_n_2 ;
  wire \seccnt_reg[20]_i_1_n_3 ;
  wire \seccnt_reg[20]_i_1_n_4 ;
  wire \seccnt_reg[20]_i_1_n_5 ;
  wire \seccnt_reg[20]_i_1_n_6 ;
  wire \seccnt_reg[20]_i_1_n_7 ;
  wire \seccnt_reg[24]_i_1_n_0 ;
  wire \seccnt_reg[24]_i_1_n_1 ;
  wire \seccnt_reg[24]_i_1_n_2 ;
  wire \seccnt_reg[24]_i_1_n_3 ;
  wire \seccnt_reg[24]_i_1_n_4 ;
  wire \seccnt_reg[24]_i_1_n_5 ;
  wire \seccnt_reg[24]_i_1_n_6 ;
  wire \seccnt_reg[24]_i_1_n_7 ;
  wire \seccnt_reg[28]_i_1_n_1 ;
  wire \seccnt_reg[28]_i_1_n_2 ;
  wire \seccnt_reg[28]_i_1_n_3 ;
  wire \seccnt_reg[28]_i_1_n_4 ;
  wire \seccnt_reg[28]_i_1_n_5 ;
  wire \seccnt_reg[28]_i_1_n_6 ;
  wire \seccnt_reg[28]_i_1_n_7 ;
  wire \seccnt_reg[4]_i_1_n_0 ;
  wire \seccnt_reg[4]_i_1_n_1 ;
  wire \seccnt_reg[4]_i_1_n_2 ;
  wire \seccnt_reg[4]_i_1_n_3 ;
  wire \seccnt_reg[4]_i_1_n_4 ;
  wire \seccnt_reg[4]_i_1_n_5 ;
  wire \seccnt_reg[4]_i_1_n_6 ;
  wire \seccnt_reg[4]_i_1_n_7 ;
  wire \seccnt_reg[8]_i_1_n_0 ;
  wire \seccnt_reg[8]_i_1_n_1 ;
  wire \seccnt_reg[8]_i_1_n_2 ;
  wire \seccnt_reg[8]_i_1_n_3 ;
  wire \seccnt_reg[8]_i_1_n_4 ;
  wire \seccnt_reg[8]_i_1_n_5 ;
  wire \seccnt_reg[8]_i_1_n_6 ;
  wire \seccnt_reg[8]_i_1_n_7 ;
  wire \seccnt_reg_n_0_[0] ;
  wire \seccnt_reg_n_0_[1] ;
  wire \seccnt_reg_n_0_[2] ;
  wire \seccnt_reg_n_0_[3] ;
  wire \seccnt_reg_n_0_[4] ;
  wire \seccnt_reg_n_0_[5] ;
  wire \seccnt_reg_n_0_[6] ;
  wire \seccnt_reg_n_0_[7] ;
  wire underflow;
  wire update_i_reg_0;
  wire update_i_reg_1;
  wire update_i_reg_2;
  wire update_i_reg_3;
  wire update_i_reg_4;
  wire update_i_reg_5;
  wire update_i_reg_6;
  wire update_t_reg;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire \wr_data[10]_i_1_n_0 ;
  wire \wr_data[12]_i_1_n_0 ;
  wire \wr_data[13]_i_1__0_n_0 ;
  wire \wr_data[14]_i_1_n_0 ;
  wire \wr_data[14]_i_2_n_0 ;
  wire [10:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[13]_0 ;
  wire [14:0]\wr_data_reg[14]_0 ;
  wire wr_en;
  wire [3:0]\NLW__inferred__24/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW__inferred__24/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__24/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED ;

  CARRY4 \_inferred__24/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__24/i__carry_n_0 ,\_inferred__24/i__carry_n_1 ,\_inferred__24/i__carry_n_2 ,\_inferred__24/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW__inferred__24/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \_inferred__24/i__carry__0 
       (.CI(\_inferred__24/i__carry_n_0 ),
        .CO({\NLW__inferred__24/i__carry__0_CO_UNCONNECTED [3:2],\_inferred__24/i__carry__0_n_2 ,\_inferred__24/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW__inferred__24/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1_n_0,i__carry__0_i_2_n_0}));
  LUT6 #(
    .INIT(64'hABBAAAAAAAAAAAAA)) 
    \data[0][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0][0]_0 ),
        .I4(\data[0][1]_i_2_n_0 ),
        .I5(underflow),
        .O(\data[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[0][1]_i_2 
       (.I0(\data_reg[0][0]_0 ),
        .I1(\data_reg[0]_1 [1]),
        .I2(\data_reg[0]_1 [3]),
        .I3(\data_reg[0]_1 [2]),
        .O(\data[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[0][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg[0]_1 [2]),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0][0]_0 ),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3CCCCC0CAAAAAAAA)) 
    \data[0][3]_i_4 
       (.I0(dout[0]),
        .I1(\data_reg[0]_1 [3]),
        .I2(\data_reg[0][0]_0 ),
        .I3(\data_reg[0]_1 [1]),
        .I4(\data_reg[0]_1 [2]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h303CAAAA)) 
    \data[0][5]_i_2 
       (.I0(dout[2]),
        .I1(\data_reg[0][7]_0 [0]),
        .I2(\data_reg[0][7]_0 [1]),
        .I3(\data_reg[0][7]_0 [2]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0990000009000000)) 
    \data[0][6]_i_2 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(\data_reg[0][7]_0 [0]),
        .I3(\data_reg[0][7]_0 [2]),
        .I4(underflow),
        .I5(\data_reg[0][7]_0 [1]),
        .O(update_i_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \data[0][6]_i_3 
       (.I0(\refresh_reg[1]_0 ),
        .I1(\data_reg[0][0]_0 ),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0]_1 [3]),
        .I4(\data_reg[0]_1 [2]),
        .I5(\data_reg[0][4]_1 ),
        .O(\data_reg[0][0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[11][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[6]),
        .O(\goreg_bm.dout_i_reg[11]_5 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[13][7]_i_3 
       (.I0(dout[4]),
        .I1(dout[6]),
        .I2(dout[5]),
        .I3(dout[9]),
        .I4(dout[8]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[14][7]_i_3 
       (.I0(underflow),
        .I1(dout[8]),
        .O(\guf.guf1.underflow_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \data[15][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[4]),
        .I2(dout[7]),
        .I3(dout[5]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[13]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \data[16][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[4]),
        .I2(dout[7]),
        .I3(dout[6]),
        .O(\goreg_bm.dout_i_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \data[17][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[7]),
        .I2(dout[9]),
        .I3(dout[5]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[8]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \data[18][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[6]),
        .I2(dout[7]),
        .I3(dout[4]),
        .I4(dout[9]),
        .O(\goreg_bm.dout_i_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data[19][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[5]),
        .O(\goreg_bm.dout_i_reg[8]_6 ));
  LUT6 #(
    .INIT(64'hBEAABAAABEAABEAA)) 
    \data[1][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[1][0]_0 ),
        .I2(\data_reg[1]_0 [1]),
        .I3(\guf.guf1.underflow_i_reg_2 ),
        .I4(\data_reg[1]_0 [2]),
        .I5(\data_reg[1]_0 [3]),
        .O(\data[1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[1][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg[1]_0 [2]),
        .I2(\data_reg[1]_0 [1]),
        .I3(\data_reg[1][0]_0 ),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[1][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \data[1][3]_i_1 
       (.I0(\data_reg[1][0]_2 ),
        .I1(\data_reg[0][7]_0 [1]),
        .I2(\data_reg[0][7]_0 [0]),
        .I3(\data_reg[0][7]_0 [2]),
        .I4(\data[1][3]_i_4_n_0 ),
        .O(\data[1][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEEEAEAAAAAAAA)) 
    \data[1][3]_i_2 
       (.I0(\data_reg[1][3]_0 ),
        .I1(\data_reg[1]_0 [3]),
        .I2(\data_reg[1][0]_0 ),
        .I3(\data_reg[1]_0 [1]),
        .I4(\data_reg[1]_0 [2]),
        .I5(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[1][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \data[1][3]_i_4 
       (.I0(\data_reg[0]_1 [2]),
        .I1(\data_reg[0]_1 [3]),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0][0]_0 ),
        .I4(\refresh_reg[1]_0 ),
        .O(\data[1][3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h303CAAAA)) 
    \data[1][5]_i_2 
       (.I0(dout[2]),
        .I1(\data_reg[1][7]_0 [0]),
        .I2(\data_reg[1][7]_0 [1]),
        .I3(\data_reg[1][7]_0 [2]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0990000009000000)) 
    \data[1][6]_i_3 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(\data_reg[1][7]_0 [0]),
        .I3(\data_reg[1][7]_0 [2]),
        .I4(underflow),
        .I5(\data_reg[1][7]_0 [1]),
        .O(update_i_reg_3));
  LUT3 #(
    .INIT(8'hAB)) 
    \data[1][6]_i_4 
       (.I0(\data_reg[1][0]_2 ),
        .I1(\refresh_reg[1]_0 ),
        .I2(\data[2][3]_i_4_n_0 ),
        .O(\goreg_bm.dout_i_reg[12]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[21][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[5]),
        .I2(dout[6]),
        .I3(dout[4]),
        .O(\goreg_bm.dout_i_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[22][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[6]),
        .O(\goreg_bm.dout_i_reg[9]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[22][7]_i_4 
       (.I0(dout[4]),
        .I1(dout[9]),
        .O(\goreg_bm.dout_i_reg[8]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \data[26][7]_i_1 
       (.I0(\goreg_bm.dout_i_reg[10] ),
        .I1(underflow),
        .I2(dout[8]),
        .I3(dout[4]),
        .I4(\goreg_bm.dout_i_reg[11]_0 ),
        .I5(\data_reg[26][0]_0 ),
        .O(\data_reg[26]0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[26][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[9]),
        .O(\goreg_bm.dout_i_reg[10] ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \data[27][7]_i_2 
       (.I0(update_i_reg_5),
        .I1(dout[4]),
        .I2(dout[9]),
        .I3(dout[6]),
        .I4(dout[5]),
        .I5(dout[7]),
        .O(\goreg_bm.dout_i_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \data[28][7]_i_1 
       (.I0(dout[9]),
        .I1(dout[5]),
        .I2(dout[7]),
        .I3(dout[6]),
        .I4(update_i_reg_2),
        .I5(\data_reg[28][0]_0 ),
        .O(\data_reg[28]0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \data[2][0]_i_2 
       (.I0(\data_reg_n_0_[2][2] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][3] ),
        .I3(\data_reg_n_0_[2][1] ),
        .O(\data_reg[2][2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF09900000)) 
    \data[2][1]_i_1 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(\data_reg_n_0_[2][1] ),
        .I3(\data_reg[2][0]_0 ),
        .I4(\data[2][3]_i_8_n_0 ),
        .I5(\data_reg[4][1]_0 ),
        .O(\data[2][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00780000)) 
    \data[2][2]_i_1 
       (.I0(\data_reg_n_0_[2][1] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][2] ),
        .I3(\data_reg[6][0]_0 ),
        .I4(\data[2][3]_i_8_n_0 ),
        .I5(\data_reg[4][2]_0 ),
        .O(\data[2][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \data[2][3]_i_1 
       (.I0(\data_reg[2][0]_2 ),
        .I1(\data[2][3]_i_4_n_0 ),
        .I2(\refresh_reg[1]_0 ),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\data_reg[1][7]_0 [0]),
        .I5(\data_reg[1][7]_0 [2]),
        .O(\data[2][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8BBB8B8B8B8)) 
    \data[2][3]_i_2 
       (.I0(\data_reg[6][7]_0 [0]),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[2][3]_i_6_n_0 ),
        .I3(\data_reg_n_0_[2][3] ),
        .I4(\data[2][3]_i_7_n_0 ),
        .I5(\data[2][3]_i_8_n_0 ),
        .O(\data[2][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \data[2][3]_i_4 
       (.I0(\data[4][3]_i_13_n_0 ),
        .I1(\data[0][1]_i_2_n_0 ),
        .I2(\data_reg[0][7]_0 [1]),
        .I3(\data_reg[0][7]_0 [0]),
        .I4(\data_reg[0][7]_0 [2]),
        .O(\data[2][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \data[2][3]_i_5 
       (.I0(\data[4][3]_i_15_n_0 ),
        .I1(Q[1]),
        .I2(refresh_reg[3]),
        .I3(refresh_reg[2]),
        .I4(update_i_reg_6),
        .I5(update_i_reg_0),
        .O(\refresh_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data[2][3]_i_6 
       (.I0(dout[0]),
        .I1(underflow),
        .O(\data[2][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \data[2][3]_i_7 
       (.I0(\data_reg_n_0_[2][1] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][2] ),
        .O(\data[2][3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00002220)) 
    \data[2][3]_i_8 
       (.I0(underflow),
        .I1(\data[4][3]_i_5_n_0 ),
        .I2(\data[4][3]_i_16_n_0 ),
        .I3(\data_reg[2][5]_0 ),
        .I4(\data_reg[2][2]_0 ),
        .O(\data[2][3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[2][4]_i_2 
       (.I0(dout[1]),
        .I1(underflow),
        .O(\goreg_bm.dout_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \data[2][4]_i_3 
       (.I0(\data_reg_n_0_[2][1] ),
        .I1(\data_reg_n_0_[2][3] ),
        .I2(\data_reg[2][0]_0 ),
        .I3(\data_reg_n_0_[2][2] ),
        .I4(underflow),
        .I5(\data_reg[2][4]_0 ),
        .O(\data_reg[2][1]_0 ));
  LUT6 #(
    .INIT(64'h3D05FFFF3D050000)) 
    \data[2][5]_i_2 
       (.I0(\data[4][3]_i_16_n_0 ),
        .I1(\data_reg[2][4]_0 ),
        .I2(\data_reg[2][5]_0 ),
        .I3(\data_reg[2][2]_0 ),
        .I4(underflow),
        .I5(dout[2]),
        .O(\data_reg[2][4]_1 ));
  LUT6 #(
    .INIT(64'hFF77FF50FF50FF50)) 
    \data[2][5]_i_3 
       (.I0(\data[5][3]_i_6_n_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[2][5]_i_4_n_0 ),
        .I3(\data_reg[2][4]_3 ),
        .I4(\guf.guf1.underflow_i_reg_0 ),
        .I5(\goreg_bm.dout_i_reg[9]_0 ),
        .O(update_t_reg));
  LUT6 #(
    .INIT(64'hAAAAAEAAFFFFFFFF)) 
    \data[2][5]_i_4 
       (.I0(\data_reg[2][2]_0 ),
        .I1(\data[2][5]_i_6_n_0 ),
        .I2(\data_reg[2][5]_0 ),
        .I3(\data_reg[2][4]_0 ),
        .I4(\data_reg[2][6]_0 ),
        .I5(\data[4][3]_i_16_n_0 ),
        .O(\data[2][5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \data[2][5]_i_6 
       (.I0(\data_reg_n_0_[2][3] ),
        .I1(\data_reg_n_0_[2][2] ),
        .I2(\data_reg[2][0]_0 ),
        .I3(\data_reg_n_0_[2][1] ),
        .O(\data[2][5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \data[30][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[5]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[32][7]_i_2 
       (.I0(\goreg_bm.dout_i_reg[12]_1 ),
        .I1(dout[9]),
        .I2(dout[7]),
        .I3(dout[4]),
        .I4(dout[5]),
        .I5(dout[6]),
        .O(\goreg_bm.dout_i_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \data[34][7]_i_2 
       (.I0(\data[34][7]_i_4_n_0 ),
        .I1(dout[4]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[8]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[8]_8 ));
  LUT2 #(
    .INIT(4'h7)) 
    \data[34][7]_i_4 
       (.I0(dout[5]),
        .I1(dout[9]),
        .O(\data[34][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    \data[35][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[5]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[9]),
        .I5(dout[8]),
        .O(\goreg_bm.dout_i_reg[8]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    \data[36][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[9]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[8]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \data[36][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[6]),
        .I2(dout[5]),
        .I3(underflow),
        .I4(dout[8]),
        .O(\goreg_bm.dout_i_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \data[37][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[4]),
        .I2(dout[8]),
        .I3(dout[9]),
        .I4(dout[5]),
        .I5(dout[7]),
        .O(\goreg_bm.dout_i_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \data[38][7]_i_3 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(dout[5]),
        .I3(dout[6]),
        .I4(dout[7]),
        .O(\goreg_bm.dout_i_reg[12] ));
  LUT6 #(
    .INIT(64'h9000000090909090)) 
    \data[3][0]_i_3 
       (.I0(update_i_reg_6),
        .I1(update_i_reg_0),
        .I2(underflow),
        .I3(\data_reg[3][2]_0 ),
        .I4(\data_reg[3][1]_0 ),
        .I5(\data_reg[3][0]_0 ),
        .O(update_t_reg_0));
  LUT6 #(
    .INIT(64'h0090909090000000)) 
    \data[3][2]_i_2 
       (.I0(update_i_reg_6),
        .I1(update_i_reg_0),
        .I2(underflow),
        .I3(\data_reg[3][1]_0 ),
        .I4(\data_reg[3][0]_0 ),
        .I5(\data_reg[3][2]_0 ),
        .O(update_t_reg_1));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \data[3][2]_i_3 
       (.I0(\data[4][3]_i_5_n_0 ),
        .I1(\data[2][3]_i_4_n_0 ),
        .I2(\refresh_reg[1]_0 ),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\data_reg[1][7]_0 [0]),
        .I5(\data_reg[1][7]_0 [2]),
        .O(\data_reg[1][5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \data[3][7]_i_5 
       (.I0(underflow),
        .I1(dout[4]),
        .I2(dout[5]),
        .I3(dout[6]),
        .I4(dout[7]),
        .O(\guf.guf1.underflow_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \data[3][7]_i_6 
       (.I0(dout[8]),
        .I1(dout[9]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \data[40][7]_i_2 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(dout[5]),
        .O(\goreg_bm.dout_i_reg[12]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[42][7]_i_3 
       (.I0(dout[4]),
        .I1(dout[8]),
        .I2(underflow),
        .O(\goreg_bm.dout_i_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \data[45][7]_i_2 
       (.I0(dout[5]),
        .I1(underflow),
        .I2(dout[8]),
        .I3(dout[9]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[9]_2 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \data[46][7]_i_2 
       (.I0(dout[5]),
        .I1(dout[9]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(\guf.guf1.underflow_i_reg_0 ),
        .I5(dout[4]),
        .O(\goreg_bm.dout_i_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \data[47][7]_i_3 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[48][7]_i_3 
       (.I0(underflow),
        .I1(dout[5]),
        .I2(dout[4]),
        .O(\guf.guf1.underflow_i_reg_4 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[49][7]_i_3 
       (.I0(dout[6]),
        .I1(dout[7]),
        .O(\goreg_bm.dout_i_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hABAAABAAAAAAABAA)) 
    \data[4][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data[4][1]_i_3_n_0 ),
        .I2(\data_reg[6][0]_0 ),
        .I3(\data_reg[5][2]_0 ),
        .I4(\data_reg_n_0_[4][3] ),
        .I5(\data[4][3]_i_9_n_0 ),
        .O(\data[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \data[4][1]_i_3 
       (.I0(underflow),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg[4][0]_0 ),
        .O(\data[4][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEEAAAAAAAAAAA)) 
    \data[4][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\guf.guf1.underflow_i_reg_2 ),
        .I2(\data_reg[4][0]_0 ),
        .I3(\data_reg_n_0_[4][1] ),
        .I4(\data_reg_n_0_[4][2] ),
        .I5(\data_reg[5][2]_0 ),
        .O(\data[4][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \data[4][2]_i_3 
       (.I0(underflow),
        .I1(update_i_reg_0),
        .I2(update_i_reg_6),
        .O(\guf.guf1.underflow_i_reg_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \data[4][3]_i_1 
       (.I0(\data_reg[4][3]_0 ),
        .I1(\data_reg[1][7]_0 [2]),
        .I2(\data_reg[1][7]_0 [0]),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\data[4][3]_i_4_n_0 ),
        .I5(\data[4][3]_i_5_n_0 ),
        .O(\data_reg[1][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \data[4][3]_i_12 
       (.I0(\data_reg[0][7]_0 [1]),
        .I1(\data_reg[0][7]_0 [0]),
        .I2(\data_reg[0][7]_0 [2]),
        .O(\data[4][3]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[4][3]_i_13 
       (.I0(\data_reg[1][0]_0 ),
        .I1(\data_reg[1]_0 [1]),
        .I2(\data_reg[1]_0 [3]),
        .I3(\data_reg[1]_0 [2]),
        .O(\data[4][3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[4][3]_i_14 
       (.I0(Q[1]),
        .I1(refresh_reg[3]),
        .I2(refresh_reg[2]),
        .O(\data[4][3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \data[4][3]_i_15 
       (.I0(refresh_reg[5]),
        .I1(refresh_reg[4]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(Q[0]),
        .I4(underflow),
        .O(\data[4][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \data[4][3]_i_16 
       (.I0(\data_reg_n_0_[2][3] ),
        .I1(\data_reg_n_0_[2][1] ),
        .I2(\data_reg_n_0_[2][2] ),
        .I3(\data_reg[2][6]_0 ),
        .I4(\data_reg[2][4]_0 ),
        .I5(\data_reg[2][0]_0 ),
        .O(\data[4][3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \data[4][3]_i_17 
       (.I0(\data_reg_n_0_[5][2] ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg[5][4]_0 ),
        .O(\data[4][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \data[4][3]_i_18 
       (.I0(\data[5][3]_i_8_n_0 ),
        .I1(\data_reg[5][5]_0 ),
        .I2(\data_reg[5][6]_0 ),
        .I3(\data_reg[4][0]_0 ),
        .I4(\data_reg_n_0_[5][1] ),
        .I5(\data_reg[5][0]_0 ),
        .O(\data[4][3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5554)) 
    \data[4][3]_i_19 
       (.I0(\data_reg[4][0]_0 ),
        .I1(\data[5][3]_i_11_n_0 ),
        .I2(\data[5][3]_i_10_n_0 ),
        .I3(\data_reg[5][7]_0 ),
        .I4(\data_reg_n_0_[4][1] ),
        .I5(\data_reg_n_0_[4][2] ),
        .O(\data[4][3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10100010)) 
    \data[4][3]_i_2 
       (.I0(\data[4][3]_i_6_n_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data_reg[5][2]_0 ),
        .I3(\data_reg_n_0_[4][3] ),
        .I4(\data[4][3]_i_9_n_0 ),
        .I5(\data_reg[1][3]_0 ),
        .O(\data[4][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \data[4][3]_i_20 
       (.I0(\data_reg[4][6]_0 ),
        .I1(\data_reg[4][7]_0 ),
        .I2(\data_reg[4][5]_0 ),
        .I3(\data_reg[4][4]_0 ),
        .I4(\data_reg_n_0_[4][3] ),
        .O(\data[4][3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data[4][3]_i_4 
       (.I0(\data[4][3]_i_12_n_0 ),
        .I1(\data[0][1]_i_2_n_0 ),
        .I2(\data[4][3]_i_13_n_0 ),
        .I3(\data_reg[6][0]_0 ),
        .I4(\data[4][3]_i_14_n_0 ),
        .I5(\data[4][3]_i_15_n_0 ),
        .O(\data[4][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5500550055005530)) 
    \data[4][3]_i_5 
       (.I0(\data[4][3]_i_16_n_0 ),
        .I1(\data_reg[2][6]_0 ),
        .I2(\data_reg[2][4]_0 ),
        .I3(\data_reg[2][5]_0 ),
        .I4(\data_reg_n_0_[2][3] ),
        .I5(\data[2][3]_i_7_n_0 ),
        .O(\data[4][3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h807FFFFF)) 
    \data[4][3]_i_6 
       (.I0(\data_reg_n_0_[4][2] ),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg[4][0]_0 ),
        .I3(\data_reg_n_0_[4][3] ),
        .I4(underflow),
        .O(\data[4][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h15005555)) 
    \data[4][3]_i_8 
       (.I0(\_inferred__24/i__carry__0_n_2 ),
        .I1(\data[4][3]_i_17_n_0 ),
        .I2(\data[4][3]_i_18_n_0 ),
        .I3(\data[4][3]_i_19_n_0 ),
        .I4(\data[4][3]_i_20_n_0 ),
        .O(\data_reg[5][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \data[4][3]_i_9 
       (.I0(\data_reg_n_0_[4][1] ),
        .I1(\data_reg_n_0_[4][2] ),
        .I2(\data_reg[4][0]_0 ),
        .O(\data[4][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A3A0A0A)) 
    \data[4][4]_i_2 
       (.I0(dout[1]),
        .I1(\data_reg[4][4]_0 ),
        .I2(underflow),
        .I3(\_inferred__24/i__carry__0_n_2 ),
        .I4(\data[5][3]_i_4_n_0 ),
        .I5(\data[5][3]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[4] ));
  LUT6 #(
    .INIT(64'hABAAAAAAABAAABAA)) 
    \data[4][5]_i_2 
       (.I0(\data[6][5]_i_3_n_0 ),
        .I1(\data[4][5]_i_4_n_0 ),
        .I2(\_inferred__24/i__carry__0_n_2 ),
        .I3(\data[5][3]_i_4_n_0 ),
        .I4(\data[4][3]_i_19_n_0 ),
        .I5(\data[4][3]_i_20_n_0 ),
        .O(\goreg_bm.dout_i_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \data[4][5]_i_3 
       (.I0(\data[4][5]_i_5_n_0 ),
        .I1(\data_reg[4][4]_2 ),
        .I2(\_inferred__24/i__carry__0_n_2 ),
        .I3(\data[5][3]_i_4_n_0 ),
        .I4(\data[5][3]_i_5_n_0 ),
        .I5(\data[4][5]_i_7_n_0 ),
        .O(\goreg_bm.dout_i_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \data[4][5]_i_4 
       (.I0(underflow),
        .I1(\data_reg[4][4]_0 ),
        .I2(\data_reg[4][5]_0 ),
        .O(\data[4][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \data[4][5]_i_5 
       (.I0(\guf.guf1.underflow_i_reg_0 ),
        .I1(dout[5]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[9]),
        .I5(dout[4]),
        .O(\data[4][5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \data[4][5]_i_7 
       (.I0(\data_reg_n_0_[4][3] ),
        .I1(\data_reg[4][0]_0 ),
        .I2(\data_reg_n_0_[4][2] ),
        .I3(\data_reg_n_0_[4][1] ),
        .O(\data[4][5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[50][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[4]),
        .I2(dout[9]),
        .I3(dout[5]),
        .O(\goreg_bm.dout_i_reg[10]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[52][7]_i_4 
       (.I0(dout[6]),
        .I1(dout[9]),
        .O(\goreg_bm.dout_i_reg[10]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \data[53][7]_i_2 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(dout[6]),
        .O(\goreg_bm.dout_i_reg[12]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[54][7]_i_2 
       (.I0(dout[7]),
        .I1(dout[4]),
        .I2(dout[8]),
        .I3(dout[6]),
        .O(\goreg_bm.dout_i_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \data[55][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[5]),
        .I2(dout[9]),
        .I3(dout[4]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[11]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \data[56][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[9]),
        .I2(dout[6]),
        .I3(dout[7]),
        .O(\goreg_bm.dout_i_reg[8]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \data[56][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[8]),
        .I2(underflow),
        .O(\goreg_bm.dout_i_reg[9]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \data[57][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[5]),
        .I2(dout[4]),
        .I3(dout[7]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \data[58][7]_i_2 
       (.I0(underflow),
        .I1(update_i_reg_0),
        .I2(update_i_reg_6),
        .O(\guf.guf1.underflow_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[58][7]_i_3 
       (.I0(dout[6]),
        .I1(dout[4]),
        .I2(dout[8]),
        .I3(dout[7]),
        .O(\goreg_bm.dout_i_reg[10]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \data[59][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[9]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[4]),
        .O(\goreg_bm.dout_i_reg[9]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \data[59][7]_i_4 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(dout[8]),
        .I3(underflow),
        .O(update_i_reg_5));
  LUT5 #(
    .INIT(32'hBEAEAAAA)) 
    \data[5][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[5][0]_0 ),
        .I2(\data_reg_n_0_[5][1] ),
        .I3(\data[5][1]_i_2_n_0 ),
        .I4(\data[5][1]_i_3_n_0 ),
        .O(\data[5][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \data[5][1]_i_2 
       (.I0(\data_reg_n_0_[5][3] ),
        .I1(\data_reg_n_0_[5][2] ),
        .I2(\data_reg[5][4]_0 ),
        .O(\data[5][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444404444444444)) 
    \data[5][1]_i_3 
       (.I0(\data_reg[6][0]_0 ),
        .I1(underflow),
        .I2(\data_reg_n_0_[5][2] ),
        .I3(\data_reg_n_0_[5][3] ),
        .I4(\data_reg_n_0_[5][1] ),
        .I5(\data_reg[5][0]_0 ),
        .O(\data[5][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEEEAAAA)) 
    \data[5][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg_n_0_[5][2] ),
        .I2(\data_reg[5][0]_0 ),
        .I3(\data_reg_n_0_[5][1] ),
        .I4(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[5][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAAA)) 
    \data[5][3]_i_1 
       (.I0(\data_reg[5][3]_0 ),
        .I1(\_inferred__24/i__carry__0_n_2 ),
        .I2(\data[5][3]_i_4_n_0 ),
        .I3(\data[5][3]_i_5_n_0 ),
        .I4(\data[4][3]_i_5_n_0 ),
        .I5(\data[5][3]_i_6_n_0 ),
        .O(\goreg_bm.dout_i_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \data[5][3]_i_10 
       (.I0(\data_reg_n_0_[5][2] ),
        .I1(\data_reg[5][0]_0 ),
        .I2(\data_reg_n_0_[5][3] ),
        .I3(\data_reg[4][0]_0 ),
        .O(\data[5][3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[5][3]_i_11 
       (.I0(\data_reg[5][5]_0 ),
        .I1(\data_reg[5][4]_0 ),
        .I2(\data_reg[5][6]_0 ),
        .O(\data[5][3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \data[5][3]_i_12 
       (.I0(\data_reg[1][7]_0 [1]),
        .I1(\data_reg[1][7]_0 [0]),
        .I2(\data_reg[1][7]_0 [2]),
        .O(\data[5][3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \data[5][3]_i_13 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(refresh_reg[2]),
        .I3(refresh_reg[3]),
        .I4(Q[1]),
        .O(\data[5][3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEEAEEAAAAAAAA)) 
    \data[5][3]_i_2 
       (.I0(\data_reg[1][3]_0 ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg_n_0_[5][1] ),
        .I3(\data_reg[5][0]_0 ),
        .I4(\data_reg_n_0_[5][2] ),
        .I5(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[5][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEBFFFFFFFFFF)) 
    \data[5][3]_i_4 
       (.I0(\data_reg_n_0_[5][2] ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg[5][4]_0 ),
        .I3(\data[4][3]_i_20_n_0 ),
        .I4(\data[5][3]_i_7_n_0 ),
        .I5(\data[5][3]_i_8_n_0 ),
        .O(\data[5][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2222222200000002)) 
    \data[5][3]_i_5 
       (.I0(\data[4][3]_i_20_n_0 ),
        .I1(\data[5][3]_i_9_n_0 ),
        .I2(\data_reg[5][7]_0 ),
        .I3(\data[5][3]_i_10_n_0 ),
        .I4(\data[5][3]_i_11_n_0 ),
        .I5(\data_reg[4][0]_0 ),
        .O(\data[5][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data[5][3]_i_6 
       (.I0(\data[5][3]_i_12_n_0 ),
        .I1(\data[4][3]_i_15_n_0 ),
        .I2(\data[5][3]_i_13_n_0 ),
        .I3(\data[4][3]_i_13_n_0 ),
        .I4(\data[0][1]_i_2_n_0 ),
        .I5(\data[4][3]_i_12_n_0 ),
        .O(\data[5][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \data[5][3]_i_7 
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg_n_0_[5][1] ),
        .I2(\data_reg[4][0]_0 ),
        .I3(\data_reg[5][6]_0 ),
        .I4(\data_reg[5][5]_0 ),
        .O(\data[5][3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \data[5][3]_i_8 
       (.I0(\data_reg[5][7]_0 ),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg_n_0_[4][2] ),
        .O(\data[5][3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[5][3]_i_9 
       (.I0(\data_reg_n_0_[4][2] ),
        .I1(\data_reg_n_0_[4][1] ),
        .O(\data[5][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5555505555515555)) 
    \data[5][4]_i_4 
       (.I0(\data[5][4]_i_6_n_0 ),
        .I1(\data_reg[5][4]_0 ),
        .I2(\data_reg_n_0_[5][2] ),
        .I3(\data_reg_n_0_[5][3] ),
        .I4(\data_reg_n_0_[5][1] ),
        .I5(\data_reg[5][0]_0 ),
        .O(\data_reg[5][4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \data[5][4]_i_5 
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg_n_0_[5][1] ),
        .I2(\data_reg_n_0_[5][3] ),
        .I3(\data_reg_n_0_[5][2] ),
        .O(\data_reg[5][0]_1 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \data[5][4]_i_6 
       (.I0(\guf.guf1.underflow_i_reg_0 ),
        .I1(dout[9]),
        .I2(dout[5]),
        .I3(dout[6]),
        .I4(dout[4]),
        .I5(dout[7]),
        .O(\data[5][4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data[61][7]_i_4 
       (.I0(dout[4]),
        .I1(dout[7]),
        .O(\goreg_bm.dout_i_reg[8]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h00000900)) 
    \data[61][7]_i_5 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(underflow),
        .I3(dout[8]),
        .I4(dout[5]),
        .O(update_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00000900)) 
    \data[62][7]_i_3 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(underflow),
        .I3(dout[8]),
        .I4(dout[4]),
        .O(update_i_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[62][7]_i_4 
       (.I0(dout[7]),
        .I1(dout[6]),
        .I2(dout[9]),
        .I3(dout[5]),
        .O(\goreg_bm.dout_i_reg[11]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \data[63][7]_i_3 
       (.I0(dout[6]),
        .I1(dout[5]),
        .I2(dout[7]),
        .I3(dout[4]),
        .O(\goreg_bm.dout_i_reg[10]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data[63][7]_i_4 
       (.I0(underflow),
        .I1(dout[8]),
        .O(\guf.guf1.underflow_i_reg_3 ));
  LUT6 #(
    .INIT(64'hBEAAAEAABEAABEAA)) 
    \data[6][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[6]_2 [1]),
        .I2(\data_reg[6][4]_0 [0]),
        .I3(\guf.guf1.underflow_i_reg_2 ),
        .I4(\data_reg[6]_2 [2]),
        .I5(\data_reg[6]_2 [3]),
        .O(\data[6][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[6][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg[6]_2 [2]),
        .I2(\data_reg[6][4]_0 [0]),
        .I3(\data_reg[6]_2 [1]),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[6][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B8BB)) 
    \data[6][3]_i_1 
       (.I0(\data_reg[6][6]_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[6][7]_i_4_n_0 ),
        .I3(\data[6][3]_i_3_n_0 ),
        .I4(\data_reg[5][2]_0 ),
        .I5(\data[6][7]_i_5_n_0 ),
        .O(\data[6][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEEAEEAAAAAAAA)) 
    \data[6][3]_i_2 
       (.I0(\data_reg[1][3]_0 ),
        .I1(\data_reg[6]_2 [3]),
        .I2(\data_reg[6]_2 [1]),
        .I3(\data_reg[6][4]_0 [0]),
        .I4(\data_reg[6]_2 [2]),
        .I5(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[6][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \data[6][3]_i_3 
       (.I0(refresh_reg[5]),
        .I1(refresh_reg[4]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(Q[0]),
        .I4(\data_reg[5][0]_1 ),
        .I5(underflow),
        .O(\data[6][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF606060FF60)) 
    \data[6][5]_i_1 
       (.I0(\data_reg[6][4]_0 [1]),
        .I1(\data_reg[6]_2 [5]),
        .I2(\data[6][5]_i_2_n_0 ),
        .I3(\data[6][5]_i_3_n_0 ),
        .I4(\data_reg[6][0]_0 ),
        .I5(\data_reg[6][7]_0 [1]),
        .O(\data[6][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444440444444)) 
    \data[6][5]_i_2 
       (.I0(\data_reg[6][0]_0 ),
        .I1(underflow),
        .I2(\data_reg[6]_2 [6]),
        .I3(\data_reg[6]_2 [7]),
        .I4(\data_reg[6][4]_0 [1]),
        .I5(\data_reg[6]_2 [5]),
        .O(\data[6][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[6][5]_i_3 
       (.I0(dout[2]),
        .I1(underflow),
        .O(\data[6][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[6][6]_i_1 
       (.I0(\data_reg[6][6]_1 ),
        .I1(\data_reg[6]_2 [6]),
        .I2(\data_reg[6]_2 [5]),
        .I3(\data_reg[6][4]_0 [1]),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[6][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B8B8)) 
    \data[6][7]_i_1 
       (.I0(\data_reg[6][6]_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[6][7]_i_4_n_0 ),
        .I3(\data_reg[5][2]_0 ),
        .I4(\data[6][7]_i_5_n_0 ),
        .I5(\data[6][7]_i_6_n_0 ),
        .O(\data[6][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFAEFFEAAAAEAAE)) 
    \data[6][7]_i_2 
       (.I0(\data[6][7]_i_7_n_0 ),
        .I1(dout[3]),
        .I2(update_i_reg_6),
        .I3(update_i_reg_0),
        .I4(underflow),
        .I5(\data_reg[6][7]_0 [2]),
        .O(\data[6][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \data[6][7]_i_4 
       (.I0(dout[7]),
        .I1(dout[6]),
        .I2(dout[5]),
        .I3(\guf.guf1.underflow_i_reg_0 ),
        .I4(dout[9]),
        .I5(dout[4]),
        .O(\data[6][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \data[6][7]_i_5 
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg_n_0_[5][1] ),
        .I2(\data[5][1]_i_2_n_0 ),
        .I3(\data[6][7]_i_8_n_0 ),
        .I4(\data[2][3]_i_4_n_0 ),
        .I5(\data[4][3]_i_5_n_0 ),
        .O(\data[6][7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \data[6][7]_i_6 
       (.I0(\data_reg[6]_2 [2]),
        .I1(\data_reg[6]_2 [3]),
        .I2(\data_reg[6][4]_0 [0]),
        .I3(\data_reg[6]_2 [1]),
        .I4(\data[4][3]_i_15_n_0 ),
        .O(\data[6][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0220222220000000)) 
    \data[6][7]_i_7 
       (.I0(underflow),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data_reg[6]_2 [6]),
        .I3(\data_reg[6]_2 [5]),
        .I4(\data_reg[6][4]_0 [1]),
        .I5(\data_reg[6]_2 [7]),
        .O(\data[6][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \data[6][7]_i_8 
       (.I0(\data_reg[1][7]_0 [2]),
        .I1(\data_reg[1][7]_0 [0]),
        .I2(\data_reg[1][7]_0 [1]),
        .I3(refresh_reg[2]),
        .I4(refresh_reg[3]),
        .I5(Q[1]),
        .O(\data[6][7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \data[8][7]_i_2 
       (.I0(dout[5]),
        .I1(underflow),
        .I2(dout[8]),
        .I3(dout[9]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[9]_3 ));
  FDRE \data_reg[0][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data_reg[0][0]_3 ),
        .Q(\data_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[0][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data[0][1]_i_1_n_0 ),
        .Q(\data_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \data_reg[0][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data[0][2]_i_1_n_0 ),
        .Q(\data_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \data_reg[0][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data_reg[0][3]_0 ),
        .Q(\data_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \data_reg[0][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][4]_0 ),
        .Q(\data_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE \data_reg[0][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][5]_0 ),
        .Q(\data_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[0][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][6]_0 ),
        .Q(\data_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE \data_reg[0][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][7]_1 ),
        .Q(\data_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[10][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[10]_57 [0]),
        .R(1'b0));
  FDRE \data_reg[10][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[10]_57 [1]),
        .R(1'b0));
  FDRE \data_reg[10][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[10]_57 [2]),
        .R(1'b0));
  FDRE \data_reg[10][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[10]_57 [3]),
        .R(1'b0));
  FDRE \data_reg[10][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[10]_57 [4]),
        .R(1'b0));
  FDRE \data_reg[10][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[10]_57 [5]),
        .R(1'b0));
  FDRE \data_reg[10][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[10]_57 [6]),
        .R(1'b0));
  FDRE \data_reg[10][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[10]_57 [7]),
        .R(1'b0));
  FDRE \data_reg[11][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[11]_56 [0]),
        .R(1'b0));
  FDRE \data_reg[11][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[11]_56 [1]),
        .R(1'b0));
  FDRE \data_reg[11][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[11]_56 [2]),
        .R(1'b0));
  FDRE \data_reg[11][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[11]_56 [3]),
        .R(1'b0));
  FDRE \data_reg[11][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[11]_56 [4]),
        .R(1'b0));
  FDRE \data_reg[11][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[11]_56 [5]),
        .R(1'b0));
  FDRE \data_reg[11][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[11]_56 [6]),
        .R(1'b0));
  FDRE \data_reg[11][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[11]_56 [7]),
        .R(1'b0));
  FDRE \data_reg[12][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[12]_55 [0]),
        .R(1'b0));
  FDRE \data_reg[12][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[12]_55 [1]),
        .R(1'b0));
  FDRE \data_reg[12][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[12]_55 [2]),
        .R(1'b0));
  FDRE \data_reg[12][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[12]_55 [3]),
        .R(1'b0));
  FDRE \data_reg[12][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[12]_55 [4]),
        .R(1'b0));
  FDRE \data_reg[12][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[12]_55 [5]),
        .R(1'b0));
  FDRE \data_reg[12][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[12]_55 [6]),
        .R(1'b0));
  FDRE \data_reg[12][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[12]_55 [7]),
        .R(1'b0));
  FDRE \data_reg[13][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[13]_54 [0]),
        .R(1'b0));
  FDRE \data_reg[13][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[13]_54 [1]),
        .R(1'b0));
  FDRE \data_reg[13][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[13]_54 [2]),
        .R(1'b0));
  FDRE \data_reg[13][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[13]_54 [3]),
        .R(1'b0));
  FDRE \data_reg[13][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[13]_54 [4]),
        .R(1'b0));
  FDRE \data_reg[13][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[13]_54 [5]),
        .R(1'b0));
  FDRE \data_reg[13][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[13]_54 [6]),
        .R(1'b0));
  FDRE \data_reg[13][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[13]_54 [7]),
        .R(1'b0));
  FDRE \data_reg[14][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[14]_53 [0]),
        .R(1'b0));
  FDRE \data_reg[14][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[14]_53 [1]),
        .R(1'b0));
  FDRE \data_reg[14][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[14]_53 [2]),
        .R(1'b0));
  FDRE \data_reg[14][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[14]_53 [3]),
        .R(1'b0));
  FDRE \data_reg[14][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[14]_53 [4]),
        .R(1'b0));
  FDRE \data_reg[14][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[14]_53 [5]),
        .R(1'b0));
  FDRE \data_reg[14][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[14]_53 [6]),
        .R(1'b0));
  FDRE \data_reg[14][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[14]_53 [7]),
        .R(1'b0));
  FDRE \data_reg[15][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[15]_52 [0]),
        .R(1'b0));
  FDRE \data_reg[15][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[15]_52 [1]),
        .R(1'b0));
  FDRE \data_reg[15][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[15]_52 [2]),
        .R(1'b0));
  FDRE \data_reg[15][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[15]_52 [3]),
        .R(1'b0));
  FDRE \data_reg[15][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[15]_52 [4]),
        .R(1'b0));
  FDRE \data_reg[15][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[15]_52 [5]),
        .R(1'b0));
  FDRE \data_reg[15][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[15]_52 [6]),
        .R(1'b0));
  FDRE \data_reg[15][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[15]_52 [7]),
        .R(1'b0));
  FDRE \data_reg[16][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[16]_51 [0]),
        .R(1'b0));
  FDRE \data_reg[16][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[16]_51 [1]),
        .R(1'b0));
  FDRE \data_reg[16][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[16]_51 [2]),
        .R(1'b0));
  FDRE \data_reg[16][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[16]_51 [3]),
        .R(1'b0));
  FDRE \data_reg[16][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[16]_51 [4]),
        .R(1'b0));
  FDRE \data_reg[16][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[16]_51 [5]),
        .R(1'b0));
  FDRE \data_reg[16][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[16]_51 [6]),
        .R(1'b0));
  FDRE \data_reg[16][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[16]_51 [7]),
        .R(1'b0));
  FDRE \data_reg[17][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[17]_50 [0]),
        .R(1'b0));
  FDRE \data_reg[17][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[17]_50 [1]),
        .R(1'b0));
  FDRE \data_reg[17][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[17]_50 [2]),
        .R(1'b0));
  FDRE \data_reg[17][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[17]_50 [3]),
        .R(1'b0));
  FDRE \data_reg[17][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[17]_50 [4]),
        .R(1'b0));
  FDRE \data_reg[17][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[17]_50 [5]),
        .R(1'b0));
  FDRE \data_reg[17][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[17]_50 [6]),
        .R(1'b0));
  FDRE \data_reg[17][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[17]_50 [7]),
        .R(1'b0));
  FDRE \data_reg[18][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[18]_49 [0]),
        .R(1'b0));
  FDRE \data_reg[18][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[18]_49 [1]),
        .R(1'b0));
  FDRE \data_reg[18][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[18]_49 [2]),
        .R(1'b0));
  FDRE \data_reg[18][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[18]_49 [3]),
        .R(1'b0));
  FDRE \data_reg[18][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[18]_49 [4]),
        .R(1'b0));
  FDRE \data_reg[18][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[18]_49 [5]),
        .R(1'b0));
  FDRE \data_reg[18][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[18]_49 [6]),
        .R(1'b0));
  FDRE \data_reg[18][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[18]_49 [7]),
        .R(1'b0));
  FDRE \data_reg[19][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[19]_48 [0]),
        .R(1'b0));
  FDRE \data_reg[19][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[19]_48 [1]),
        .R(1'b0));
  FDRE \data_reg[19][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[19]_48 [2]),
        .R(1'b0));
  FDRE \data_reg[19][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[19]_48 [3]),
        .R(1'b0));
  FDRE \data_reg[19][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[19]_48 [4]),
        .R(1'b0));
  FDRE \data_reg[19][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[19]_48 [5]),
        .R(1'b0));
  FDRE \data_reg[19][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[19]_48 [6]),
        .R(1'b0));
  FDRE \data_reg[19][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[19]_48 [7]),
        .R(1'b0));
  FDRE \data_reg[1][0] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data_reg[1][0]_1 ),
        .Q(\data_reg[1][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[1][1] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data[1][1]_i_1_n_0 ),
        .Q(\data_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[1][2] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data[1][2]_i_1_n_0 ),
        .Q(\data_reg[1]_0 [2]),
        .R(1'b0));
  FDRE \data_reg[1][3] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data[1][3]_i_2_n_0 ),
        .Q(\data_reg[1]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[1][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][4]_0 ),
        .Q(\data_reg[1][7]_0 [0]),
        .R(1'b0));
  FDRE \data_reg[1][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][5]_1 ),
        .Q(\data_reg[1][7]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[1][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][6]_1 ),
        .Q(\data_reg[1][7]_0 [2]),
        .R(1'b0));
  FDRE \data_reg[1][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][7]_1 ),
        .Q(\data_reg[1][7]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[20][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[20]_47 [0]),
        .R(1'b0));
  FDRE \data_reg[20][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[20]_47 [1]),
        .R(1'b0));
  FDRE \data_reg[20][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[20]_47 [2]),
        .R(1'b0));
  FDRE \data_reg[20][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[20]_47 [3]),
        .R(1'b0));
  FDRE \data_reg[20][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[20]_47 [4]),
        .R(1'b0));
  FDRE \data_reg[20][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[20]_47 [5]),
        .R(1'b0));
  FDRE \data_reg[20][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[20]_47 [6]),
        .R(1'b0));
  FDRE \data_reg[20][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[20]_47 [7]),
        .R(1'b0));
  FDRE \data_reg[21][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[21]_46 [0]),
        .R(1'b0));
  FDRE \data_reg[21][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[21]_46 [1]),
        .R(1'b0));
  FDRE \data_reg[21][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[21]_46 [2]),
        .R(1'b0));
  FDRE \data_reg[21][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[21]_46 [3]),
        .R(1'b0));
  FDRE \data_reg[21][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[21]_46 [4]),
        .R(1'b0));
  FDRE \data_reg[21][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[21]_46 [5]),
        .R(1'b0));
  FDRE \data_reg[21][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[21]_46 [6]),
        .R(1'b0));
  FDRE \data_reg[21][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[21]_46 [7]),
        .R(1'b0));
  FDRE \data_reg[22][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[22]_45 [0]),
        .R(1'b0));
  FDRE \data_reg[22][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[22]_45 [1]),
        .R(1'b0));
  FDRE \data_reg[22][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[22]_45 [2]),
        .R(1'b0));
  FDRE \data_reg[22][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[22]_45 [3]),
        .R(1'b0));
  FDRE \data_reg[22][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[22]_45 [4]),
        .R(1'b0));
  FDRE \data_reg[22][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[22]_45 [5]),
        .R(1'b0));
  FDRE \data_reg[22][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[22]_45 [6]),
        .R(1'b0));
  FDRE \data_reg[22][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[22]_45 [7]),
        .R(1'b0));
  FDRE \data_reg[23][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[23]_44 [0]),
        .R(1'b0));
  FDRE \data_reg[23][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[23]_44 [1]),
        .R(1'b0));
  FDRE \data_reg[23][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[23]_44 [2]),
        .R(1'b0));
  FDRE \data_reg[23][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[23]_44 [3]),
        .R(1'b0));
  FDRE \data_reg[23][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[23]_44 [4]),
        .R(1'b0));
  FDRE \data_reg[23][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[23]_44 [5]),
        .R(1'b0));
  FDRE \data_reg[23][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[23]_44 [6]),
        .R(1'b0));
  FDRE \data_reg[23][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[23]_44 [7]),
        .R(1'b0));
  FDRE \data_reg[24][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[24]_43 [0]),
        .R(1'b0));
  FDRE \data_reg[24][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[24]_43 [1]),
        .R(1'b0));
  FDRE \data_reg[24][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[24]_43 [2]),
        .R(1'b0));
  FDRE \data_reg[24][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[24]_43 [3]),
        .R(1'b0));
  FDRE \data_reg[24][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[24]_43 [4]),
        .R(1'b0));
  FDRE \data_reg[24][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[24]_43 [5]),
        .R(1'b0));
  FDRE \data_reg[24][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[24]_43 [6]),
        .R(1'b0));
  FDRE \data_reg[24][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[24]_43 [7]),
        .R(1'b0));
  FDRE \data_reg[25][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[25]_42 [0]),
        .R(1'b0));
  FDRE \data_reg[25][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[25]_42 [1]),
        .R(1'b0));
  FDRE \data_reg[25][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[25]_42 [2]),
        .R(1'b0));
  FDRE \data_reg[25][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[25]_42 [3]),
        .R(1'b0));
  FDRE \data_reg[25][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[25]_42 [4]),
        .R(1'b0));
  FDRE \data_reg[25][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[25]_42 [5]),
        .R(1'b0));
  FDRE \data_reg[25][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[25]_42 [6]),
        .R(1'b0));
  FDRE \data_reg[25][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[25]_42 [7]),
        .R(1'b0));
  FDRE \data_reg[26][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[0]),
        .Q(\data_reg[26]_41 [0]),
        .R(1'b0));
  FDRE \data_reg[26][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[1]),
        .Q(\data_reg[26]_41 [1]),
        .R(1'b0));
  FDRE \data_reg[26][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[2]),
        .Q(\data_reg[26]_41 [2]),
        .R(1'b0));
  FDRE \data_reg[26][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[3]),
        .Q(\data_reg[26]_41 [3]),
        .R(1'b0));
  FDRE \data_reg[26][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[4]),
        .Q(\data_reg[26]_41 [4]),
        .R(1'b0));
  FDRE \data_reg[26][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[5]),
        .Q(\data_reg[26]_41 [5]),
        .R(1'b0));
  FDRE \data_reg[26][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[6]),
        .Q(\data_reg[26]_41 [6]),
        .R(1'b0));
  FDRE \data_reg[26][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[7]),
        .Q(\data_reg[26]_41 [7]),
        .R(1'b0));
  FDRE \data_reg[27][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[27]_40 [0]),
        .R(1'b0));
  FDRE \data_reg[27][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[27]_40 [1]),
        .R(1'b0));
  FDRE \data_reg[27][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[27]_40 [2]),
        .R(1'b0));
  FDRE \data_reg[27][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[27]_40 [3]),
        .R(1'b0));
  FDRE \data_reg[27][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[27]_40 [4]),
        .R(1'b0));
  FDRE \data_reg[27][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[27]_40 [5]),
        .R(1'b0));
  FDRE \data_reg[27][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[27]_40 [6]),
        .R(1'b0));
  FDRE \data_reg[27][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[27]_40 [7]),
        .R(1'b0));
  FDRE \data_reg[28][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[0]),
        .Q(\data_reg[28]_39 [0]),
        .R(1'b0));
  FDRE \data_reg[28][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[1]),
        .Q(\data_reg[28]_39 [1]),
        .R(1'b0));
  FDRE \data_reg[28][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[2]),
        .Q(\data_reg[28]_39 [2]),
        .R(1'b0));
  FDRE \data_reg[28][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[3]),
        .Q(\data_reg[28]_39 [3]),
        .R(1'b0));
  FDRE \data_reg[28][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[4]),
        .Q(\data_reg[28]_39 [4]),
        .R(1'b0));
  FDRE \data_reg[28][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[5]),
        .Q(\data_reg[28]_39 [5]),
        .R(1'b0));
  FDRE \data_reg[28][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[6]),
        .Q(\data_reg[28]_39 [6]),
        .R(1'b0));
  FDRE \data_reg[28][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[7]),
        .Q(\data_reg[28]_39 [7]),
        .R(1'b0));
  FDRE \data_reg[29][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[29]_38 [0]),
        .R(1'b0));
  FDRE \data_reg[29][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[29]_38 [1]),
        .R(1'b0));
  FDRE \data_reg[29][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[29]_38 [2]),
        .R(1'b0));
  FDRE \data_reg[29][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[29]_38 [3]),
        .R(1'b0));
  FDRE \data_reg[29][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[29]_38 [4]),
        .R(1'b0));
  FDRE \data_reg[29][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[29]_38 [5]),
        .R(1'b0));
  FDRE \data_reg[29][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[29]_38 [6]),
        .R(1'b0));
  FDRE \data_reg[29][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[29]_38 [7]),
        .R(1'b0));
  FDRE \data_reg[2][0] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data_reg[2][0]_1 ),
        .Q(\data_reg[2][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][1] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data[2][1]_i_1_n_0 ),
        .Q(\data_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \data_reg[2][2] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data[2][2]_i_1_n_0 ),
        .Q(\data_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \data_reg[2][3] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data[2][3]_i_2_n_0 ),
        .Q(\data_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \data_reg[2][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][4]_2 ),
        .Q(\data_reg[2][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][5]_1 ),
        .Q(\data_reg[2][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][6]_1 ),
        .Q(\data_reg[2][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][7]_1 ),
        .Q(\data_reg[2][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[30][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[30]_37 [0]),
        .R(1'b0));
  FDRE \data_reg[30][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[30]_37 [1]),
        .R(1'b0));
  FDRE \data_reg[30][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[30]_37 [2]),
        .R(1'b0));
  FDRE \data_reg[30][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[30]_37 [3]),
        .R(1'b0));
  FDRE \data_reg[30][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[30]_37 [4]),
        .R(1'b0));
  FDRE \data_reg[30][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[30]_37 [5]),
        .R(1'b0));
  FDRE \data_reg[30][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[30]_37 [6]),
        .R(1'b0));
  FDRE \data_reg[30][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[30]_37 [7]),
        .R(1'b0));
  FDRE \data_reg[31][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[31]_36 [0]),
        .R(1'b0));
  FDRE \data_reg[31][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[31]_36 [1]),
        .R(1'b0));
  FDRE \data_reg[31][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[31]_36 [2]),
        .R(1'b0));
  FDRE \data_reg[31][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[31]_36 [3]),
        .R(1'b0));
  FDRE \data_reg[31][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[31]_36 [4]),
        .R(1'b0));
  FDRE \data_reg[31][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[31]_36 [5]),
        .R(1'b0));
  FDRE \data_reg[31][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[31]_36 [6]),
        .R(1'b0));
  FDRE \data_reg[31][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[31]_36 [7]),
        .R(1'b0));
  FDRE \data_reg[32][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[32]_35 [0]),
        .R(1'b0));
  FDRE \data_reg[32][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[32]_35 [1]),
        .R(1'b0));
  FDRE \data_reg[32][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[32]_35 [2]),
        .R(1'b0));
  FDRE \data_reg[32][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[32]_35 [3]),
        .R(1'b0));
  FDRE \data_reg[32][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[32]_35 [4]),
        .R(1'b0));
  FDRE \data_reg[32][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[32]_35 [5]),
        .R(1'b0));
  FDRE \data_reg[32][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[32]_35 [6]),
        .R(1'b0));
  FDRE \data_reg[32][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[32]_35 [7]),
        .R(1'b0));
  FDRE \data_reg[33][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[33]_34 [0]),
        .R(1'b0));
  FDRE \data_reg[33][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[33]_34 [1]),
        .R(1'b0));
  FDRE \data_reg[33][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[33]_34 [2]),
        .R(1'b0));
  FDRE \data_reg[33][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[33]_34 [3]),
        .R(1'b0));
  FDRE \data_reg[33][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[33]_34 [4]),
        .R(1'b0));
  FDRE \data_reg[33][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[33]_34 [5]),
        .R(1'b0));
  FDRE \data_reg[33][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[33]_34 [6]),
        .R(1'b0));
  FDRE \data_reg[33][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[33]_34 [7]),
        .R(1'b0));
  FDRE \data_reg[34][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[34]_33 [0]),
        .R(1'b0));
  FDRE \data_reg[34][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[34]_33 [1]),
        .R(1'b0));
  FDRE \data_reg[34][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[34]_33 [2]),
        .R(1'b0));
  FDRE \data_reg[34][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[34]_33 [3]),
        .R(1'b0));
  FDRE \data_reg[34][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[34]_33 [4]),
        .R(1'b0));
  FDRE \data_reg[34][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[34]_33 [5]),
        .R(1'b0));
  FDRE \data_reg[34][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[34]_33 [6]),
        .R(1'b0));
  FDRE \data_reg[34][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[34]_33 [7]),
        .R(1'b0));
  FDRE \data_reg[35][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[35]_32 [0]),
        .R(1'b0));
  FDRE \data_reg[35][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[35]_32 [1]),
        .R(1'b0));
  FDRE \data_reg[35][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[35]_32 [2]),
        .R(1'b0));
  FDRE \data_reg[35][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[35]_32 [3]),
        .R(1'b0));
  FDRE \data_reg[35][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[35]_32 [4]),
        .R(1'b0));
  FDRE \data_reg[35][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[35]_32 [5]),
        .R(1'b0));
  FDRE \data_reg[35][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[35]_32 [6]),
        .R(1'b0));
  FDRE \data_reg[35][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[35]_32 [7]),
        .R(1'b0));
  FDRE \data_reg[36][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[36]_31 [0]),
        .R(1'b0));
  FDRE \data_reg[36][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[36]_31 [1]),
        .R(1'b0));
  FDRE \data_reg[36][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[36]_31 [2]),
        .R(1'b0));
  FDRE \data_reg[36][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[36]_31 [3]),
        .R(1'b0));
  FDRE \data_reg[36][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[36]_31 [4]),
        .R(1'b0));
  FDRE \data_reg[36][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[36]_31 [5]),
        .R(1'b0));
  FDRE \data_reg[36][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[36]_31 [6]),
        .R(1'b0));
  FDRE \data_reg[36][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[36]_31 [7]),
        .R(1'b0));
  FDRE \data_reg[37][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[37]_30 [0]),
        .R(1'b0));
  FDRE \data_reg[37][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[37]_30 [1]),
        .R(1'b0));
  FDRE \data_reg[37][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[37]_30 [2]),
        .R(1'b0));
  FDRE \data_reg[37][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[37]_30 [3]),
        .R(1'b0));
  FDRE \data_reg[37][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[37]_30 [4]),
        .R(1'b0));
  FDRE \data_reg[37][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[37]_30 [5]),
        .R(1'b0));
  FDRE \data_reg[37][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[37]_30 [6]),
        .R(1'b0));
  FDRE \data_reg[37][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[37]_30 [7]),
        .R(1'b0));
  FDRE \data_reg[38][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[38]_29 [0]),
        .R(1'b0));
  FDRE \data_reg[38][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[38]_29 [1]),
        .R(1'b0));
  FDRE \data_reg[38][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[38]_29 [2]),
        .R(1'b0));
  FDRE \data_reg[38][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[38]_29 [3]),
        .R(1'b0));
  FDRE \data_reg[38][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[38]_29 [4]),
        .R(1'b0));
  FDRE \data_reg[38][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[38]_29 [5]),
        .R(1'b0));
  FDRE \data_reg[38][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[38]_29 [6]),
        .R(1'b0));
  FDRE \data_reg[38][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[38]_29 [7]),
        .R(1'b0));
  FDRE \data_reg[39][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[39]_28 [0]),
        .R(1'b0));
  FDRE \data_reg[39][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[39]_28 [1]),
        .R(1'b0));
  FDRE \data_reg[39][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[39]_28 [2]),
        .R(1'b0));
  FDRE \data_reg[39][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[39]_28 [3]),
        .R(1'b0));
  FDRE \data_reg[39][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[39]_28 [4]),
        .R(1'b0));
  FDRE \data_reg[39][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[39]_28 [5]),
        .R(1'b0));
  FDRE \data_reg[39][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[39]_28 [6]),
        .R(1'b0));
  FDRE \data_reg[39][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[39]_28 [7]),
        .R(1'b0));
  FDRE \data_reg[3][0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][0]_1 ),
        .Q(\data_reg[3][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][1]_1 ),
        .Q(\data_reg[3][1]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][2]_1 ),
        .Q(\data_reg[3][2]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[3]),
        .Q(\data_reg[3]_3 [3]),
        .R(1'b0));
  FDRE \data_reg[3][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[4]),
        .Q(\data_reg[3]_3 [4]),
        .R(1'b0));
  FDRE \data_reg[3][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[5]),
        .Q(\data_reg[3]_3 [5]),
        .R(1'b0));
  FDRE \data_reg[3][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[6]),
        .Q(\data_reg[3]_3 [6]),
        .R(1'b0));
  FDRE \data_reg[3][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[7]),
        .Q(\data_reg[3]_3 [7]),
        .R(1'b0));
  FDRE \data_reg[40][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[40]_27 [0]),
        .R(1'b0));
  FDRE \data_reg[40][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[40]_27 [1]),
        .R(1'b0));
  FDRE \data_reg[40][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[40]_27 [2]),
        .R(1'b0));
  FDRE \data_reg[40][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[40]_27 [3]),
        .R(1'b0));
  FDRE \data_reg[40][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[40]_27 [4]),
        .R(1'b0));
  FDRE \data_reg[40][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[40]_27 [5]),
        .R(1'b0));
  FDRE \data_reg[40][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[40]_27 [6]),
        .R(1'b0));
  FDRE \data_reg[40][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[40]_27 [7]),
        .R(1'b0));
  FDRE \data_reg[41][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[41]_26 [0]),
        .R(1'b0));
  FDRE \data_reg[41][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[41]_26 [1]),
        .R(1'b0));
  FDRE \data_reg[41][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[41]_26 [2]),
        .R(1'b0));
  FDRE \data_reg[41][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[41]_26 [3]),
        .R(1'b0));
  FDRE \data_reg[41][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[41]_26 [4]),
        .R(1'b0));
  FDRE \data_reg[41][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[41]_26 [5]),
        .R(1'b0));
  FDRE \data_reg[41][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[41]_26 [6]),
        .R(1'b0));
  FDRE \data_reg[41][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[41]_26 [7]),
        .R(1'b0));
  FDRE \data_reg[42][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[42]_25 [0]),
        .R(1'b0));
  FDRE \data_reg[42][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[42]_25 [1]),
        .R(1'b0));
  FDRE \data_reg[42][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[42]_25 [2]),
        .R(1'b0));
  FDRE \data_reg[42][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[42]_25 [3]),
        .R(1'b0));
  FDRE \data_reg[42][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[42]_25 [4]),
        .R(1'b0));
  FDRE \data_reg[42][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[42]_25 [5]),
        .R(1'b0));
  FDRE \data_reg[42][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[42]_25 [6]),
        .R(1'b0));
  FDRE \data_reg[42][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[42]_25 [7]),
        .R(1'b0));
  FDRE \data_reg[43][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[43]_24 [0]),
        .R(1'b0));
  FDRE \data_reg[43][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[43]_24 [1]),
        .R(1'b0));
  FDRE \data_reg[43][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[43]_24 [2]),
        .R(1'b0));
  FDRE \data_reg[43][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[43]_24 [3]),
        .R(1'b0));
  FDRE \data_reg[43][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[43]_24 [4]),
        .R(1'b0));
  FDRE \data_reg[43][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[43]_24 [5]),
        .R(1'b0));
  FDRE \data_reg[43][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[43]_24 [6]),
        .R(1'b0));
  FDRE \data_reg[43][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[43]_24 [7]),
        .R(1'b0));
  FDRE \data_reg[44][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[44]_23 [0]),
        .R(1'b0));
  FDRE \data_reg[44][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[44]_23 [1]),
        .R(1'b0));
  FDRE \data_reg[44][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[44]_23 [2]),
        .R(1'b0));
  FDRE \data_reg[44][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[44]_23 [3]),
        .R(1'b0));
  FDRE \data_reg[44][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[44]_23 [4]),
        .R(1'b0));
  FDRE \data_reg[44][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[44]_23 [5]),
        .R(1'b0));
  FDRE \data_reg[44][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[44]_23 [6]),
        .R(1'b0));
  FDRE \data_reg[44][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[44]_23 [7]),
        .R(1'b0));
  FDRE \data_reg[45][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[45]_22 [0]),
        .R(1'b0));
  FDRE \data_reg[45][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[45]_22 [1]),
        .R(1'b0));
  FDRE \data_reg[45][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[45]_22 [2]),
        .R(1'b0));
  FDRE \data_reg[45][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[45]_22 [3]),
        .R(1'b0));
  FDRE \data_reg[45][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[45]_22 [4]),
        .R(1'b0));
  FDRE \data_reg[45][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[45]_22 [5]),
        .R(1'b0));
  FDRE \data_reg[45][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[45]_22 [6]),
        .R(1'b0));
  FDRE \data_reg[45][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[45]_22 [7]),
        .R(1'b0));
  FDRE \data_reg[46][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[46]_21 [0]),
        .R(1'b0));
  FDRE \data_reg[46][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[46]_21 [1]),
        .R(1'b0));
  FDRE \data_reg[46][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[46]_21 [2]),
        .R(1'b0));
  FDRE \data_reg[46][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[46]_21 [3]),
        .R(1'b0));
  FDRE \data_reg[46][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[46]_21 [4]),
        .R(1'b0));
  FDRE \data_reg[46][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[46]_21 [5]),
        .R(1'b0));
  FDRE \data_reg[46][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[46]_21 [6]),
        .R(1'b0));
  FDRE \data_reg[46][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[46]_21 [7]),
        .R(1'b0));
  FDRE \data_reg[47][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[47]_20 [0]),
        .R(1'b0));
  FDRE \data_reg[47][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[47]_20 [1]),
        .R(1'b0));
  FDRE \data_reg[47][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[47]_20 [2]),
        .R(1'b0));
  FDRE \data_reg[47][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[47]_20 [3]),
        .R(1'b0));
  FDRE \data_reg[47][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[47]_20 [4]),
        .R(1'b0));
  FDRE \data_reg[47][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[47]_20 [5]),
        .R(1'b0));
  FDRE \data_reg[47][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[47]_20 [6]),
        .R(1'b0));
  FDRE \data_reg[47][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[47]_20 [7]),
        .R(1'b0));
  FDRE \data_reg[48][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[48]_19 [0]),
        .R(1'b0));
  FDRE \data_reg[48][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[48]_19 [1]),
        .R(1'b0));
  FDRE \data_reg[48][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[48]_19 [2]),
        .R(1'b0));
  FDRE \data_reg[48][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[48]_19 [3]),
        .R(1'b0));
  FDRE \data_reg[48][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[48]_19 [4]),
        .R(1'b0));
  FDRE \data_reg[48][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[48]_19 [5]),
        .R(1'b0));
  FDRE \data_reg[48][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[48]_19 [6]),
        .R(1'b0));
  FDRE \data_reg[48][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[48]_19 [7]),
        .R(1'b0));
  FDRE \data_reg[49][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[49]_18 [0]),
        .R(1'b0));
  FDRE \data_reg[49][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[49]_18 [1]),
        .R(1'b0));
  FDRE \data_reg[49][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[49]_18 [2]),
        .R(1'b0));
  FDRE \data_reg[49][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[49]_18 [3]),
        .R(1'b0));
  FDRE \data_reg[49][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[49]_18 [4]),
        .R(1'b0));
  FDRE \data_reg[49][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[49]_18 [5]),
        .R(1'b0));
  FDRE \data_reg[49][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[49]_18 [6]),
        .R(1'b0));
  FDRE \data_reg[49][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[49]_18 [7]),
        .R(1'b0));
  FDRE \data_reg[4][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data_reg[4][0]_1 ),
        .Q(\data_reg[4][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data[4][1]_i_1_n_0 ),
        .Q(\data_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE \data_reg[4][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data[4][2]_i_1_n_0 ),
        .Q(\data_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE \data_reg[4][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data[4][3]_i_2_n_0 ),
        .Q(\data_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE \data_reg[4][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][4]_1 ),
        .Q(\data_reg[4][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][5]_1 ),
        .Q(\data_reg[4][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][6]_1 ),
        .Q(\data_reg[4][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][7]_1 ),
        .Q(\data_reg[4][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[50][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[50]_17 [0]),
        .R(1'b0));
  FDRE \data_reg[50][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[50]_17 [1]),
        .R(1'b0));
  FDRE \data_reg[50][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[50]_17 [2]),
        .R(1'b0));
  FDRE \data_reg[50][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[50]_17 [3]),
        .R(1'b0));
  FDRE \data_reg[50][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[50]_17 [4]),
        .R(1'b0));
  FDRE \data_reg[50][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[50]_17 [5]),
        .R(1'b0));
  FDRE \data_reg[50][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[50]_17 [6]),
        .R(1'b0));
  FDRE \data_reg[50][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[50]_17 [7]),
        .R(1'b0));
  FDRE \data_reg[51][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[51]_16 [0]),
        .R(1'b0));
  FDRE \data_reg[51][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[51]_16 [1]),
        .R(1'b0));
  FDRE \data_reg[51][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[51]_16 [2]),
        .R(1'b0));
  FDRE \data_reg[51][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[51]_16 [3]),
        .R(1'b0));
  FDRE \data_reg[51][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[51]_16 [4]),
        .R(1'b0));
  FDRE \data_reg[51][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[51]_16 [5]),
        .R(1'b0));
  FDRE \data_reg[51][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[51]_16 [6]),
        .R(1'b0));
  FDRE \data_reg[51][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[51]_16 [7]),
        .R(1'b0));
  FDRE \data_reg[52][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[52]_15 [0]),
        .R(1'b0));
  FDRE \data_reg[52][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[52]_15 [1]),
        .R(1'b0));
  FDRE \data_reg[52][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[52]_15 [2]),
        .R(1'b0));
  FDRE \data_reg[52][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[52]_15 [3]),
        .R(1'b0));
  FDRE \data_reg[52][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[52]_15 [4]),
        .R(1'b0));
  FDRE \data_reg[52][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[52]_15 [5]),
        .R(1'b0));
  FDRE \data_reg[52][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[52]_15 [6]),
        .R(1'b0));
  FDRE \data_reg[52][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[52]_15 [7]),
        .R(1'b0));
  FDRE \data_reg[53][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[53]_14 [0]),
        .R(1'b0));
  FDRE \data_reg[53][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[53]_14 [1]),
        .R(1'b0));
  FDRE \data_reg[53][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[53]_14 [2]),
        .R(1'b0));
  FDRE \data_reg[53][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[53]_14 [3]),
        .R(1'b0));
  FDRE \data_reg[53][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[53]_14 [4]),
        .R(1'b0));
  FDRE \data_reg[53][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[53]_14 [5]),
        .R(1'b0));
  FDRE \data_reg[53][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[53]_14 [6]),
        .R(1'b0));
  FDRE \data_reg[53][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[53]_14 [7]),
        .R(1'b0));
  FDRE \data_reg[54][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[54]_13 [0]),
        .R(1'b0));
  FDRE \data_reg[54][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[54]_13 [1]),
        .R(1'b0));
  FDRE \data_reg[54][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[54]_13 [2]),
        .R(1'b0));
  FDRE \data_reg[54][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[54]_13 [3]),
        .R(1'b0));
  FDRE \data_reg[54][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[54]_13 [4]),
        .R(1'b0));
  FDRE \data_reg[54][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[54]_13 [5]),
        .R(1'b0));
  FDRE \data_reg[54][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[54]_13 [6]),
        .R(1'b0));
  FDRE \data_reg[54][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[54]_13 [7]),
        .R(1'b0));
  FDRE \data_reg[55][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[55]_12 [0]),
        .R(1'b0));
  FDRE \data_reg[55][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[55]_12 [1]),
        .R(1'b0));
  FDRE \data_reg[55][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[55]_12 [2]),
        .R(1'b0));
  FDRE \data_reg[55][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[55]_12 [3]),
        .R(1'b0));
  FDRE \data_reg[55][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[55]_12 [4]),
        .R(1'b0));
  FDRE \data_reg[55][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[55]_12 [5]),
        .R(1'b0));
  FDRE \data_reg[55][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[55]_12 [6]),
        .R(1'b0));
  FDRE \data_reg[55][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[55]_12 [7]),
        .R(1'b0));
  FDRE \data_reg[56][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[56]_11 [0]),
        .R(1'b0));
  FDRE \data_reg[56][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[56]_11 [1]),
        .R(1'b0));
  FDRE \data_reg[56][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[56]_11 [2]),
        .R(1'b0));
  FDRE \data_reg[56][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[56]_11 [3]),
        .R(1'b0));
  FDRE \data_reg[56][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[56]_11 [4]),
        .R(1'b0));
  FDRE \data_reg[56][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[56]_11 [5]),
        .R(1'b0));
  FDRE \data_reg[56][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[56]_11 [6]),
        .R(1'b0));
  FDRE \data_reg[56][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[56]_11 [7]),
        .R(1'b0));
  FDRE \data_reg[57][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[57]_10 [0]),
        .R(1'b0));
  FDRE \data_reg[57][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[57]_10 [1]),
        .R(1'b0));
  FDRE \data_reg[57][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[57]_10 [2]),
        .R(1'b0));
  FDRE \data_reg[57][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[57]_10 [3]),
        .R(1'b0));
  FDRE \data_reg[57][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[57]_10 [4]),
        .R(1'b0));
  FDRE \data_reg[57][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[57]_10 [5]),
        .R(1'b0));
  FDRE \data_reg[57][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[57]_10 [6]),
        .R(1'b0));
  FDRE \data_reg[57][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[57]_10 [7]),
        .R(1'b0));
  FDRE \data_reg[58][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[58]_9 [0]),
        .R(1'b0));
  FDRE \data_reg[58][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[58]_9 [1]),
        .R(1'b0));
  FDRE \data_reg[58][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[58]_9 [2]),
        .R(1'b0));
  FDRE \data_reg[58][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[58]_9 [3]),
        .R(1'b0));
  FDRE \data_reg[58][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[58]_9 [4]),
        .R(1'b0));
  FDRE \data_reg[58][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[58]_9 [5]),
        .R(1'b0));
  FDRE \data_reg[58][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[58]_9 [6]),
        .R(1'b0));
  FDRE \data_reg[58][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[58]_9 [7]),
        .R(1'b0));
  FDRE \data_reg[59][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[59]_8 [0]),
        .R(1'b0));
  FDRE \data_reg[59][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[59]_8 [1]),
        .R(1'b0));
  FDRE \data_reg[59][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[59]_8 [2]),
        .R(1'b0));
  FDRE \data_reg[59][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[59]_8 [3]),
        .R(1'b0));
  FDRE \data_reg[59][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[59]_8 [4]),
        .R(1'b0));
  FDRE \data_reg[59][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[59]_8 [5]),
        .R(1'b0));
  FDRE \data_reg[59][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[59]_8 [6]),
        .R(1'b0));
  FDRE \data_reg[59][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[59]_8 [7]),
        .R(1'b0));
  FDRE \data_reg[5][0] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data_reg[5][0]_2 ),
        .Q(\data_reg[5][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][1] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data[5][1]_i_1_n_0 ),
        .Q(\data_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \data_reg[5][2] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data[5][2]_i_1_n_0 ),
        .Q(\data_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE \data_reg[5][3] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data[5][3]_i_2_n_0 ),
        .Q(\data_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \data_reg[5][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][4]_2 ),
        .Q(\data_reg[5][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][5]_1 ),
        .Q(\data_reg[5][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][6]_1 ),
        .Q(\data_reg[5][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][7]_1 ),
        .Q(\data_reg[5][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[60][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[60]_7 [0]),
        .R(1'b0));
  FDRE \data_reg[60][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[60]_7 [1]),
        .R(1'b0));
  FDRE \data_reg[60][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[60]_7 [2]),
        .R(1'b0));
  FDRE \data_reg[60][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[60]_7 [3]),
        .R(1'b0));
  FDRE \data_reg[60][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[60]_7 [4]),
        .R(1'b0));
  FDRE \data_reg[60][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[60]_7 [5]),
        .R(1'b0));
  FDRE \data_reg[60][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[60]_7 [6]),
        .R(1'b0));
  FDRE \data_reg[60][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[60]_7 [7]),
        .R(1'b0));
  FDRE \data_reg[61][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[61]_6 [0]),
        .R(1'b0));
  FDRE \data_reg[61][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[61]_6 [1]),
        .R(1'b0));
  FDRE \data_reg[61][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[61]_6 [2]),
        .R(1'b0));
  FDRE \data_reg[61][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[61]_6 [3]),
        .R(1'b0));
  FDRE \data_reg[61][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[61]_6 [4]),
        .R(1'b0));
  FDRE \data_reg[61][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[61]_6 [5]),
        .R(1'b0));
  FDRE \data_reg[61][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[61]_6 [6]),
        .R(1'b0));
  FDRE \data_reg[61][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[61]_6 [7]),
        .R(1'b0));
  FDRE \data_reg[62][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[62]_5 [0]),
        .R(1'b0));
  FDRE \data_reg[62][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[62]_5 [1]),
        .R(1'b0));
  FDRE \data_reg[62][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[62]_5 [2]),
        .R(1'b0));
  FDRE \data_reg[62][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[62]_5 [3]),
        .R(1'b0));
  FDRE \data_reg[62][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[62]_5 [4]),
        .R(1'b0));
  FDRE \data_reg[62][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[62]_5 [5]),
        .R(1'b0));
  FDRE \data_reg[62][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[62]_5 [6]),
        .R(1'b0));
  FDRE \data_reg[62][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[62]_5 [7]),
        .R(1'b0));
  FDRE \data_reg[63][0] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[0]),
        .Q(\data_reg[63]_4 [0]),
        .R(1'b0));
  FDRE \data_reg[63][1] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[1]),
        .Q(\data_reg[63]_4 [1]),
        .R(1'b0));
  FDRE \data_reg[63][2] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[2]),
        .Q(\data_reg[63]_4 [2]),
        .R(1'b0));
  FDRE \data_reg[63][3] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[3]),
        .Q(\data_reg[63]_4 [3]),
        .R(1'b0));
  FDRE \data_reg[63][4] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[4]),
        .Q(\data_reg[63]_4 [4]),
        .R(1'b0));
  FDRE \data_reg[63][5] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[5]),
        .Q(\data_reg[63]_4 [5]),
        .R(1'b0));
  FDRE \data_reg[63][6] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[6]),
        .Q(\data_reg[63]_4 [6]),
        .R(1'b0));
  FDRE \data_reg[63][7] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[7]),
        .Q(\data_reg[63]_4 [7]),
        .R(1'b0));
  FDRE \data_reg[6][0] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data_reg[6][4]_1 [0]),
        .Q(\data_reg[6][4]_0 [0]),
        .R(1'b0));
  FDRE \data_reg[6][1] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data[6][1]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [1]),
        .R(1'b0));
  FDRE \data_reg[6][2] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data[6][2]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [2]),
        .R(1'b0));
  FDRE \data_reg[6][3] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data[6][3]_i_2_n_0 ),
        .Q(\data_reg[6]_2 [3]),
        .R(1'b0));
  FDRE \data_reg[6][4] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data_reg[6][4]_1 [1]),
        .Q(\data_reg[6][4]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[6][5] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data[6][5]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [5]),
        .R(1'b0));
  FDRE \data_reg[6][6] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data[6][6]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [6]),
        .R(1'b0));
  FDRE \data_reg[6][7] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data[6][7]_i_2_n_0 ),
        .Q(\data_reg[6]_2 [7]),
        .R(1'b0));
  FDRE \data_reg[7][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[7]_60 [0]),
        .R(1'b0));
  FDRE \data_reg[7][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[7]_60 [1]),
        .R(1'b0));
  FDRE \data_reg[7][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[7]_60 [2]),
        .R(1'b0));
  FDRE \data_reg[7][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[7]_60 [3]),
        .R(1'b0));
  FDRE \data_reg[7][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[7]_60 [4]),
        .R(1'b0));
  FDRE \data_reg[7][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[7]_60 [5]),
        .R(1'b0));
  FDRE \data_reg[7][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[7]_60 [6]),
        .R(1'b0));
  FDRE \data_reg[7][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[7]_60 [7]),
        .R(1'b0));
  FDRE \data_reg[8][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[8]_59 [0]),
        .R(1'b0));
  FDRE \data_reg[8][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[8]_59 [1]),
        .R(1'b0));
  FDRE \data_reg[8][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[8]_59 [2]),
        .R(1'b0));
  FDRE \data_reg[8][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[8]_59 [3]),
        .R(1'b0));
  FDRE \data_reg[8][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[8]_59 [4]),
        .R(1'b0));
  FDRE \data_reg[8][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[8]_59 [5]),
        .R(1'b0));
  FDRE \data_reg[8][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[8]_59 [6]),
        .R(1'b0));
  FDRE \data_reg[8][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[8]_59 [7]),
        .R(1'b0));
  FDRE \data_reg[9][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[9]_58 [0]),
        .R(1'b0));
  FDRE \data_reg[9][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[9]_58 [1]),
        .R(1'b0));
  FDRE \data_reg[9][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[9]_58 [2]),
        .R(1'b0));
  FDRE \data_reg[9][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[9]_58 [3]),
        .R(1'b0));
  FDRE \data_reg[9][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[9]_58 [4]),
        .R(1'b0));
  FDRE \data_reg[9][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[9]_58 [5]),
        .R(1'b0));
  FDRE \data_reg[9][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[9]_58 [6]),
        .R(1'b0));
  FDRE \data_reg[9][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[9]_58 [7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\data_reg[5][7]_0 ),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_2
       (.I0(\data_reg[5][6]_0 ),
        .I1(\data_reg[5][4]_0 ),
        .I2(\data_reg[5][5]_0 ),
        .O(i__carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_1
       (.I0(\data_reg_n_0_[5][1] ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg_n_0_[5][2] ),
        .O(i__carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_2
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg[4][6]_0 ),
        .I2(\data_reg[4][7]_0 ),
        .O(i__carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    i__carry_i_3
       (.I0(\data_reg_n_0_[4][3] ),
        .I1(\data_reg[4][5]_0 ),
        .I2(\data_reg[4][4]_0 ),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000000041BE)) 
    i__carry_i_4
       (.I0(\data_reg[6][4]_0 [0]),
        .I1(\data_reg[6][4]_0 [1]),
        .I2(\data_reg[6]_2 [1]),
        .I3(\data_reg[4][0]_0 ),
        .I4(\data_reg_n_0_[4][1] ),
        .I5(\data_reg_n_0_[4][2] ),
        .O(i__carry_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[0]),
        .Q(last_rd_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[1]),
        .Q(last_rd_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[2]),
        .Q(last_rd_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[3]),
        .Q(last_rd_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[4]),
        .Q(last_rd_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[5]),
        .Q(last_rd_reg[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_1 
       (.I0(\rd_data_o_reg[0]_i_2_n_0 ),
        .I1(\rd_data_o_reg[0]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[0]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[0]_i_5_n_0 ),
        .O(\rd_data_o[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_14 
       (.I0(\data_reg[51]_16 [0]),
        .I1(\data_reg[50]_17 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [0]),
        .O(\rd_data_o[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_15 
       (.I0(\data_reg[55]_12 [0]),
        .I1(\data_reg[54]_13 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [0]),
        .O(\rd_data_o[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_16 
       (.I0(\data_reg[59]_8 [0]),
        .I1(\data_reg[58]_9 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [0]),
        .O(\rd_data_o[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_17 
       (.I0(\data_reg[63]_4 [0]),
        .I1(\data_reg[62]_5 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [0]),
        .O(\rd_data_o[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_18 
       (.I0(\data_reg[35]_32 [0]),
        .I1(\data_reg[34]_33 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [0]),
        .O(\rd_data_o[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_19 
       (.I0(\data_reg[39]_28 [0]),
        .I1(\data_reg[38]_29 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [0]),
        .O(\rd_data_o[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_20 
       (.I0(\data_reg[43]_24 [0]),
        .I1(\data_reg[42]_25 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [0]),
        .O(\rd_data_o[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_21 
       (.I0(\data_reg[47]_20 [0]),
        .I1(\data_reg[46]_21 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [0]),
        .O(\rd_data_o[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_22 
       (.I0(\data_reg[19]_48 [0]),
        .I1(\data_reg[18]_49 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [0]),
        .O(\rd_data_o[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_23 
       (.I0(\data_reg[23]_44 [0]),
        .I1(\data_reg[22]_45 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [0]),
        .O(\rd_data_o[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_24 
       (.I0(\data_reg[27]_40 [0]),
        .I1(\data_reg[26]_41 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [0]),
        .O(\rd_data_o[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_25 
       (.I0(\data_reg[31]_36 [0]),
        .I1(\data_reg[30]_37 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [0]),
        .O(\rd_data_o[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_26 
       (.I0(\data_reg[3][0]_0 ),
        .I1(\data_reg[2][0]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][0]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][0]_0 ),
        .O(\rd_data_o[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_27 
       (.I0(\data_reg[7]_60 [0]),
        .I1(\data_reg[6][4]_0 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][0]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][0]_0 ),
        .O(\rd_data_o[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_28 
       (.I0(\data_reg[11]_56 [0]),
        .I1(\data_reg[10]_57 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [0]),
        .O(\rd_data_o[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_29 
       (.I0(\data_reg[15]_52 [0]),
        .I1(\data_reg[14]_53 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [0]),
        .O(\rd_data_o[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_1 
       (.I0(\rd_data_o_reg[1]_i_2_n_0 ),
        .I1(\rd_data_o_reg[1]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[1]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[1]_i_5_n_0 ),
        .O(\rd_data_o[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_14 
       (.I0(\data_reg[51]_16 [1]),
        .I1(\data_reg[50]_17 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [1]),
        .O(\rd_data_o[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_15 
       (.I0(\data_reg[55]_12 [1]),
        .I1(\data_reg[54]_13 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [1]),
        .O(\rd_data_o[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_16 
       (.I0(\data_reg[59]_8 [1]),
        .I1(\data_reg[58]_9 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [1]),
        .O(\rd_data_o[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_17 
       (.I0(\data_reg[63]_4 [1]),
        .I1(\data_reg[62]_5 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [1]),
        .O(\rd_data_o[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_18 
       (.I0(\data_reg[35]_32 [1]),
        .I1(\data_reg[34]_33 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [1]),
        .O(\rd_data_o[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_19 
       (.I0(\data_reg[39]_28 [1]),
        .I1(\data_reg[38]_29 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [1]),
        .O(\rd_data_o[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_20 
       (.I0(\data_reg[43]_24 [1]),
        .I1(\data_reg[42]_25 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [1]),
        .O(\rd_data_o[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_21 
       (.I0(\data_reg[47]_20 [1]),
        .I1(\data_reg[46]_21 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [1]),
        .O(\rd_data_o[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_22 
       (.I0(\data_reg[19]_48 [1]),
        .I1(\data_reg[18]_49 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [1]),
        .O(\rd_data_o[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_23 
       (.I0(\data_reg[23]_44 [1]),
        .I1(\data_reg[22]_45 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [1]),
        .O(\rd_data_o[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_24 
       (.I0(\data_reg[27]_40 [1]),
        .I1(\data_reg[26]_41 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [1]),
        .O(\rd_data_o[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_25 
       (.I0(\data_reg[31]_36 [1]),
        .I1(\data_reg[30]_37 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [1]),
        .O(\rd_data_o[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_26 
       (.I0(\data_reg[3][1]_0 ),
        .I1(\data_reg_n_0_[2][1] ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1]_0 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0]_1 [1]),
        .O(\rd_data_o[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_27 
       (.I0(\data_reg[7]_60 [1]),
        .I1(\data_reg[6]_2 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg_n_0_[5][1] ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg_n_0_[4][1] ),
        .O(\rd_data_o[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_28 
       (.I0(\data_reg[11]_56 [1]),
        .I1(\data_reg[10]_57 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [1]),
        .O(\rd_data_o[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_29 
       (.I0(\data_reg[15]_52 [1]),
        .I1(\data_reg[14]_53 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [1]),
        .O(\rd_data_o[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_1 
       (.I0(\rd_data_o_reg[2]_i_2_n_0 ),
        .I1(\rd_data_o_reg[2]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[2]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[2]_i_5_n_0 ),
        .O(\rd_data_o[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_14 
       (.I0(\data_reg[51]_16 [2]),
        .I1(\data_reg[50]_17 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [2]),
        .O(\rd_data_o[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_15 
       (.I0(\data_reg[55]_12 [2]),
        .I1(\data_reg[54]_13 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [2]),
        .O(\rd_data_o[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_16 
       (.I0(\data_reg[59]_8 [2]),
        .I1(\data_reg[58]_9 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [2]),
        .O(\rd_data_o[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_17 
       (.I0(\data_reg[63]_4 [2]),
        .I1(\data_reg[62]_5 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [2]),
        .O(\rd_data_o[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_18 
       (.I0(\data_reg[35]_32 [2]),
        .I1(\data_reg[34]_33 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [2]),
        .O(\rd_data_o[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_19 
       (.I0(\data_reg[39]_28 [2]),
        .I1(\data_reg[38]_29 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [2]),
        .O(\rd_data_o[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_20 
       (.I0(\data_reg[43]_24 [2]),
        .I1(\data_reg[42]_25 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [2]),
        .O(\rd_data_o[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_21 
       (.I0(\data_reg[47]_20 [2]),
        .I1(\data_reg[46]_21 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [2]),
        .O(\rd_data_o[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_22 
       (.I0(\data_reg[19]_48 [2]),
        .I1(\data_reg[18]_49 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [2]),
        .O(\rd_data_o[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_23 
       (.I0(\data_reg[23]_44 [2]),
        .I1(\data_reg[22]_45 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [2]),
        .O(\rd_data_o[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_24 
       (.I0(\data_reg[27]_40 [2]),
        .I1(\data_reg[26]_41 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [2]),
        .O(\rd_data_o[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_25 
       (.I0(\data_reg[31]_36 [2]),
        .I1(\data_reg[30]_37 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [2]),
        .O(\rd_data_o[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_26 
       (.I0(\data_reg[3][2]_0 ),
        .I1(\data_reg_n_0_[2][2] ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1]_0 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0]_1 [2]),
        .O(\rd_data_o[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_27 
       (.I0(\data_reg[7]_60 [2]),
        .I1(\data_reg[6]_2 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg_n_0_[5][2] ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg_n_0_[4][2] ),
        .O(\rd_data_o[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_28 
       (.I0(\data_reg[11]_56 [2]),
        .I1(\data_reg[10]_57 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [2]),
        .O(\rd_data_o[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_29 
       (.I0(\data_reg[15]_52 [2]),
        .I1(\data_reg[14]_53 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [2]),
        .O(\rd_data_o[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_1 
       (.I0(\rd_data_o_reg[3]_i_2_n_0 ),
        .I1(\rd_data_o_reg[3]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[3]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[3]_i_5_n_0 ),
        .O(\rd_data_o[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_14 
       (.I0(\data_reg[51]_16 [3]),
        .I1(\data_reg[50]_17 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [3]),
        .O(\rd_data_o[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_15 
       (.I0(\data_reg[55]_12 [3]),
        .I1(\data_reg[54]_13 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [3]),
        .O(\rd_data_o[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_16 
       (.I0(\data_reg[59]_8 [3]),
        .I1(\data_reg[58]_9 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [3]),
        .O(\rd_data_o[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_17 
       (.I0(\data_reg[63]_4 [3]),
        .I1(\data_reg[62]_5 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [3]),
        .O(\rd_data_o[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_18 
       (.I0(\data_reg[35]_32 [3]),
        .I1(\data_reg[34]_33 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [3]),
        .O(\rd_data_o[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_19 
       (.I0(\data_reg[39]_28 [3]),
        .I1(\data_reg[38]_29 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [3]),
        .O(\rd_data_o[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_20 
       (.I0(\data_reg[43]_24 [3]),
        .I1(\data_reg[42]_25 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [3]),
        .O(\rd_data_o[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_21 
       (.I0(\data_reg[47]_20 [3]),
        .I1(\data_reg[46]_21 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [3]),
        .O(\rd_data_o[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_22 
       (.I0(\data_reg[19]_48 [3]),
        .I1(\data_reg[18]_49 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [3]),
        .O(\rd_data_o[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_23 
       (.I0(\data_reg[23]_44 [3]),
        .I1(\data_reg[22]_45 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [3]),
        .O(\rd_data_o[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_24 
       (.I0(\data_reg[27]_40 [3]),
        .I1(\data_reg[26]_41 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [3]),
        .O(\rd_data_o[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_25 
       (.I0(\data_reg[31]_36 [3]),
        .I1(\data_reg[30]_37 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [3]),
        .O(\rd_data_o[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_26 
       (.I0(\data_reg[3]_3 [3]),
        .I1(\data_reg_n_0_[2][3] ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1]_0 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0]_1 [3]),
        .O(\rd_data_o[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_27 
       (.I0(\data_reg[7]_60 [3]),
        .I1(\data_reg[6]_2 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg_n_0_[5][3] ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg_n_0_[4][3] ),
        .O(\rd_data_o[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_28 
       (.I0(\data_reg[11]_56 [3]),
        .I1(\data_reg[10]_57 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [3]),
        .O(\rd_data_o[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_29 
       (.I0(\data_reg[15]_52 [3]),
        .I1(\data_reg[14]_53 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [3]),
        .O(\rd_data_o[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_1 
       (.I0(\rd_data_o_reg[4]_i_2_n_0 ),
        .I1(\rd_data_o_reg[4]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[4]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[4]_i_5_n_0 ),
        .O(\rd_data_o[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_14 
       (.I0(\data_reg[51]_16 [4]),
        .I1(\data_reg[50]_17 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [4]),
        .O(\rd_data_o[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_15 
       (.I0(\data_reg[55]_12 [4]),
        .I1(\data_reg[54]_13 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [4]),
        .O(\rd_data_o[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_16 
       (.I0(\data_reg[59]_8 [4]),
        .I1(\data_reg[58]_9 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [4]),
        .O(\rd_data_o[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_17 
       (.I0(\data_reg[63]_4 [4]),
        .I1(\data_reg[62]_5 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [4]),
        .O(\rd_data_o[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_18 
       (.I0(\data_reg[35]_32 [4]),
        .I1(\data_reg[34]_33 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [4]),
        .O(\rd_data_o[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_19 
       (.I0(\data_reg[39]_28 [4]),
        .I1(\data_reg[38]_29 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [4]),
        .O(\rd_data_o[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_20 
       (.I0(\data_reg[43]_24 [4]),
        .I1(\data_reg[42]_25 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [4]),
        .O(\rd_data_o[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_21 
       (.I0(\data_reg[47]_20 [4]),
        .I1(\data_reg[46]_21 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [4]),
        .O(\rd_data_o[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_22 
       (.I0(\data_reg[19]_48 [4]),
        .I1(\data_reg[18]_49 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [4]),
        .O(\rd_data_o[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_23 
       (.I0(\data_reg[23]_44 [4]),
        .I1(\data_reg[22]_45 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [4]),
        .O(\rd_data_o[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_24 
       (.I0(\data_reg[27]_40 [4]),
        .I1(\data_reg[26]_41 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [4]),
        .O(\rd_data_o[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_25 
       (.I0(\data_reg[31]_36 [4]),
        .I1(\data_reg[30]_37 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [4]),
        .O(\rd_data_o[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_26 
       (.I0(\data_reg[3]_3 [4]),
        .I1(\data_reg[2][4]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [0]),
        .O(\rd_data_o[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_27 
       (.I0(\data_reg[7]_60 [4]),
        .I1(\data_reg[6][4]_0 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][4]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][4]_0 ),
        .O(\rd_data_o[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_28 
       (.I0(\data_reg[11]_56 [4]),
        .I1(\data_reg[10]_57 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [4]),
        .O(\rd_data_o[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_29 
       (.I0(\data_reg[15]_52 [4]),
        .I1(\data_reg[14]_53 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [4]),
        .O(\rd_data_o[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_1 
       (.I0(\rd_data_o_reg[5]_i_2_n_0 ),
        .I1(\rd_data_o_reg[5]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[5]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[5]_i_5_n_0 ),
        .O(\rd_data_o[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_14 
       (.I0(\data_reg[51]_16 [5]),
        .I1(\data_reg[50]_17 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [5]),
        .O(\rd_data_o[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_15 
       (.I0(\data_reg[55]_12 [5]),
        .I1(\data_reg[54]_13 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [5]),
        .O(\rd_data_o[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_16 
       (.I0(\data_reg[59]_8 [5]),
        .I1(\data_reg[58]_9 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [5]),
        .O(\rd_data_o[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_17 
       (.I0(\data_reg[63]_4 [5]),
        .I1(\data_reg[62]_5 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [5]),
        .O(\rd_data_o[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_18 
       (.I0(\data_reg[35]_32 [5]),
        .I1(\data_reg[34]_33 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [5]),
        .O(\rd_data_o[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_19 
       (.I0(\data_reg[39]_28 [5]),
        .I1(\data_reg[38]_29 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [5]),
        .O(\rd_data_o[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_20 
       (.I0(\data_reg[43]_24 [5]),
        .I1(\data_reg[42]_25 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [5]),
        .O(\rd_data_o[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_21 
       (.I0(\data_reg[47]_20 [5]),
        .I1(\data_reg[46]_21 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [5]),
        .O(\rd_data_o[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_22 
       (.I0(\data_reg[19]_48 [5]),
        .I1(\data_reg[18]_49 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [5]),
        .O(\rd_data_o[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_23 
       (.I0(\data_reg[23]_44 [5]),
        .I1(\data_reg[22]_45 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [5]),
        .O(\rd_data_o[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_24 
       (.I0(\data_reg[27]_40 [5]),
        .I1(\data_reg[26]_41 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [5]),
        .O(\rd_data_o[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_25 
       (.I0(\data_reg[31]_36 [5]),
        .I1(\data_reg[30]_37 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [5]),
        .O(\rd_data_o[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_26 
       (.I0(\data_reg[3]_3 [5]),
        .I1(\data_reg[2][5]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [1]),
        .O(\rd_data_o[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_27 
       (.I0(\data_reg[7]_60 [5]),
        .I1(\data_reg[6]_2 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][5]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][5]_0 ),
        .O(\rd_data_o[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_28 
       (.I0(\data_reg[11]_56 [5]),
        .I1(\data_reg[10]_57 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [5]),
        .O(\rd_data_o[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_29 
       (.I0(\data_reg[15]_52 [5]),
        .I1(\data_reg[14]_53 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [5]),
        .O(\rd_data_o[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_1 
       (.I0(\rd_data_o_reg[6]_i_2_n_0 ),
        .I1(\rd_data_o_reg[6]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[6]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[6]_i_5_n_0 ),
        .O(\rd_data_o[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_14 
       (.I0(\data_reg[51]_16 [6]),
        .I1(\data_reg[50]_17 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [6]),
        .O(\rd_data_o[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_15 
       (.I0(\data_reg[55]_12 [6]),
        .I1(\data_reg[54]_13 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [6]),
        .O(\rd_data_o[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_16 
       (.I0(\data_reg[59]_8 [6]),
        .I1(\data_reg[58]_9 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [6]),
        .O(\rd_data_o[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_17 
       (.I0(\data_reg[63]_4 [6]),
        .I1(\data_reg[62]_5 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [6]),
        .O(\rd_data_o[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_18 
       (.I0(\data_reg[35]_32 [6]),
        .I1(\data_reg[34]_33 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [6]),
        .O(\rd_data_o[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_19 
       (.I0(\data_reg[39]_28 [6]),
        .I1(\data_reg[38]_29 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [6]),
        .O(\rd_data_o[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_20 
       (.I0(\data_reg[43]_24 [6]),
        .I1(\data_reg[42]_25 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [6]),
        .O(\rd_data_o[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_21 
       (.I0(\data_reg[47]_20 [6]),
        .I1(\data_reg[46]_21 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [6]),
        .O(\rd_data_o[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_22 
       (.I0(\data_reg[19]_48 [6]),
        .I1(\data_reg[18]_49 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [6]),
        .O(\rd_data_o[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_23 
       (.I0(\data_reg[23]_44 [6]),
        .I1(\data_reg[22]_45 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [6]),
        .O(\rd_data_o[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_24 
       (.I0(\data_reg[27]_40 [6]),
        .I1(\data_reg[26]_41 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [6]),
        .O(\rd_data_o[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_25 
       (.I0(\data_reg[31]_36 [6]),
        .I1(\data_reg[30]_37 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [6]),
        .O(\rd_data_o[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_26 
       (.I0(\data_reg[3]_3 [6]),
        .I1(\data_reg[2][6]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [2]),
        .O(\rd_data_o[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_27 
       (.I0(\data_reg[7]_60 [6]),
        .I1(\data_reg[6]_2 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][6]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][6]_0 ),
        .O(\rd_data_o[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_28 
       (.I0(\data_reg[11]_56 [6]),
        .I1(\data_reg[10]_57 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [6]),
        .O(\rd_data_o[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_29 
       (.I0(\data_reg[15]_52 [6]),
        .I1(\data_reg[14]_53 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [6]),
        .O(\rd_data_o[6]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rd_data_o[7]_i_1 
       (.I0(\rd_data_o[7]_i_3_n_0 ),
        .I1(\rd_data_o[7]_i_4_n_0 ),
        .O(\rd_data_o[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_17 
       (.I0(\data_reg[51]_16 [7]),
        .I1(\data_reg[50]_17 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [7]),
        .O(\rd_data_o[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_18 
       (.I0(\data_reg[55]_12 [7]),
        .I1(\data_reg[54]_13 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [7]),
        .O(\rd_data_o[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_19 
       (.I0(\data_reg[59]_8 [7]),
        .I1(\data_reg[58]_9 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [7]),
        .O(\rd_data_o[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_2 
       (.I0(\rd_data_o_reg[7]_i_5_n_0 ),
        .I1(\rd_data_o_reg[7]_i_6_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[7]_i_7_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[7]_i_8_n_0 ),
        .O(\rd_data_o[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_20 
       (.I0(\data_reg[63]_4 [7]),
        .I1(\data_reg[62]_5 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [7]),
        .O(\rd_data_o[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_21 
       (.I0(\data_reg[35]_32 [7]),
        .I1(\data_reg[34]_33 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [7]),
        .O(\rd_data_o[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_22 
       (.I0(\data_reg[39]_28 [7]),
        .I1(\data_reg[38]_29 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [7]),
        .O(\rd_data_o[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_23 
       (.I0(\data_reg[43]_24 [7]),
        .I1(\data_reg[42]_25 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [7]),
        .O(\rd_data_o[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_24 
       (.I0(\data_reg[47]_20 [7]),
        .I1(\data_reg[46]_21 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [7]),
        .O(\rd_data_o[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_25 
       (.I0(\data_reg[19]_48 [7]),
        .I1(\data_reg[18]_49 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [7]),
        .O(\rd_data_o[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_26 
       (.I0(\data_reg[23]_44 [7]),
        .I1(\data_reg[22]_45 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [7]),
        .O(\rd_data_o[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_27 
       (.I0(\data_reg[27]_40 [7]),
        .I1(\data_reg[26]_41 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [7]),
        .O(\rd_data_o[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_28 
       (.I0(\data_reg[31]_36 [7]),
        .I1(\data_reg[30]_37 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [7]),
        .O(\rd_data_o[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_29 
       (.I0(\data_reg[3]_3 [7]),
        .I1(\data_reg[2][7]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [3]),
        .O(\rd_data_o[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_data_o[7]_i_3 
       (.I0(last_rd_reg[3]),
        .I1(rtc_0_rd_reg_o[3]),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(last_rd_reg[5]),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(last_rd_reg[4]),
        .O(\rd_data_o[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_30 
       (.I0(\data_reg[7]_60 [7]),
        .I1(\data_reg[6]_2 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][7]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][7]_0 ),
        .O(\rd_data_o[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_31 
       (.I0(\data_reg[11]_56 [7]),
        .I1(\data_reg[10]_57 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [7]),
        .O(\rd_data_o[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_32 
       (.I0(\data_reg[15]_52 [7]),
        .I1(\data_reg[14]_53 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [7]),
        .O(\rd_data_o[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_data_o[7]_i_4 
       (.I0(last_rd_reg[0]),
        .I1(rtc_0_rd_reg_o[0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(last_rd_reg[1]),
        .I4(rtc_0_rd_reg_o[2]),
        .I5(last_rd_reg[2]),
        .O(\rd_data_o[7]_i_4_n_0 ));
  FDRE \rd_data_o_reg[0] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[0]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[0]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[0]_i_10 
       (.I0(\rd_data_o[0]_i_22_n_0 ),
        .I1(\rd_data_o[0]_i_23_n_0 ),
        .O(\rd_data_o_reg[0]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_11 
       (.I0(\rd_data_o[0]_i_24_n_0 ),
        .I1(\rd_data_o[0]_i_25_n_0 ),
        .O(\rd_data_o_reg[0]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_12 
       (.I0(\rd_data_o[0]_i_26_n_0 ),
        .I1(\rd_data_o[0]_i_27_n_0 ),
        .O(\rd_data_o_reg[0]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_13 
       (.I0(\rd_data_o[0]_i_28_n_0 ),
        .I1(\rd_data_o[0]_i_29_n_0 ),
        .O(\rd_data_o_reg[0]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[0]_i_2 
       (.I0(\rd_data_o_reg[0]_i_6_n_0 ),
        .I1(\rd_data_o_reg[0]_i_7_n_0 ),
        .O(\rd_data_o_reg[0]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[0]_i_3 
       (.I0(\rd_data_o_reg[0]_i_8_n_0 ),
        .I1(\rd_data_o_reg[0]_i_9_n_0 ),
        .O(\rd_data_o_reg[0]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[0]_i_4 
       (.I0(\rd_data_o_reg[0]_i_10_n_0 ),
        .I1(\rd_data_o_reg[0]_i_11_n_0 ),
        .O(\rd_data_o_reg[0]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[0]_i_5 
       (.I0(\rd_data_o_reg[0]_i_12_n_0 ),
        .I1(\rd_data_o_reg[0]_i_13_n_0 ),
        .O(\rd_data_o_reg[0]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[0]_i_6 
       (.I0(\rd_data_o[0]_i_14_n_0 ),
        .I1(\rd_data_o[0]_i_15_n_0 ),
        .O(\rd_data_o_reg[0]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_7 
       (.I0(\rd_data_o[0]_i_16_n_0 ),
        .I1(\rd_data_o[0]_i_17_n_0 ),
        .O(\rd_data_o_reg[0]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_8 
       (.I0(\rd_data_o[0]_i_18_n_0 ),
        .I1(\rd_data_o[0]_i_19_n_0 ),
        .O(\rd_data_o_reg[0]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_9 
       (.I0(\rd_data_o[0]_i_20_n_0 ),
        .I1(\rd_data_o[0]_i_21_n_0 ),
        .O(\rd_data_o_reg[0]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[1] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[1]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[1]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[1]_i_10 
       (.I0(\rd_data_o[1]_i_22_n_0 ),
        .I1(\rd_data_o[1]_i_23_n_0 ),
        .O(\rd_data_o_reg[1]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_11 
       (.I0(\rd_data_o[1]_i_24_n_0 ),
        .I1(\rd_data_o[1]_i_25_n_0 ),
        .O(\rd_data_o_reg[1]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_12 
       (.I0(\rd_data_o[1]_i_26_n_0 ),
        .I1(\rd_data_o[1]_i_27_n_0 ),
        .O(\rd_data_o_reg[1]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_13 
       (.I0(\rd_data_o[1]_i_28_n_0 ),
        .I1(\rd_data_o[1]_i_29_n_0 ),
        .O(\rd_data_o_reg[1]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[1]_i_2 
       (.I0(\rd_data_o_reg[1]_i_6_n_0 ),
        .I1(\rd_data_o_reg[1]_i_7_n_0 ),
        .O(\rd_data_o_reg[1]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[1]_i_3 
       (.I0(\rd_data_o_reg[1]_i_8_n_0 ),
        .I1(\rd_data_o_reg[1]_i_9_n_0 ),
        .O(\rd_data_o_reg[1]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[1]_i_4 
       (.I0(\rd_data_o_reg[1]_i_10_n_0 ),
        .I1(\rd_data_o_reg[1]_i_11_n_0 ),
        .O(\rd_data_o_reg[1]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[1]_i_5 
       (.I0(\rd_data_o_reg[1]_i_12_n_0 ),
        .I1(\rd_data_o_reg[1]_i_13_n_0 ),
        .O(\rd_data_o_reg[1]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[1]_i_6 
       (.I0(\rd_data_o[1]_i_14_n_0 ),
        .I1(\rd_data_o[1]_i_15_n_0 ),
        .O(\rd_data_o_reg[1]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_7 
       (.I0(\rd_data_o[1]_i_16_n_0 ),
        .I1(\rd_data_o[1]_i_17_n_0 ),
        .O(\rd_data_o_reg[1]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_8 
       (.I0(\rd_data_o[1]_i_18_n_0 ),
        .I1(\rd_data_o[1]_i_19_n_0 ),
        .O(\rd_data_o_reg[1]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_9 
       (.I0(\rd_data_o[1]_i_20_n_0 ),
        .I1(\rd_data_o[1]_i_21_n_0 ),
        .O(\rd_data_o_reg[1]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[2] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[2]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[2]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[2]_i_10 
       (.I0(\rd_data_o[2]_i_22_n_0 ),
        .I1(\rd_data_o[2]_i_23_n_0 ),
        .O(\rd_data_o_reg[2]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_11 
       (.I0(\rd_data_o[2]_i_24_n_0 ),
        .I1(\rd_data_o[2]_i_25_n_0 ),
        .O(\rd_data_o_reg[2]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_12 
       (.I0(\rd_data_o[2]_i_26_n_0 ),
        .I1(\rd_data_o[2]_i_27_n_0 ),
        .O(\rd_data_o_reg[2]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_13 
       (.I0(\rd_data_o[2]_i_28_n_0 ),
        .I1(\rd_data_o[2]_i_29_n_0 ),
        .O(\rd_data_o_reg[2]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[2]_i_2 
       (.I0(\rd_data_o_reg[2]_i_6_n_0 ),
        .I1(\rd_data_o_reg[2]_i_7_n_0 ),
        .O(\rd_data_o_reg[2]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[2]_i_3 
       (.I0(\rd_data_o_reg[2]_i_8_n_0 ),
        .I1(\rd_data_o_reg[2]_i_9_n_0 ),
        .O(\rd_data_o_reg[2]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[2]_i_4 
       (.I0(\rd_data_o_reg[2]_i_10_n_0 ),
        .I1(\rd_data_o_reg[2]_i_11_n_0 ),
        .O(\rd_data_o_reg[2]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[2]_i_5 
       (.I0(\rd_data_o_reg[2]_i_12_n_0 ),
        .I1(\rd_data_o_reg[2]_i_13_n_0 ),
        .O(\rd_data_o_reg[2]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[2]_i_6 
       (.I0(\rd_data_o[2]_i_14_n_0 ),
        .I1(\rd_data_o[2]_i_15_n_0 ),
        .O(\rd_data_o_reg[2]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_7 
       (.I0(\rd_data_o[2]_i_16_n_0 ),
        .I1(\rd_data_o[2]_i_17_n_0 ),
        .O(\rd_data_o_reg[2]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_8 
       (.I0(\rd_data_o[2]_i_18_n_0 ),
        .I1(\rd_data_o[2]_i_19_n_0 ),
        .O(\rd_data_o_reg[2]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_9 
       (.I0(\rd_data_o[2]_i_20_n_0 ),
        .I1(\rd_data_o[2]_i_21_n_0 ),
        .O(\rd_data_o_reg[2]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[3] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[3]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[3]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[3]_i_10 
       (.I0(\rd_data_o[3]_i_22_n_0 ),
        .I1(\rd_data_o[3]_i_23_n_0 ),
        .O(\rd_data_o_reg[3]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_11 
       (.I0(\rd_data_o[3]_i_24_n_0 ),
        .I1(\rd_data_o[3]_i_25_n_0 ),
        .O(\rd_data_o_reg[3]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_12 
       (.I0(\rd_data_o[3]_i_26_n_0 ),
        .I1(\rd_data_o[3]_i_27_n_0 ),
        .O(\rd_data_o_reg[3]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_13 
       (.I0(\rd_data_o[3]_i_28_n_0 ),
        .I1(\rd_data_o[3]_i_29_n_0 ),
        .O(\rd_data_o_reg[3]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[3]_i_2 
       (.I0(\rd_data_o_reg[3]_i_6_n_0 ),
        .I1(\rd_data_o_reg[3]_i_7_n_0 ),
        .O(\rd_data_o_reg[3]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[3]_i_3 
       (.I0(\rd_data_o_reg[3]_i_8_n_0 ),
        .I1(\rd_data_o_reg[3]_i_9_n_0 ),
        .O(\rd_data_o_reg[3]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[3]_i_4 
       (.I0(\rd_data_o_reg[3]_i_10_n_0 ),
        .I1(\rd_data_o_reg[3]_i_11_n_0 ),
        .O(\rd_data_o_reg[3]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[3]_i_5 
       (.I0(\rd_data_o_reg[3]_i_12_n_0 ),
        .I1(\rd_data_o_reg[3]_i_13_n_0 ),
        .O(\rd_data_o_reg[3]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[3]_i_6 
       (.I0(\rd_data_o[3]_i_14_n_0 ),
        .I1(\rd_data_o[3]_i_15_n_0 ),
        .O(\rd_data_o_reg[3]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_7 
       (.I0(\rd_data_o[3]_i_16_n_0 ),
        .I1(\rd_data_o[3]_i_17_n_0 ),
        .O(\rd_data_o_reg[3]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_8 
       (.I0(\rd_data_o[3]_i_18_n_0 ),
        .I1(\rd_data_o[3]_i_19_n_0 ),
        .O(\rd_data_o_reg[3]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_9 
       (.I0(\rd_data_o[3]_i_20_n_0 ),
        .I1(\rd_data_o[3]_i_21_n_0 ),
        .O(\rd_data_o_reg[3]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[4] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[4]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[4]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[4]_i_10 
       (.I0(\rd_data_o[4]_i_22_n_0 ),
        .I1(\rd_data_o[4]_i_23_n_0 ),
        .O(\rd_data_o_reg[4]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_11 
       (.I0(\rd_data_o[4]_i_24_n_0 ),
        .I1(\rd_data_o[4]_i_25_n_0 ),
        .O(\rd_data_o_reg[4]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_12 
       (.I0(\rd_data_o[4]_i_26_n_0 ),
        .I1(\rd_data_o[4]_i_27_n_0 ),
        .O(\rd_data_o_reg[4]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_13 
       (.I0(\rd_data_o[4]_i_28_n_0 ),
        .I1(\rd_data_o[4]_i_29_n_0 ),
        .O(\rd_data_o_reg[4]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[4]_i_2 
       (.I0(\rd_data_o_reg[4]_i_6_n_0 ),
        .I1(\rd_data_o_reg[4]_i_7_n_0 ),
        .O(\rd_data_o_reg[4]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[4]_i_3 
       (.I0(\rd_data_o_reg[4]_i_8_n_0 ),
        .I1(\rd_data_o_reg[4]_i_9_n_0 ),
        .O(\rd_data_o_reg[4]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[4]_i_4 
       (.I0(\rd_data_o_reg[4]_i_10_n_0 ),
        .I1(\rd_data_o_reg[4]_i_11_n_0 ),
        .O(\rd_data_o_reg[4]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[4]_i_5 
       (.I0(\rd_data_o_reg[4]_i_12_n_0 ),
        .I1(\rd_data_o_reg[4]_i_13_n_0 ),
        .O(\rd_data_o_reg[4]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[4]_i_6 
       (.I0(\rd_data_o[4]_i_14_n_0 ),
        .I1(\rd_data_o[4]_i_15_n_0 ),
        .O(\rd_data_o_reg[4]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_7 
       (.I0(\rd_data_o[4]_i_16_n_0 ),
        .I1(\rd_data_o[4]_i_17_n_0 ),
        .O(\rd_data_o_reg[4]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_8 
       (.I0(\rd_data_o[4]_i_18_n_0 ),
        .I1(\rd_data_o[4]_i_19_n_0 ),
        .O(\rd_data_o_reg[4]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_9 
       (.I0(\rd_data_o[4]_i_20_n_0 ),
        .I1(\rd_data_o[4]_i_21_n_0 ),
        .O(\rd_data_o_reg[4]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[5] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[5]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[5]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[5]_i_10 
       (.I0(\rd_data_o[5]_i_22_n_0 ),
        .I1(\rd_data_o[5]_i_23_n_0 ),
        .O(\rd_data_o_reg[5]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_11 
       (.I0(\rd_data_o[5]_i_24_n_0 ),
        .I1(\rd_data_o[5]_i_25_n_0 ),
        .O(\rd_data_o_reg[5]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_12 
       (.I0(\rd_data_o[5]_i_26_n_0 ),
        .I1(\rd_data_o[5]_i_27_n_0 ),
        .O(\rd_data_o_reg[5]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_13 
       (.I0(\rd_data_o[5]_i_28_n_0 ),
        .I1(\rd_data_o[5]_i_29_n_0 ),
        .O(\rd_data_o_reg[5]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[5]_i_2 
       (.I0(\rd_data_o_reg[5]_i_6_n_0 ),
        .I1(\rd_data_o_reg[5]_i_7_n_0 ),
        .O(\rd_data_o_reg[5]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[5]_i_3 
       (.I0(\rd_data_o_reg[5]_i_8_n_0 ),
        .I1(\rd_data_o_reg[5]_i_9_n_0 ),
        .O(\rd_data_o_reg[5]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[5]_i_4 
       (.I0(\rd_data_o_reg[5]_i_10_n_0 ),
        .I1(\rd_data_o_reg[5]_i_11_n_0 ),
        .O(\rd_data_o_reg[5]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[5]_i_5 
       (.I0(\rd_data_o_reg[5]_i_12_n_0 ),
        .I1(\rd_data_o_reg[5]_i_13_n_0 ),
        .O(\rd_data_o_reg[5]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[5]_i_6 
       (.I0(\rd_data_o[5]_i_14_n_0 ),
        .I1(\rd_data_o[5]_i_15_n_0 ),
        .O(\rd_data_o_reg[5]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_7 
       (.I0(\rd_data_o[5]_i_16_n_0 ),
        .I1(\rd_data_o[5]_i_17_n_0 ),
        .O(\rd_data_o_reg[5]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_8 
       (.I0(\rd_data_o[5]_i_18_n_0 ),
        .I1(\rd_data_o[5]_i_19_n_0 ),
        .O(\rd_data_o_reg[5]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_9 
       (.I0(\rd_data_o[5]_i_20_n_0 ),
        .I1(\rd_data_o[5]_i_21_n_0 ),
        .O(\rd_data_o_reg[5]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[6] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[6]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[6]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[6]_i_10 
       (.I0(\rd_data_o[6]_i_22_n_0 ),
        .I1(\rd_data_o[6]_i_23_n_0 ),
        .O(\rd_data_o_reg[6]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_11 
       (.I0(\rd_data_o[6]_i_24_n_0 ),
        .I1(\rd_data_o[6]_i_25_n_0 ),
        .O(\rd_data_o_reg[6]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_12 
       (.I0(\rd_data_o[6]_i_26_n_0 ),
        .I1(\rd_data_o[6]_i_27_n_0 ),
        .O(\rd_data_o_reg[6]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_13 
       (.I0(\rd_data_o[6]_i_28_n_0 ),
        .I1(\rd_data_o[6]_i_29_n_0 ),
        .O(\rd_data_o_reg[6]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[6]_i_2 
       (.I0(\rd_data_o_reg[6]_i_6_n_0 ),
        .I1(\rd_data_o_reg[6]_i_7_n_0 ),
        .O(\rd_data_o_reg[6]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[6]_i_3 
       (.I0(\rd_data_o_reg[6]_i_8_n_0 ),
        .I1(\rd_data_o_reg[6]_i_9_n_0 ),
        .O(\rd_data_o_reg[6]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[6]_i_4 
       (.I0(\rd_data_o_reg[6]_i_10_n_0 ),
        .I1(\rd_data_o_reg[6]_i_11_n_0 ),
        .O(\rd_data_o_reg[6]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[6]_i_5 
       (.I0(\rd_data_o_reg[6]_i_12_n_0 ),
        .I1(\rd_data_o_reg[6]_i_13_n_0 ),
        .O(\rd_data_o_reg[6]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[6]_i_6 
       (.I0(\rd_data_o[6]_i_14_n_0 ),
        .I1(\rd_data_o[6]_i_15_n_0 ),
        .O(\rd_data_o_reg[6]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_7 
       (.I0(\rd_data_o[6]_i_16_n_0 ),
        .I1(\rd_data_o[6]_i_17_n_0 ),
        .O(\rd_data_o_reg[6]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_8 
       (.I0(\rd_data_o[6]_i_18_n_0 ),
        .I1(\rd_data_o[6]_i_19_n_0 ),
        .O(\rd_data_o_reg[6]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_9 
       (.I0(\rd_data_o[6]_i_20_n_0 ),
        .I1(\rd_data_o[6]_i_21_n_0 ),
        .O(\rd_data_o_reg[6]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[7] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[7]_i_2_n_0 ),
        .Q(registers_0_rd_data_o[7]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[7]_i_10 
       (.I0(\rd_data_o[7]_i_19_n_0 ),
        .I1(\rd_data_o[7]_i_20_n_0 ),
        .O(\rd_data_o_reg[7]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_11 
       (.I0(\rd_data_o[7]_i_21_n_0 ),
        .I1(\rd_data_o[7]_i_22_n_0 ),
        .O(\rd_data_o_reg[7]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_12 
       (.I0(\rd_data_o[7]_i_23_n_0 ),
        .I1(\rd_data_o[7]_i_24_n_0 ),
        .O(\rd_data_o_reg[7]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_13 
       (.I0(\rd_data_o[7]_i_25_n_0 ),
        .I1(\rd_data_o[7]_i_26_n_0 ),
        .O(\rd_data_o_reg[7]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_14 
       (.I0(\rd_data_o[7]_i_27_n_0 ),
        .I1(\rd_data_o[7]_i_28_n_0 ),
        .O(\rd_data_o_reg[7]_i_14_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_15 
       (.I0(\rd_data_o[7]_i_29_n_0 ),
        .I1(\rd_data_o[7]_i_30_n_0 ),
        .O(\rd_data_o_reg[7]_i_15_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_16 
       (.I0(\rd_data_o[7]_i_31_n_0 ),
        .I1(\rd_data_o[7]_i_32_n_0 ),
        .O(\rd_data_o_reg[7]_i_16_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[7]_i_5 
       (.I0(\rd_data_o_reg[7]_i_9_n_0 ),
        .I1(\rd_data_o_reg[7]_i_10_n_0 ),
        .O(\rd_data_o_reg[7]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[7]_i_6 
       (.I0(\rd_data_o_reg[7]_i_11_n_0 ),
        .I1(\rd_data_o_reg[7]_i_12_n_0 ),
        .O(\rd_data_o_reg[7]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[7]_i_7 
       (.I0(\rd_data_o_reg[7]_i_13_n_0 ),
        .I1(\rd_data_o_reg[7]_i_14_n_0 ),
        .O(\rd_data_o_reg[7]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[7]_i_8 
       (.I0(\rd_data_o_reg[7]_i_15_n_0 ),
        .I1(\rd_data_o_reg[7]_i_16_n_0 ),
        .O(\rd_data_o_reg[7]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[7]_i_9 
       (.I0(\rd_data_o[7]_i_17_n_0 ),
        .I1(\rd_data_o[7]_i_18_n_0 ),
        .O(\rd_data_o_reg[7]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \refresh[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \refresh[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \refresh[2]_i_1 
       (.I0(refresh_reg[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \refresh[3]_i_1 
       (.I0(refresh_reg[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(refresh_reg[2]),
        .O(\refresh_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \refresh[4]_i_1 
       (.I0(refresh_reg[4]),
        .I1(refresh_reg[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(refresh_reg[3]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \refresh[5]_i_1 
       (.I0(seccnt_reg[23]),
        .I1(seccnt_reg[24]),
        .I2(\refresh[5]_i_3_n_0 ),
        .I3(\refresh[5]_i_4_n_0 ),
        .I4(\refresh_reg[6]_inv_0 ),
        .O(\refresh[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \refresh[5]_i_2 
       (.I0(refresh_reg[5]),
        .I1(refresh_reg[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(refresh_reg[2]),
        .I5(refresh_reg[4]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hFFAEAAAA)) 
    \refresh[5]_i_3 
       (.I0(seccnt_reg[22]),
        .I1(seccnt_reg[19]),
        .I2(\refresh[5]_i_5_n_0 ),
        .I3(seccnt_reg[20]),
        .I4(seccnt_reg[21]),
        .O(\refresh[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \refresh[5]_i_4 
       (.I0(seccnt_reg[26]),
        .I1(seccnt_reg[25]),
        .I2(seccnt_reg[28]),
        .I3(\refresh[5]_i_6_n_0 ),
        .O(\refresh[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001FFFFFF)) 
    \refresh[5]_i_5 
       (.I0(\refresh[5]_i_7_n_0 ),
        .I1(seccnt_reg[14]),
        .I2(seccnt_reg[15]),
        .I3(seccnt_reg[17]),
        .I4(seccnt_reg[16]),
        .I5(seccnt_reg[18]),
        .O(\refresh[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \refresh[5]_i_6 
       (.I0(seccnt_reg[29]),
        .I1(seccnt_reg[31]),
        .I2(seccnt_reg[27]),
        .I3(seccnt_reg[30]),
        .O(\refresh[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \refresh[5]_i_7 
       (.I0(seccnt_reg[9]),
        .I1(seccnt_reg[10]),
        .I2(seccnt_reg[13]),
        .I3(seccnt_reg[8]),
        .I4(seccnt_reg[12]),
        .I5(seccnt_reg[11]),
        .O(\refresh[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \refresh[6]_inv_i_1 
       (.I0(refresh_reg[4]),
        .I1(refresh_reg[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(refresh_reg[3]),
        .I5(refresh_reg[5]),
        .O(p_0_in[6]));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[0] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[1] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[2] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[2]),
        .Q(refresh_reg[2]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[3] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(\refresh_reg[3]_0 ),
        .Q(refresh_reg[3]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[4] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[4]),
        .Q(refresh_reg[4]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[5] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[5]),
        .Q(refresh_reg[5]),
        .R(\refresh[5]_i_1_n_0 ));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \refresh_reg[6]_inv 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[6]),
        .Q(\refresh_reg[6]_inv_0 ),
        .S(\refresh[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sda_o_i_11
       (.I0(registers_0_rd_data_o[1]),
        .I1(registers_0_rd_data_o[0]),
        .I2(sda_o_i_2[1]),
        .I3(registers_0_rd_data_o[7]),
        .I4(sda_o_i_2[0]),
        .I5(registers_0_rd_data_o[6]),
        .O(sda_o_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sda_o_i_12
       (.I0(registers_0_rd_data_o[5]),
        .I1(registers_0_rd_data_o[4]),
        .I2(sda_o_i_2[1]),
        .I3(registers_0_rd_data_o[3]),
        .I4(sda_o_i_2[0]),
        .I5(registers_0_rd_data_o[2]),
        .O(sda_o_i_12_n_0));
  MUXF7 sda_o_reg_i_7
       (.I0(sda_o_i_11_n_0),
        .I1(sda_o_i_12_n_0),
        .O(\cnt_reg[2] ),
        .S(sda_o_i_2[2]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \seccnt[0]_i_1 
       (.I0(\refresh[5]_i_4_n_0 ),
        .I1(\refresh[5]_i_3_n_0 ),
        .I2(seccnt_reg[24]),
        .I3(seccnt_reg[23]),
        .O(\seccnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \seccnt[0]_i_3 
       (.I0(\seccnt_reg_n_0_[0] ),
        .O(\seccnt[0]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \seccnt_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_7 ),
        .Q(\seccnt_reg_n_0_[0] ),
        .S(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\seccnt_reg[0]_i_2_n_0 ,\seccnt_reg[0]_i_2_n_1 ,\seccnt_reg[0]_i_2_n_2 ,\seccnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\seccnt_reg[0]_i_2_n_4 ,\seccnt_reg[0]_i_2_n_5 ,\seccnt_reg[0]_i_2_n_6 ,\seccnt_reg[0]_i_2_n_7 }),
        .S({\seccnt_reg_n_0_[3] ,\seccnt_reg_n_0_[2] ,\seccnt_reg_n_0_[1] ,\seccnt[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[10] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_5 ),
        .Q(seccnt_reg[10]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[11] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_4 ),
        .Q(seccnt_reg[11]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[12] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_7 ),
        .Q(seccnt_reg[12]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[12]_i_1 
       (.CI(\seccnt_reg[8]_i_1_n_0 ),
        .CO({\seccnt_reg[12]_i_1_n_0 ,\seccnt_reg[12]_i_1_n_1 ,\seccnt_reg[12]_i_1_n_2 ,\seccnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[12]_i_1_n_4 ,\seccnt_reg[12]_i_1_n_5 ,\seccnt_reg[12]_i_1_n_6 ,\seccnt_reg[12]_i_1_n_7 }),
        .S(seccnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[13] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_6 ),
        .Q(seccnt_reg[13]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[14] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_5 ),
        .Q(seccnt_reg[14]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[15] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_4 ),
        .Q(seccnt_reg[15]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[16] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_7 ),
        .Q(seccnt_reg[16]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[16]_i_1 
       (.CI(\seccnt_reg[12]_i_1_n_0 ),
        .CO({\seccnt_reg[16]_i_1_n_0 ,\seccnt_reg[16]_i_1_n_1 ,\seccnt_reg[16]_i_1_n_2 ,\seccnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[16]_i_1_n_4 ,\seccnt_reg[16]_i_1_n_5 ,\seccnt_reg[16]_i_1_n_6 ,\seccnt_reg[16]_i_1_n_7 }),
        .S(seccnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[17] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_6 ),
        .Q(seccnt_reg[17]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[18] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_5 ),
        .Q(seccnt_reg[18]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[19] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_4 ),
        .Q(seccnt_reg[19]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_6 ),
        .Q(\seccnt_reg_n_0_[1] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[20] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_7 ),
        .Q(seccnt_reg[20]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[20]_i_1 
       (.CI(\seccnt_reg[16]_i_1_n_0 ),
        .CO({\seccnt_reg[20]_i_1_n_0 ,\seccnt_reg[20]_i_1_n_1 ,\seccnt_reg[20]_i_1_n_2 ,\seccnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[20]_i_1_n_4 ,\seccnt_reg[20]_i_1_n_5 ,\seccnt_reg[20]_i_1_n_6 ,\seccnt_reg[20]_i_1_n_7 }),
        .S(seccnt_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[21] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_6 ),
        .Q(seccnt_reg[21]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[22] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_5 ),
        .Q(seccnt_reg[22]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[23] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_4 ),
        .Q(seccnt_reg[23]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[24] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_7 ),
        .Q(seccnt_reg[24]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[24]_i_1 
       (.CI(\seccnt_reg[20]_i_1_n_0 ),
        .CO({\seccnt_reg[24]_i_1_n_0 ,\seccnt_reg[24]_i_1_n_1 ,\seccnt_reg[24]_i_1_n_2 ,\seccnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[24]_i_1_n_4 ,\seccnt_reg[24]_i_1_n_5 ,\seccnt_reg[24]_i_1_n_6 ,\seccnt_reg[24]_i_1_n_7 }),
        .S(seccnt_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[25] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_6 ),
        .Q(seccnt_reg[25]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[26] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_5 ),
        .Q(seccnt_reg[26]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[27] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_4 ),
        .Q(seccnt_reg[27]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[28] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_7 ),
        .Q(seccnt_reg[28]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[28]_i_1 
       (.CI(\seccnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED [3],\seccnt_reg[28]_i_1_n_1 ,\seccnt_reg[28]_i_1_n_2 ,\seccnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[28]_i_1_n_4 ,\seccnt_reg[28]_i_1_n_5 ,\seccnt_reg[28]_i_1_n_6 ,\seccnt_reg[28]_i_1_n_7 }),
        .S(seccnt_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[29] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_6 ),
        .Q(seccnt_reg[29]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_5 ),
        .Q(\seccnt_reg_n_0_[2] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[30] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_5 ),
        .Q(seccnt_reg[30]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[31] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_4 ),
        .Q(seccnt_reg[31]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_4 ),
        .Q(\seccnt_reg_n_0_[3] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_7 ),
        .Q(\seccnt_reg_n_0_[4] ),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[4]_i_1 
       (.CI(\seccnt_reg[0]_i_2_n_0 ),
        .CO({\seccnt_reg[4]_i_1_n_0 ,\seccnt_reg[4]_i_1_n_1 ,\seccnt_reg[4]_i_1_n_2 ,\seccnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[4]_i_1_n_4 ,\seccnt_reg[4]_i_1_n_5 ,\seccnt_reg[4]_i_1_n_6 ,\seccnt_reg[4]_i_1_n_7 }),
        .S({\seccnt_reg_n_0_[7] ,\seccnt_reg_n_0_[6] ,\seccnt_reg_n_0_[5] ,\seccnt_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_6 ),
        .Q(\seccnt_reg_n_0_[5] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_5 ),
        .Q(\seccnt_reg_n_0_[6] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_4 ),
        .Q(\seccnt_reg_n_0_[7] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[8] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_7 ),
        .Q(seccnt_reg[8]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[8]_i_1 
       (.CI(\seccnt_reg[4]_i_1_n_0 ),
        .CO({\seccnt_reg[8]_i_1_n_0 ,\seccnt_reg[8]_i_1_n_1 ,\seccnt_reg[8]_i_1_n_2 ,\seccnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[8]_i_1_n_4 ,\seccnt_reg[8]_i_1_n_5 ,\seccnt_reg[8]_i_1_n_6 ,\seccnt_reg[8]_i_1_n_7 }),
        .S(seccnt_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[9] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_6 ),
        .Q(seccnt_reg[9]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE update_i_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(update_i_reg_6),
        .Q(update_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[10]_i_1 
       (.I0(p_0_in[2]),
        .I1(rtc_0_rd_reg_o[2]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [0]),
        .O(\wr_data[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[12]_i_1 
       (.I0(p_0_in[4]),
        .I1(rtc_0_rd_reg_o[4]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [1]),
        .O(\wr_data[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[13]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(rtc_0_rd_reg_o[5]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [2]),
        .O(\wr_data[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFE)) 
    \wr_data[14]_i_1 
       (.I0(\rd_data_o[7]_i_3_n_0 ),
        .I1(\rd_data_o[7]_i_4_n_0 ),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .O(\wr_data[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data[14]_i_2 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .O(\wr_data[14]_i_2_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[0] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [0]),
        .Q(\wr_data_reg[14]_0 [0]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[10] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[10]_i_1_n_0 ),
        .Q(\wr_data_reg[14]_0 [10]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[11] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [10]),
        .Q(\wr_data_reg[14]_0 [11]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[12] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[12]_i_1_n_0 ),
        .Q(\wr_data_reg[14]_0 [12]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[13] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[13]_i_1__0_n_0 ),
        .Q(\wr_data_reg[14]_0 [13]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[14] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[14]_i_2_n_0 ),
        .Q(\wr_data_reg[14]_0 [14]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[1] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [1]),
        .Q(\wr_data_reg[14]_0 [1]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[2] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [2]),
        .Q(\wr_data_reg[14]_0 [2]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[3] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [3]),
        .Q(\wr_data_reg[14]_0 [3]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[4] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [4]),
        .Q(\wr_data_reg[14]_0 [4]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[5] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [5]),
        .Q(\wr_data_reg[14]_0 [5]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[6] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [6]),
        .Q(\wr_data_reg[14]_0 [6]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[7] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [7]),
        .Q(\wr_data_reg[14]_0 [7]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[8] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [8]),
        .Q(\wr_data_reg[14]_0 [8]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[9] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [9]),
        .Q(\wr_data_reg[14]_0 [9]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN" *) 
  FDRE wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\wr_data[14]_i_1_n_0 ),
        .Q(wr_en),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rtc" *) 
module zxnexys_zxrtc_0_0_rtc
   (sda_reg_0,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_0,
    sda_o,
    D,
    Q,
    ack_reg_0,
    \tmp_reg[0]_0 ,
    \bcnt_reg[0]_0 ,
    \wr_reg_o_reg[3]_0 ,
    update_t_reg_1,
    \data_o_reg[0]_0 ,
    \wr_reg_o_reg[4]_0 ,
    \wr_reg_o_reg[4]_1 ,
    \wr_reg_o_reg[5]_0 ,
    \wr_reg_o_reg[5]_1 ,
    \wr_reg_o_reg[4]_2 ,
    \goreg_bm.dout_i_reg[13] ,
    \wr_reg_o_reg[5]_2 ,
    \wr_reg_o_reg[1]_0 ,
    \wr_reg_o_reg[5]_3 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \wr_reg_o_reg[3]_1 ,
    \wr_reg_o_reg[4]_3 ,
    \goreg_bm.dout_i_reg[12] ,
    update_t_reg_2,
    update_t_reg_3,
    \wr_reg_o_reg[4]_4 ,
    \wr_reg_o_reg[3]_2 ,
    \guf.guf1.underflow_i_reg ,
    \wr_reg_o_reg[5]_4 ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[10] ,
    \wr_reg_o_reg[5]_5 ,
    \wr_reg_o_reg[0]_0 ,
    \wr_reg_o_reg[3]_3 ,
    update_i_reg,
    \wr_reg_o_reg[3]_4 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \wr_reg_o_reg[5]_6 ,
    \wr_reg_o_reg[5]_7 ,
    \wr_reg_o_reg[5]_8 ,
    \goreg_bm.dout_i_reg[8] ,
    \wr_reg_o_reg[4]_5 ,
    \wr_reg_o_reg[3]_5 ,
    \wr_reg_o_reg[3]_6 ,
    \goreg_bm.dout_i_reg[13]_3 ,
    \wr_reg_o_reg[5]_9 ,
    \wr_reg_o_reg[4]_6 ,
    \goreg_bm.dout_i_reg[13]_4 ,
    \wr_reg_o_reg[3]_7 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[12]_1 ,
    \goreg_bm.dout_i_reg[9] ,
    \wr_reg_o_reg[4]_7 ,
    \wr_reg_o_reg[5]_10 ,
    \wr_reg_o_reg[4]_8 ,
    \wr_reg_o_reg[1]_1 ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \data_o_reg[7]_0 ,
    \data_o_reg[7]_1 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \wr_reg_o_reg[5]_11 ,
    \wr_reg_o_reg[0]_1 ,
    E,
    \wr_reg_o_reg[3]_8 ,
    \wr_reg_o_reg[5]_12 ,
    \data_o_reg[4]_0 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \wr_reg_o_reg[5]_13 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \wr_reg_o_reg[3]_9 ,
    \wr_reg_o_reg[4]_9 ,
    \wr_reg_o_reg[4]_10 ,
    \wr_reg_o_reg[4]_11 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \wr_reg_o_reg[4]_12 ,
    \data_o_reg[3]_0 ,
    \wr_reg_o_reg[2]_0 ,
    \data_o_reg[4]_1 ,
    \data_o_reg[0]_1 ,
    \data_o_reg[0]_2 ,
    \data_o_reg[0]_3 ,
    \data_o_reg[3]_1 ,
    \wr_reg_o_reg[2]_1 ,
    \data_o_reg[0]_4 ,
    \goreg_bm.dout_i_reg[0] ,
    \goreg_bm.dout_i_reg[1] ,
    \goreg_bm.dout_i_reg[2] ,
    \cnt_reg[2]_0 ,
    \bcnt_reg[1]_0 ,
    old_scl_reg_0,
    \cnt_reg[1]_0 ,
    \bcnt_reg[1]_1 ,
    ack14_out,
    \bcnt_reg[0]_1 ,
    \cnt_reg[0]_0 ,
    \wr_reg_o_reg[2]_2 ,
    \sda_sr_reg[1]_0 ,
    \scl_sr_reg[1]_0 ,
    clk_peripheral,
    sda_reg_1,
    scl_reg_1,
    i2c_rw_reg_1,
    update_t_reg_4,
    reset,
    sda_o_reg_0,
    \wr_data_reg[11] ,
    dout,
    \wr_data_reg[8] ,
    \wr_data_reg[11]_0 ,
    \data_reg[4][0] ,
    \data_reg[4][0]_0 ,
    underflow,
    \data_reg[20][0] ,
    \data_reg[62][0] ,
    \data_reg[62][0]_0 ,
    \data_reg[61][0] ,
    \data_reg[16][0] ,
    \data_reg[40][0] ,
    \data_reg[49][0] ,
    \data_reg[45][0] ,
    \data_reg[58][0] ,
    \data_reg[27][0] ,
    \data_reg[53][0] ,
    \data_reg[30][0] ,
    \data_reg[35][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[34][0] ,
    \data_reg[46][0] ,
    \data_reg[39][0] ,
    \data_reg[59][0] ,
    \data_reg[47][0] ,
    \data_reg[37][0] ,
    \data_reg[35][0]_0 ,
    \data_reg[8][0] ,
    \data_reg[19][0] ,
    \data_reg[19][0]_0 ,
    \data_reg[14][0] ,
    \data_reg[22][0] ,
    \data_reg[11][0] ,
    \data_reg[14][0]_0 ,
    \data_reg[47][0]_0 ,
    \data_reg[21][0] ,
    \data_reg[32][0] ,
    \data_reg[38][0] ,
    \data_reg[33][0] ,
    \data_reg[13][0] ,
    \data_reg[42][0] ,
    \data_reg[45][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[50][0] ,
    \data_reg[3][5] ,
    \data_reg[9][0] ,
    \data_reg[52][0] ,
    \data_reg[43][0] ,
    \data_reg[36][0] ,
    \data_reg[36][0]_0 ,
    \data_reg[12][0] ,
    \data_reg[3][5]_0 ,
    \data_reg[63][0] ,
    \data_reg[6][4] ,
    \data_reg[0][0] ,
    \data_reg[15][0] ,
    \data_reg[5][4] ,
    \data_reg[5][0] ,
    \data_reg[1][0] ,
    \data_reg[0][0]_0 ,
    \data_reg[0][3] ,
    \data_reg[2][0] ,
    \data_reg[2][0]_0 ,
    sda_o_reg_1,
    sda_i,
    scl_i);
  output sda_reg_0;
  output scl_reg_0;
  output i2c_rw_reg_0;
  output update_t_reg_0;
  output sda_o;
  output [5:0]D;
  output [2:0]Q;
  output ack_reg_0;
  output [0:0]\tmp_reg[0]_0 ;
  output \bcnt_reg[0]_0 ;
  output [10:0]\wr_reg_o_reg[3]_0 ;
  output update_t_reg_1;
  output \data_o_reg[0]_0 ;
  output [0:0]\wr_reg_o_reg[4]_0 ;
  output [0:0]\wr_reg_o_reg[4]_1 ;
  output [0:0]\wr_reg_o_reg[5]_0 ;
  output [0:0]\wr_reg_o_reg[5]_1 ;
  output [0:0]\wr_reg_o_reg[4]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output [0:0]\wr_reg_o_reg[5]_2 ;
  output [0:0]\wr_reg_o_reg[1]_0 ;
  output [0:0]\wr_reg_o_reg[5]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  output [0:0]\wr_reg_o_reg[3]_1 ;
  output [0:0]\wr_reg_o_reg[4]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]update_t_reg_2;
  output [0:0]update_t_reg_3;
  output [0:0]\wr_reg_o_reg[4]_4 ;
  output [0:0]\wr_reg_o_reg[3]_2 ;
  output [0:0]\guf.guf1.underflow_i_reg ;
  output [0:0]\wr_reg_o_reg[5]_4 ;
  output [0:0]\goreg_bm.dout_i_reg[11] ;
  output [0:0]\goreg_bm.dout_i_reg[10] ;
  output [0:0]\wr_reg_o_reg[5]_5 ;
  output [0:0]\wr_reg_o_reg[0]_0 ;
  output [0:0]\wr_reg_o_reg[3]_3 ;
  output [0:0]update_i_reg;
  output [0:0]\wr_reg_o_reg[3]_4 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  output [0:0]\wr_reg_o_reg[5]_6 ;
  output \wr_reg_o_reg[5]_7 ;
  output [0:0]\wr_reg_o_reg[5]_8 ;
  output [0:0]\goreg_bm.dout_i_reg[8] ;
  output [0:0]\wr_reg_o_reg[4]_5 ;
  output [0:0]\wr_reg_o_reg[3]_5 ;
  output [0:0]\wr_reg_o_reg[3]_6 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  output [0:0]\wr_reg_o_reg[5]_9 ;
  output [0:0]\wr_reg_o_reg[4]_6 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  output [0:0]\wr_reg_o_reg[3]_7 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[9] ;
  output [0:0]\wr_reg_o_reg[4]_7 ;
  output [0:0]\wr_reg_o_reg[5]_10 ;
  output [0:0]\wr_reg_o_reg[4]_8 ;
  output \wr_reg_o_reg[1]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  output [7:0]\data_o_reg[7]_0 ;
  output [4:0]\data_o_reg[7]_1 ;
  output \goreg_bm.dout_i_reg[6] ;
  output [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  output [0:0]\wr_reg_o_reg[5]_11 ;
  output [0:0]\wr_reg_o_reg[0]_1 ;
  output [0:0]E;
  output [0:0]\wr_reg_o_reg[3]_8 ;
  output \wr_reg_o_reg[5]_12 ;
  output [1:0]\data_o_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \wr_reg_o_reg[5]_13 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output [0:0]\wr_reg_o_reg[3]_9 ;
  output [0:0]\wr_reg_o_reg[4]_9 ;
  output [0:0]\wr_reg_o_reg[4]_10 ;
  output \wr_reg_o_reg[4]_11 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \wr_reg_o_reg[4]_12 ;
  output \data_o_reg[3]_0 ;
  output \wr_reg_o_reg[2]_0 ;
  output \data_o_reg[4]_1 ;
  output \data_o_reg[0]_1 ;
  output \data_o_reg[0]_2 ;
  output \data_o_reg[0]_3 ;
  output \data_o_reg[3]_1 ;
  output \wr_reg_o_reg[2]_1 ;
  output \data_o_reg[0]_4 ;
  output \goreg_bm.dout_i_reg[0] ;
  output \goreg_bm.dout_i_reg[1] ;
  output \goreg_bm.dout_i_reg[2] ;
  output [2:0]\cnt_reg[2]_0 ;
  output \bcnt_reg[1]_0 ;
  output old_scl_reg_0;
  output \cnt_reg[1]_0 ;
  output \bcnt_reg[1]_1 ;
  output ack14_out;
  output \bcnt_reg[0]_1 ;
  output \cnt_reg[0]_0 ;
  output \wr_reg_o_reg[2]_2 ;
  output [1:0]\sda_sr_reg[1]_0 ;
  output [1:0]\scl_sr_reg[1]_0 ;
  input clk_peripheral;
  input sda_reg_1;
  input scl_reg_1;
  input i2c_rw_reg_1;
  input update_t_reg_4;
  input reset;
  input sda_o_reg_0;
  input \wr_data_reg[11] ;
  input [13:0]dout;
  input [2:0]\wr_data_reg[8] ;
  input [0:0]\wr_data_reg[11]_0 ;
  input \data_reg[4][0] ;
  input \data_reg[4][0]_0 ;
  input underflow;
  input \data_reg[20][0] ;
  input \data_reg[62][0] ;
  input \data_reg[62][0]_0 ;
  input \data_reg[61][0] ;
  input \data_reg[16][0] ;
  input \data_reg[40][0] ;
  input \data_reg[49][0] ;
  input \data_reg[45][0] ;
  input \data_reg[58][0] ;
  input \data_reg[27][0] ;
  input \data_reg[53][0] ;
  input \data_reg[30][0] ;
  input \data_reg[35][0] ;
  input \data_reg[18][0] ;
  input \data_reg[17][0] ;
  input \data_reg[34][0] ;
  input \data_reg[46][0] ;
  input \data_reg[39][0] ;
  input \data_reg[59][0] ;
  input \data_reg[47][0] ;
  input \data_reg[37][0] ;
  input \data_reg[35][0]_0 ;
  input \data_reg[8][0] ;
  input \data_reg[19][0] ;
  input \data_reg[19][0]_0 ;
  input \data_reg[14][0] ;
  input \data_reg[22][0] ;
  input \data_reg[11][0] ;
  input \data_reg[14][0]_0 ;
  input \data_reg[47][0]_0 ;
  input \data_reg[21][0] ;
  input \data_reg[32][0] ;
  input \data_reg[38][0] ;
  input \data_reg[33][0] ;
  input \data_reg[13][0] ;
  input \data_reg[42][0] ;
  input \data_reg[45][0]_0 ;
  input \data_reg[33][0]_0 ;
  input \data_reg[50][0] ;
  input \data_reg[3][5] ;
  input \data_reg[9][0] ;
  input \data_reg[52][0] ;
  input \data_reg[43][0] ;
  input \data_reg[36][0] ;
  input \data_reg[36][0]_0 ;
  input \data_reg[12][0] ;
  input \data_reg[3][5]_0 ;
  input \data_reg[63][0] ;
  input [1:0]\data_reg[6][4] ;
  input \data_reg[0][0] ;
  input \data_reg[15][0] ;
  input \data_reg[5][4] ;
  input \data_reg[5][0] ;
  input [0:0]\data_reg[1][0] ;
  input [0:0]\data_reg[0][0]_0 ;
  input \data_reg[0][3] ;
  input \data_reg[2][0] ;
  input \data_reg[2][0]_0 ;
  input sda_o_reg_1;
  input sda_i;
  input scl_i;

  wire [5:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ack;
  wire ack14_out;
  wire ack_i_1_n_0;
  wire ack_reg_0;
  wire [10:0]bcnt;
  wire \bcnt[10]_i_1_n_0 ;
  wire \bcnt[10]_i_2_n_0 ;
  wire \bcnt[10]_i_5_n_0 ;
  wire \bcnt[10]_i_6_n_0 ;
  wire \bcnt[5]_i_2_n_0 ;
  wire \bcnt[8]_i_2_n_0 ;
  wire \bcnt[8]_i_3_n_0 ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[0]_1 ;
  wire \bcnt_reg[1]_0 ;
  wire \bcnt_reg[1]_1 ;
  wire clk_peripheral;
  wire [3:3]cnt;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[0]_i_2_n_0 ;
  wire \cnt[1]_i_1_n_0 ;
  wire \cnt[2]_i_1_n_0 ;
  wire \cnt[3]_i_1_n_0 ;
  wire \cnt[3]_i_2_n_0 ;
  wire \cnt[3]_i_3_n_0 ;
  wire \cnt[3]_i_5_n_0 ;
  wire \cnt[3]_i_6_n_0 ;
  wire \cnt[3]_i_7_n_0 ;
  wire \cnt_reg[0]_0 ;
  wire \cnt_reg[1]_0 ;
  wire [2:0]\cnt_reg[2]_0 ;
  wire \data[10][7]_i_2_n_0 ;
  wire \data[11][7]_i_2_n_0 ;
  wire \data[11][7]_i_4_n_0 ;
  wire \data[12][7]_i_2_n_0 ;
  wire \data[13][7]_i_2_n_0 ;
  wire \data[14][7]_i_2_n_0 ;
  wire \data[17][7]_i_3_n_0 ;
  wire \data[18][7]_i_2_n_0 ;
  wire \data[19][7]_i_3_n_0 ;
  wire \data[20][7]_i_2_n_0 ;
  wire \data[20][7]_i_3_n_0 ;
  wire \data[22][7]_i_2_n_0 ;
  wire \data[23][7]_i_2_n_0 ;
  wire \data[23][7]_i_3_n_0 ;
  wire \data[24][7]_i_2_n_0 ;
  wire \data[25][7]_i_2_n_0 ;
  wire \data[26][7]_i_4_n_0 ;
  wire \data[28][7]_i_3_n_0 ;
  wire \data[29][7]_i_2_n_0 ;
  wire \data[30][7]_i_2_n_0 ;
  wire \data[32][7]_i_3_n_0 ;
  wire \data[34][7]_i_3_n_0 ;
  wire \data[36][7]_i_4_n_0 ;
  wire \data[37][7]_i_3_n_0 ;
  wire \data[38][7]_i_2_n_0 ;
  wire \data[3][7]_i_3_n_0 ;
  wire \data[3][7]_i_4_n_0 ;
  wire \data[41][7]_i_2_n_0 ;
  wire \data[42][7]_i_2_n_0 ;
  wire \data[43][7]_i_2_n_0 ;
  wire \data[44][7]_i_2_n_0 ;
  wire \data[44][7]_i_3_n_0 ;
  wire \data[44][7]_i_4_n_0 ;
  wire \data[46][7]_i_3_n_0 ;
  wire \data[47][7]_i_2_n_0 ;
  wire \data[48][7]_i_2_n_0 ;
  wire \data[48][7]_i_4_n_0 ;
  wire \data[49][7]_i_2_n_0 ;
  wire \data[4][3]_i_11_n_0 ;
  wire \data[4][5]_i_8_n_0 ;
  wire \data[51][7]_i_2_n_0 ;
  wire \data[52][7]_i_2_n_0 ;
  wire \data[52][7]_i_3_n_0 ;
  wire \data[52][7]_i_5_n_0 ;
  wire \data[53][7]_i_3_n_0 ;
  wire \data[53][7]_i_4_n_0 ;
  wire \data[53][7]_i_5_n_0 ;
  wire \data[54][7]_i_3_n_0 ;
  wire \data[54][7]_i_4_n_0 ;
  wire \data[55][7]_i_2_n_0 ;
  wire \data[56][7]_i_4_n_0 ;
  wire \data[57][7]_i_3_n_0 ;
  wire \data[58][7]_i_4_n_0 ;
  wire \data[58][7]_i_5_n_0 ;
  wire \data[59][7]_i_2_n_0 ;
  wire \data[60][7]_i_2_n_0 ;
  wire \data[60][7]_i_3_n_0 ;
  wire \data[61][7]_i_2_n_0 ;
  wire \data[61][7]_i_3_n_0 ;
  wire \data[62][7]_i_2_n_0 ;
  wire \data[63][7]_i_2_n_0 ;
  wire \data_o_reg[0]_0 ;
  wire \data_o_reg[0]_1 ;
  wire \data_o_reg[0]_2 ;
  wire \data_o_reg[0]_3 ;
  wire \data_o_reg[0]_4 ;
  wire \data_o_reg[3]_0 ;
  wire \data_o_reg[3]_1 ;
  wire [1:0]\data_o_reg[4]_0 ;
  wire \data_o_reg[4]_1 ;
  wire [7:0]\data_o_reg[7]_0 ;
  wire [4:0]\data_o_reg[7]_1 ;
  wire \data_reg[0][0] ;
  wire [0:0]\data_reg[0][0]_0 ;
  wire \data_reg[0][3] ;
  wire \data_reg[11][0] ;
  wire \data_reg[12][0] ;
  wire \data_reg[13][0] ;
  wire \data_reg[14][0] ;
  wire \data_reg[14][0]_0 ;
  wire \data_reg[15][0] ;
  wire \data_reg[16][0] ;
  wire \data_reg[17][0] ;
  wire \data_reg[18][0] ;
  wire \data_reg[19][0] ;
  wire \data_reg[19][0]_0 ;
  wire [0:0]\data_reg[1][0] ;
  wire \data_reg[20][0] ;
  wire \data_reg[21][0] ;
  wire \data_reg[22][0] ;
  wire \data_reg[27][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[30][0] ;
  wire \data_reg[32][0] ;
  wire \data_reg[33][0] ;
  wire \data_reg[33][0]_0 ;
  wire \data_reg[34][0] ;
  wire \data_reg[35][0] ;
  wire \data_reg[35][0]_0 ;
  wire \data_reg[36][0] ;
  wire \data_reg[36][0]_0 ;
  wire \data_reg[37][0] ;
  wire \data_reg[38][0] ;
  wire \data_reg[39][0] ;
  wire \data_reg[3][5] ;
  wire \data_reg[3][5]_0 ;
  wire \data_reg[40][0] ;
  wire \data_reg[42][0] ;
  wire \data_reg[43][0] ;
  wire \data_reg[45][0] ;
  wire \data_reg[45][0]_0 ;
  wire \data_reg[46][0] ;
  wire \data_reg[47][0] ;
  wire \data_reg[47][0]_0 ;
  wire \data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[50][0] ;
  wire \data_reg[52][0] ;
  wire \data_reg[53][0] ;
  wire \data_reg[58][0] ;
  wire \data_reg[59][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][4] ;
  wire \data_reg[61][0] ;
  wire \data_reg[62][0] ;
  wire \data_reg[62][0]_0 ;
  wire \data_reg[63][0] ;
  wire [1:0]\data_reg[6][4] ;
  wire \data_reg[8][0] ;
  wire \data_reg[9][0] ;
  wire [13:0]dout;
  wire \goreg_bm.dout_i_reg[0] ;
  wire [0:0]\goreg_bm.dout_i_reg[10] ;
  wire [0:0]\goreg_bm.dout_i_reg[11] ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire [0:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  wire \goreg_bm.dout_i_reg[1] ;
  wire \goreg_bm.dout_i_reg[2] ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire [0:0]\goreg_bm.dout_i_reg[8] ;
  wire [0:0]\goreg_bm.dout_i_reg[9] ;
  wire [0:0]\guf.guf1.underflow_i_reg ;
  wire i2c_rw_reg_0;
  wire i2c_rw_reg_1;
  wire old_scl;
  wire old_scl_reg_0;
  wire old_sda;
  wire [10:0]p_1_in;
  wire p_1_in_0;
  wire \ptr[0]_i_1_n_0 ;
  wire \ptr[1]_i_1_n_0 ;
  wire \ptr[1]_i_2_n_0 ;
  wire \ptr[2]_i_1_n_0 ;
  wire \ptr[2]_i_2_n_0 ;
  wire \ptr[2]_i_3_n_0 ;
  wire \ptr[3]_i_1_n_0 ;
  wire \ptr[3]_i_2_n_0 ;
  wire \ptr[3]_i_3_n_0 ;
  wire \ptr[3]_i_4_n_0 ;
  wire \ptr[3]_i_5_n_0 ;
  wire \ptr[3]_i_6_n_0 ;
  wire \ptr[4]_i_1_n_0 ;
  wire \ptr[4]_i_2_n_0 ;
  wire \ptr[4]_i_3_n_0 ;
  wire \ptr[5]_i_1_n_0 ;
  wire \ptr[5]_i_2_n_0 ;
  wire \ptr[5]_i_3_n_0 ;
  wire reset;
  wire [2:0]rtc_0_data_o;
  wire [3:0]rtc_0_wr_reg_o;
  wire scl_i;
  wire scl_reg_0;
  wire scl_reg_1;
  wire [1:0]\scl_sr_reg[1]_0 ;
  wire sda_i;
  wire sda_o;
  wire sda_o_i_10_n_0;
  wire sda_o_i_13_n_0;
  wire sda_o_i_14_n_0;
  wire sda_o_i_8_n_0;
  wire sda_o_i_9_n_0;
  wire sda_o_reg_0;
  wire sda_o_reg_1;
  wire sda_reg_0;
  wire sda_reg_1;
  wire [1:0]\sda_sr_reg[1]_0 ;
  wire [7:1]tmp;
  wire \tmp[7]_i_2_n_0 ;
  wire tmp_1;
  wire [0:0]\tmp_reg[0]_0 ;
  wire underflow;
  wire [0:0]update_i_reg;
  wire update_t2_out;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire [0:0]update_t_reg_2;
  wire [0:0]update_t_reg_3;
  wire update_t_reg_4;
  wire \wr_data_reg[11] ;
  wire [0:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[8] ;
  wire [0:0]\wr_reg_o_reg[0]_0 ;
  wire [0:0]\wr_reg_o_reg[0]_1 ;
  wire [0:0]\wr_reg_o_reg[1]_0 ;
  wire \wr_reg_o_reg[1]_1 ;
  wire \wr_reg_o_reg[2]_0 ;
  wire \wr_reg_o_reg[2]_1 ;
  wire \wr_reg_o_reg[2]_2 ;
  wire [10:0]\wr_reg_o_reg[3]_0 ;
  wire [0:0]\wr_reg_o_reg[3]_1 ;
  wire [0:0]\wr_reg_o_reg[3]_2 ;
  wire [0:0]\wr_reg_o_reg[3]_3 ;
  wire [0:0]\wr_reg_o_reg[3]_4 ;
  wire [0:0]\wr_reg_o_reg[3]_5 ;
  wire [0:0]\wr_reg_o_reg[3]_6 ;
  wire [0:0]\wr_reg_o_reg[3]_7 ;
  wire [0:0]\wr_reg_o_reg[3]_8 ;
  wire [0:0]\wr_reg_o_reg[3]_9 ;
  wire [0:0]\wr_reg_o_reg[4]_0 ;
  wire [0:0]\wr_reg_o_reg[4]_1 ;
  wire [0:0]\wr_reg_o_reg[4]_10 ;
  wire \wr_reg_o_reg[4]_11 ;
  wire \wr_reg_o_reg[4]_12 ;
  wire [0:0]\wr_reg_o_reg[4]_2 ;
  wire [0:0]\wr_reg_o_reg[4]_3 ;
  wire [0:0]\wr_reg_o_reg[4]_4 ;
  wire [0:0]\wr_reg_o_reg[4]_5 ;
  wire [0:0]\wr_reg_o_reg[4]_6 ;
  wire [0:0]\wr_reg_o_reg[4]_7 ;
  wire [0:0]\wr_reg_o_reg[4]_8 ;
  wire [0:0]\wr_reg_o_reg[4]_9 ;
  wire [0:0]\wr_reg_o_reg[5]_0 ;
  wire [0:0]\wr_reg_o_reg[5]_1 ;
  wire [0:0]\wr_reg_o_reg[5]_10 ;
  wire [0:0]\wr_reg_o_reg[5]_11 ;
  wire \wr_reg_o_reg[5]_12 ;
  wire \wr_reg_o_reg[5]_13 ;
  wire [0:0]\wr_reg_o_reg[5]_2 ;
  wire [0:0]\wr_reg_o_reg[5]_3 ;
  wire [0:0]\wr_reg_o_reg[5]_4 ;
  wire [0:0]\wr_reg_o_reg[5]_5 ;
  wire [0:0]\wr_reg_o_reg[5]_6 ;
  wire \wr_reg_o_reg[5]_7 ;
  wire [0:0]\wr_reg_o_reg[5]_8 ;
  wire [0:0]\wr_reg_o_reg[5]_9 ;

  LUT4 #(
    .INIT(16'h4F44)) 
    ack_i_1
       (.I0(ack14_out),
        .I1(ack),
        .I2(reset),
        .I3(\bcnt_reg[1]_0 ),
        .O(ack_i_1_n_0));
  FDRE ack_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(ack_i_1_n_0),
        .Q(ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bcnt[0]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[0]),
        .O(p_1_in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \bcnt[10]_i_1 
       (.I0(\bcnt_reg[1]_0 ),
        .I1(reset),
        .O(\bcnt[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \bcnt[10]_i_2 
       (.I0(ack14_out),
        .I1(reset),
        .I2(ack_reg_0),
        .I3(\bcnt[10]_i_5_n_0 ),
        .O(\bcnt[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h40444040)) 
    \bcnt[10]_i_3 
       (.I0(\bcnt[10]_i_5_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[10]),
        .I3(\bcnt[10]_i_6_n_0 ),
        .I4(bcnt[9]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \bcnt[10]_i_4 
       (.I0(sda_reg_0),
        .I1(old_sda),
        .I2(scl_reg_0),
        .I3(old_scl),
        .I4(reset),
        .O(ack14_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bcnt[10]_i_5 
       (.I0(\bcnt[8]_i_3_n_0 ),
        .I1(bcnt[9]),
        .I2(bcnt[8]),
        .I3(bcnt[7]),
        .I4(bcnt[6]),
        .I5(bcnt[10]),
        .O(\bcnt[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \bcnt[10]_i_6 
       (.I0(bcnt[7]),
        .I1(bcnt[6]),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[8]),
        .O(\bcnt[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \bcnt[1]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[1]),
        .I2(bcnt[0]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \bcnt[2]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[0]),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h0444444440000000)) 
    \bcnt[3]_i_1 
       (.I0(\bcnt[10]_i_5_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[1]),
        .I3(bcnt[0]),
        .I4(bcnt[2]),
        .I5(bcnt[3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \bcnt[4]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[2]),
        .I2(bcnt[0]),
        .I3(bcnt[1]),
        .I4(bcnt[3]),
        .I5(bcnt[4]),
        .O(p_1_in[4]));
  LUT3 #(
    .INIT(8'h82)) 
    \bcnt[5]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[5]_i_2_n_0 ),
        .I2(bcnt[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \bcnt[5]_i_2 
       (.I0(bcnt[3]),
        .I1(bcnt[1]),
        .I2(bcnt[0]),
        .I3(bcnt[2]),
        .I4(bcnt[4]),
        .O(\bcnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0C80)) 
    \bcnt[6]_i_1 
       (.I0(\bcnt[8]_i_2_n_0 ),
        .I1(ack_reg_0),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h08CC8000)) 
    \bcnt[7]_i_1 
       (.I0(\bcnt[8]_i_2_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[6]),
        .I3(\bcnt[8]_i_3_n_0 ),
        .I4(bcnt[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h0A8A8A8A80000000)) 
    \bcnt[8]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[8]_i_2_n_0 ),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[7]),
        .I4(bcnt[6]),
        .I5(bcnt[8]),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \bcnt[8]_i_2 
       (.I0(bcnt[10]),
        .I1(bcnt[6]),
        .I2(bcnt[7]),
        .I3(bcnt[8]),
        .I4(bcnt[9]),
        .O(\bcnt[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bcnt[8]_i_3 
       (.I0(bcnt[5]),
        .I1(bcnt[4]),
        .I2(bcnt[2]),
        .I3(bcnt[0]),
        .I4(bcnt[1]),
        .I5(bcnt[3]),
        .O(\bcnt[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h2002)) 
    \bcnt[9]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[10]_i_5_n_0 ),
        .I2(\bcnt[10]_i_6_n_0 ),
        .I3(bcnt[9]),
        .O(p_1_in[9]));
  FDSE #(
    .INIT(1'b0)) 
    \bcnt_reg[0] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[0]),
        .Q(bcnt[0]),
        .S(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[10] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[10]),
        .Q(bcnt[10]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[1] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[1]),
        .Q(bcnt[1]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[2] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[2]),
        .Q(bcnt[2]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[3] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(bcnt[3]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[4] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(bcnt[4]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[5] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(bcnt[5]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[6] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[6]),
        .Q(bcnt[6]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[7] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[7]),
        .Q(bcnt[7]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[8] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[8]),
        .Q(bcnt[8]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[9] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[9]),
        .Q(bcnt[9]),
        .R(\bcnt[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001F1F1F001F)) 
    \cnt[0]_i_1 
       (.I0(ack),
        .I1(\cnt[3]_i_7_n_0 ),
        .I2(\cnt[3]_i_6_n_0 ),
        .I3(\cnt[0]_i_2_n_0 ),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt_reg[2]_0 [0]),
        .O(\cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \cnt[0]_i_2 
       (.I0(old_scl),
        .I1(scl_reg_0),
        .I2(sda_reg_0),
        .I3(old_sda),
        .O(\cnt[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEEFEEEE)) 
    \cnt[1]_i_1 
       (.I0(\bcnt_reg[1]_0 ),
        .I1(ack_reg_0),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(\tmp[7]_i_2_n_0 ),
        .O(\cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    \cnt[1]_i_2 
       (.I0(\cnt[3]_i_6_n_0 ),
        .I1(ack),
        .I2(sda_o_i_10_n_0),
        .I3(bcnt[1]),
        .I4(bcnt[2]),
        .I5(bcnt[0]),
        .O(ack_reg_0));
  LUT6 #(
    .INIT(64'h4444440000000040)) 
    \cnt[2]_i_1 
       (.I0(old_scl),
        .I1(scl_reg_0),
        .I2(cnt),
        .I3(\cnt_reg[2]_0 [1]),
        .I4(\cnt_reg[2]_0 [0]),
        .I5(\cnt_reg[2]_0 [2]),
        .O(\cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6000)) 
    \cnt[3]_i_1 
       (.I0(old_sda),
        .I1(sda_reg_0),
        .I2(scl_reg_0),
        .I3(old_scl),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt[3]_i_3_n_0 ),
        .O(\cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAFEFAF)) 
    \cnt[3]_i_2 
       (.I0(\bcnt_reg[1]_0 ),
        .I1(ack),
        .I2(\cnt[3]_i_5_n_0 ),
        .I3(\cnt[3]_i_6_n_0 ),
        .I4(\cnt[3]_i_7_n_0 ),
        .O(\cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000008)) 
    \cnt[3]_i_3 
       (.I0(\cnt[3]_i_6_n_0 ),
        .I1(sda_o_i_10_n_0),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .I4(bcnt[0]),
        .I5(ack),
        .O(\cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \cnt[3]_i_4 
       (.I0(sda_o_i_9_n_0),
        .I1(sda_o_i_10_n_0),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .I4(bcnt[0]),
        .I5(\cnt[3]_i_6_n_0 ),
        .O(\bcnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    \cnt[3]_i_5 
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\cnt_reg[2]_0 [0]),
        .I3(\cnt_reg[2]_0 [2]),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt[0]_i_2_n_0 ),
        .O(\cnt[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \cnt[3]_i_6 
       (.I0(scl_reg_0),
        .I1(old_scl),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(cnt),
        .I5(\cnt_reg[2]_0 [2]),
        .O(\cnt[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \cnt[3]_i_7 
       (.I0(sda_o_i_10_n_0),
        .I1(bcnt[1]),
        .I2(bcnt[2]),
        .I3(bcnt[0]),
        .O(\cnt[3]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[1]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[2]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[3]_i_2_n_0 ),
        .Q(cnt),
        .R(reset));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[0][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[0][0]_0 ),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[0]_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \data[0][3]_i_1 
       (.I0(\goreg_bm.dout_i_reg[11]_5 ),
        .I1(\data_reg[0][0] ),
        .O(\goreg_bm.dout_i_reg[11]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[0][3]_i_2 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\data_reg[0][3] ),
        .O(\data_o_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0010FF1000100010)) 
    \data[0][3]_i_3 
       (.I0(dout[11]),
        .I1(dout[8]),
        .I2(\data_reg[8][0] ),
        .I3(update_t_reg_1),
        .I4(Q[0]),
        .I5(\data[4][3]_i_11_n_0 ),
        .O(\goreg_bm.dout_i_reg[11]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \data[10][7]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[11][7]_i_4_n_0 ),
        .I5(\data[10][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[3]_4 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \data[10][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[9]),
        .I2(dout[11]),
        .I3(dout[8]),
        .I4(\data_reg[14][0]_0 ),
        .I5(\data_reg[19][0] ),
        .O(\data[10][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \data[11][7]_i_1 
       (.I0(\data[11][7]_i_2_n_0 ),
        .I1(\data_reg[11][0] ),
        .I2(\data[3][7]_i_4_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[0]),
        .I5(\data[11][7]_i_4_n_0 ),
        .O(\wr_reg_o_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \data[11][7]_i_2 
       (.I0(underflow),
        .I1(dout[12]),
        .I2(dout[13]),
        .I3(update_t_reg_1),
        .I4(dout[8]),
        .I5(dout[9]),
        .O(\data[11][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0014)) 
    \data[11][7]_i_4 
       (.I0(Q[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(Q[2]),
        .O(\data[11][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \data[12][7]_i_1 
       (.I0(\data[12][7]_i_2_n_0 ),
        .I1(\data[60][7]_i_3_n_0 ),
        .I2(\data_reg[12][0] ),
        .I3(dout[11]),
        .I4(dout[10]),
        .I5(\data_reg[3][5]_0 ),
        .O(\goreg_bm.dout_i_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \data[12][7]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .O(\data[12][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404FF0004040000)) 
    \data[13][7]_i_1 
       (.I0(\data[13][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(dout[11]),
        .I4(update_t_reg_1),
        .I5(\data_reg[13][0] ),
        .O(\wr_reg_o_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \data[13][7]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[13][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h444444F444444444)) 
    \data[14][7]_i_1 
       (.I0(\data[14][7]_i_2_n_0 ),
        .I1(\data[44][7]_i_2_n_0 ),
        .I2(\data_reg[14][0]_0 ),
        .I3(dout[13]),
        .I4(\data_reg[14][0] ),
        .I5(\data[44][7]_i_4_n_0 ),
        .O(\goreg_bm.dout_i_reg[13]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7F7FF)) 
    \data[14][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(\wr_data_reg[11] ),
        .I4(update_t_reg_0),
        .I5(Q[1]),
        .O(\data[14][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \data[15][7]_i_1 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(Q[2]),
        .I3(\data[47][7]_i_2_n_0 ),
        .I4(\data_reg[15][0] ),
        .I5(\data_reg[47][0] ),
        .O(\wr_reg_o_reg[4]_9 ));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \data[16][7]_i_1 
       (.I0(\data[61][7]_i_2_n_0 ),
        .I1(\data[48][7]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data_reg[61][0] ),
        .I5(\data_reg[16][0] ),
        .O(\wr_reg_o_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00FF202000002020)) 
    \data[17][7]_i_1 
       (.I0(dout[12]),
        .I1(underflow),
        .I2(\data_reg[17][0] ),
        .I3(\data[17][7]_i_3_n_0 ),
        .I4(update_t_reg_1),
        .I5(Q[1]),
        .O(\goreg_bm.dout_i_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \data[17][7]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .O(\data[17][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40404F4040404040)) 
    \data[18][7]_i_1 
       (.I0(\data[18][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(update_t_reg_1),
        .I3(dout[12]),
        .I4(underflow),
        .I5(\data_reg[18][0] ),
        .O(\wr_reg_o_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \data[18][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(rtc_0_wr_reg_o[3]),
        .O(\data[18][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[19][7]_i_1 
       (.I0(\data_reg[19][0] ),
        .I1(\data_reg[19][0]_0 ),
        .I2(\data[52][7]_i_5_n_0 ),
        .I3(\data[19][7]_i_3_n_0 ),
        .I4(\data[22][7]_i_2_n_0 ),
        .I5(update_t_reg_1),
        .O(\goreg_bm.dout_i_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \data[19][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[19][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[1][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[1][0] ),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000020200FF0202)) 
    \data[1][3]_i_3 
       (.I0(\data_reg[17][0] ),
        .I1(dout[12]),
        .I2(underflow),
        .I3(\data[17][7]_i_3_n_0 ),
        .I4(update_t_reg_1),
        .I5(Q[1]),
        .O(\goreg_bm.dout_i_reg[12]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[1][6]_i_2 
       (.I0(dout[6]),
        .I1(\data_o_reg[7]_1 [3]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[6] ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \data[20][7]_i_1 
       (.I0(\data[20][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(Q[0]),
        .I3(\data[20][7]_i_3_n_0 ),
        .I4(\data[24][7]_i_2_n_0 ),
        .I5(\data_reg[20][0] ),
        .O(\wr_reg_o_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[20][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[1]),
        .O(\data[20][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \data[20][7]_i_3 
       (.I0(\wr_data_reg[11] ),
        .I1(update_t_reg_0),
        .I2(Q[1]),
        .O(\data[20][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    \data[21][7]_i_1 
       (.I0(update_t_reg_1),
        .I1(Q[2]),
        .I2(\data[53][7]_i_4_n_0 ),
        .I3(\data_reg[59][0] ),
        .I4(dout[11]),
        .I5(\data_reg[21][0] ),
        .O(\wr_reg_o_reg[5]_6 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[22][7]_i_1 
       (.I0(\data[30][7]_i_2_n_0 ),
        .I1(\data[22][7]_i_2_n_0 ),
        .I2(update_t_reg_1),
        .I3(\data_reg[14][0] ),
        .I4(\data_reg[22][0] ),
        .I5(\data[52][7]_i_5_n_0 ),
        .O(\wr_reg_o_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[22][7]_i_2 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[22][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEAAAAAAAAAAAAAA)) 
    \data[23][7]_i_1 
       (.I0(\data[23][7]_i_2_n_0 ),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\data[23][7]_i_3_n_0 ),
        .O(update_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \data[23][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[8]),
        .I2(dout[9]),
        .I3(\data_reg[53][0] ),
        .I4(dout[11]),
        .I5(dout[13]),
        .O(\data[23][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[23][7]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[23][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \data[24][7]_i_1 
       (.I0(\data[32][7]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(\data[58][7]_i_4_n_0 ),
        .I4(\data[24][7]_i_2_n_0 ),
        .I5(\data_reg[58][0] ),
        .O(\wr_reg_o_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \data[24][7]_i_2 
       (.I0(dout[13]),
        .I1(dout[9]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(underflow),
        .O(\data[24][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \data[25][7]_i_1 
       (.I0(\data[25][7]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[61][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \data[25][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[8]),
        .I2(dout[11]),
        .I3(\data_reg[49][0] ),
        .I4(dout[10]),
        .I5(dout[13]),
        .O(\data[25][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \data[26][7]_i_3 
       (.I0(Q[2]),
        .I1(update_t_reg_1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[26][7]_i_4_n_0 ),
        .O(\wr_reg_o_reg[5]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[26][7]_i_4 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[26][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \data[27][7]_i_1 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\data[58][7]_i_4_n_0 ),
        .I5(\data_reg[27][0] ),
        .O(\wr_reg_o_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \data[28][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(update_t_reg_1),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\data[28][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[28][7]_i_3 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .O(\data[28][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \data[29][7]_i_1 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[58][7]_i_4_n_0 ),
        .I5(\data[29][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \data[29][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[8]),
        .I2(dout[11]),
        .I3(dout[9]),
        .I4(dout[13]),
        .I5(\data_reg[53][0] ),
        .O(\data[29][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0ACA0ACA0ACAFAC)) 
    \data[2][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(update_t_reg_1),
        .I3(underflow),
        .I4(\data_reg[2][0] ),
        .I5(\data_reg[2][0]_0 ),
        .O(\data_o_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h11111111000000F0)) 
    \data[2][3]_i_3 
       (.I0(\data[18][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\data_reg[18][0] ),
        .I3(dout[12]),
        .I4(underflow),
        .I5(update_t_reg_1),
        .O(\wr_reg_o_reg[4]_11 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \data[2][5]_i_5 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(\data[48][7]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(rtc_0_wr_reg_o[1]),
        .O(\wr_reg_o_reg[4]_12 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[30][7]_i_1 
       (.I0(\data[30][7]_i_2_n_0 ),
        .I1(\data[58][7]_i_4_n_0 ),
        .I2(\data_reg[53][0] ),
        .I3(dout[13]),
        .I4(dout[8]),
        .I5(\data_reg[30][0] ),
        .O(\goreg_bm.dout_i_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \data[30][7]_i_2 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[30][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \data[31][7]_i_1 
       (.I0(dout[13]),
        .I1(\data_reg[47][0]_0 ),
        .I2(\data_reg[59][0] ),
        .I3(update_t_reg_1),
        .I4(Q[2]),
        .I5(\data[63][7]_i_2_n_0 ),
        .O(\goreg_bm.dout_i_reg[13]_2 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \data[32][7]_i_1 
       (.I0(\data_reg[32][0] ),
        .I1(\data[32][7]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(update_t_reg_1),
        .I5(\data[38][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data[32][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[0]),
        .O(\data[32][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[33][7]_i_1 
       (.I0(\data[43][7]_i_2_n_0 ),
        .I1(\data[48][7]_i_2_n_0 ),
        .I2(\data[44][7]_i_3_n_0 ),
        .I3(\data_reg[33][0]_0 ),
        .I4(\data_reg[33][0] ),
        .I5(\data[53][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \data[34][7]_i_3 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(Q[2]),
        .O(\data[34][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \data[35][7]_i_1 
       (.I0(\data_reg[35][0]_0 ),
        .I1(\data_reg[35][0] ),
        .I2(\data[3][7]_i_4_n_0 ),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(\data[3][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[5]_4 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \data[36][7]_i_1 
       (.I0(\data_reg[36][0] ),
        .I1(\data_reg[36][0]_0 ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[36][7]_i_4_n_0 ),
        .I5(\data[60][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[5]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[36][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[1]),
        .O(\data[36][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h01FF010101010101)) 
    \data[37][7]_i_1 
       (.I0(\data_reg[37][0] ),
        .I1(underflow),
        .I2(update_t_reg_1),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[2]),
        .I5(\data[37][7]_i_3_n_0 ),
        .O(\guf.guf1.underflow_i_reg ));
  LUT6 #(
    .INIT(64'h0110000000000000)) 
    \data[37][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[1]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(Q[0]),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\data[37][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44440F0044440000)) 
    \data[38][7]_i_1 
       (.I0(\data[54][7]_i_4_n_0 ),
        .I1(\data[38][7]_i_2_n_0 ),
        .I2(dout[8]),
        .I3(dout[13]),
        .I4(update_t_reg_1),
        .I5(\data_reg[38][0] ),
        .O(\goreg_bm.dout_i_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[38][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[1]),
        .O(\data[38][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h4444444F)) 
    \data[39][7]_i_1 
       (.I0(\data_reg[39][0] ),
        .I1(\data_reg[47][0] ),
        .I2(\data[55][7]_i_2_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[1]),
        .O(\wr_reg_o_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[3][0]_i_2 
       (.I0(dout[0]),
        .I1(rtc_0_data_o[0]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][3]_i_1 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[3]),
        .O(\data_o_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][4]_i_1 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[4]),
        .O(\data_o_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][5]_i_1 
       (.I0(\data_o_reg[7]_1 [2]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[5]),
        .O(\data_o_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][6]_i_1 
       (.I0(\data_o_reg[7]_1 [3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[6]),
        .O(\data_o_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \data[3][7]_i_1 
       (.I0(\data[3][7]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(\data[3][7]_i_4_n_0 ),
        .I4(\data_reg[3][5] ),
        .I5(\data_reg[3][5]_0 ),
        .O(\wr_reg_o_reg[5]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][7]_i_2 
       (.I0(\data_o_reg[7]_1 [4]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[7]),
        .O(\data_o_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0014)) 
    \data[3][7]_i_3 
       (.I0(Q[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(Q[1]),
        .O(\data[3][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[3][7]_i_4 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .O(\data[3][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100010001FF0100)) 
    \data[40][7]_i_1 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(\data[56][7]_i_4_n_0 ),
        .I3(update_t_reg_1),
        .I4(\data_reg[33][0] ),
        .I5(\data_reg[40][0] ),
        .O(\wr_reg_o_reg[4]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \data[41][7]_i_1 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[1]),
        .I4(\data[3][7]_i_3_n_0 ),
        .I5(\data[41][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_11 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \data[41][7]_i_2 
       (.I0(dout[8]),
        .I1(dout[13]),
        .I2(update_t_reg_1),
        .I3(dout[11]),
        .I4(dout[10]),
        .I5(\data_reg[33][0] ),
        .O(\data[41][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \data[42][7]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[3][7]_i_3_n_0 ),
        .I5(\data[42][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[3]_6 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \data[42][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[11]),
        .I2(\data_reg[42][0] ),
        .I3(dout[10]),
        .I4(dout[13]),
        .I5(dout[9]),
        .O(\data[42][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \data[43][7]_i_1 
       (.I0(\data_reg[43][0] ),
        .I1(\data_reg[47][0] ),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[1]),
        .I4(\data[43][7]_i_2_n_0 ),
        .I5(\data[3][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[3]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[43][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .O(\data[43][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \data[44][7]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\data[44][7]_i_2_n_0 ),
        .I3(\data[44][7]_i_3_n_0 ),
        .I4(\data[44][7]_i_4_n_0 ),
        .I5(\data_reg[45][0]_0 ),
        .O(\wr_reg_o_reg[5]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[44][7]_i_2 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[0]),
        .O(\data[44][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    \data[44][7]_i_3 
       (.I0(\wr_data_reg[11] ),
        .I1(update_t_reg_0),
        .I2(Q[1]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[44][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \data[44][7]_i_4 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(dout[11]),
        .I3(dout[8]),
        .O(\data[44][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0202FF0002020000)) 
    \data[45][7]_i_1 
       (.I0(\data[61][7]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(\data_reg[45][0] ),
        .I4(update_t_reg_1),
        .I5(\data_reg[45][0]_0 ),
        .O(\wr_reg_o_reg[4]_6 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \data[46][7]_i_3 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(rtc_0_wr_reg_o[3]),
        .O(\data[46][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[47][7]_i_1 
       (.I0(Q[1]),
        .I1(\data[47][7]_i_2_n_0 ),
        .I2(\data[53][7]_i_5_n_0 ),
        .I3(\data_reg[47][0]_0 ),
        .I4(dout[13]),
        .I5(\data_reg[47][0] ),
        .O(\wr_reg_o_reg[4]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[47][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[47][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[48][7]_i_1 
       (.I0(\data[52][7]_i_2_n_0 ),
        .I1(\data[48][7]_i_2_n_0 ),
        .I2(dout[11]),
        .I3(dout[10]),
        .I4(\data_reg[12][0] ),
        .I5(\data[48][7]_i_4_n_0 ),
        .O(\goreg_bm.dout_i_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[48][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[48][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h8200)) 
    \data[48][7]_i_4 
       (.I0(dout[12]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[13]),
        .O(\data[48][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5503550055005500)) 
    \data[49][7]_i_1 
       (.I0(\data[49][7]_i_2_n_0 ),
        .I1(\data_reg[33][0]_0 ),
        .I2(\data_reg[49][0] ),
        .I3(update_t_reg_1),
        .I4(dout[13]),
        .I5(dout[8]),
        .O(\goreg_bm.dout_i_reg[13]_4 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \data[49][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[1]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(Q[2]),
        .O(\data[49][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0FFFCCCC)) 
    \data[4][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[4][0] ),
        .I3(\data_reg[4][0]_0 ),
        .I4(underflow),
        .I5(update_t_reg_1),
        .O(\data_o_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[4][1]_i_2 
       (.I0(dout[1]),
        .I1(rtc_0_data_o[1]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[4][2]_i_2 
       (.I0(dout[2]),
        .I1(rtc_0_data_o[2]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h2828EB28)) 
    \data[4][3]_i_10 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[3]),
        .I4(underflow),
        .O(\data_o_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \data[4][3]_i_11 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .O(\data[4][3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8080808080808F80)) 
    \data[4][3]_i_3 
       (.I0(\data[4][3]_i_11_n_0 ),
        .I1(Q[0]),
        .I2(update_t_reg_1),
        .I3(\data_reg[36][0]_0 ),
        .I4(dout[13]),
        .I5(dout[8]),
        .O(\wr_reg_o_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data[4][3]_i_7 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .O(update_t_reg_1));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[4][5]_i_6 
       (.I0(update_t_reg_1),
        .I1(Q[0]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(\data[4][5]_i_8_n_0 ),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(Q[1]),
        .O(\wr_reg_o_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[4][5]_i_8 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[2]),
        .O(\data[4][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \data[50][7]_i_1 
       (.I0(\data_reg[50][0] ),
        .I1(\data[52][7]_i_5_n_0 ),
        .I2(\data[58][7]_i_5_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[1]),
        .I5(update_t_reg_1),
        .O(\wr_reg_o_reg[3]_7 ));
  LUT6 #(
    .INIT(64'h808000FF00FF8080)) 
    \data[51][7]_i_1 
       (.I0(dout[12]),
        .I1(dout[13]),
        .I2(\data_reg[3][5] ),
        .I3(\data[51][7]_i_2_n_0 ),
        .I4(update_t_reg_0),
        .I5(\wr_data_reg[11] ),
        .O(\goreg_bm.dout_i_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \data[51][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\data[51][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[52][7]_i_1 
       (.I0(\data[52][7]_i_2_n_0 ),
        .I1(\data[52][7]_i_3_n_0 ),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(\data_reg[52][0] ),
        .I5(\data[52][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF9FFFFFF)) 
    \data[52][7]_i_2 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\data[52][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[52][7]_i_3 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[52][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004004)) 
    \data[52][7]_i_5 
       (.I0(underflow),
        .I1(dout[12]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(dout[11]),
        .O(\data[52][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    \data[53][7]_i_1 
       (.I0(\data_reg[53][0] ),
        .I1(dout[11]),
        .I2(dout[9]),
        .I3(\data[53][7]_i_3_n_0 ),
        .I4(\data[53][7]_i_4_n_0 ),
        .I5(\data[53][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \data[53][7]_i_3 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(dout[13]),
        .I3(dout[8]),
        .O(\data[53][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \data[53][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(Q[0]),
        .I4(rtc_0_wr_reg_o[1]),
        .O(\data[53][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \data[53][7]_i_5 
       (.I0(Q[2]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\data[53][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h888888888F888888)) 
    \data[54][7]_i_1 
       (.I0(\data_reg[20][0] ),
        .I1(\data[54][7]_i_3_n_0 ),
        .I2(\data[54][7]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(update_t_reg_1),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\wr_reg_o_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h09000000)) 
    \data[54][7]_i_3 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(underflow),
        .I3(dout[13]),
        .I4(dout[9]),
        .O(\data[54][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \data[54][7]_i_4 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[0]),
        .O(\data[54][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \data[55][7]_i_1 
       (.I0(\data[55][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(\data_reg[39][0] ),
        .I4(\data_reg[59][0] ),
        .O(\wr_reg_o_reg[4]_4 ));
  LUT6 #(
    .INIT(64'hFFFF7FFF7FFFFFFF)) 
    \data[55][7]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(rtc_0_wr_reg_o[1]),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data[55][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000011110F001111)) 
    \data[56][7]_i_1 
       (.I0(\data_reg[40][0] ),
        .I1(\data_reg[49][0] ),
        .I2(\data[56][7]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(update_t_reg_1),
        .I5(rtc_0_wr_reg_o[1]),
        .O(\wr_reg_o_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[56][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[56][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h404000FF00FF4040)) 
    \data[57][7]_i_1 
       (.I0(\data_reg[9][0] ),
        .I1(dout[12]),
        .I2(dout[13]),
        .I3(\data[57][7]_i_3_n_0 ),
        .I4(update_t_reg_0),
        .I5(\wr_data_reg[11] ),
        .O(\goreg_bm.dout_i_reg[12]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \data[57][7]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[1]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(Q[0]),
        .O(\data[57][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \data[58][7]_i_1 
       (.I0(\data_reg[35][0] ),
        .I1(dout[13]),
        .I2(dout[9]),
        .I3(\data_reg[58][0] ),
        .I4(\data[58][7]_i_4_n_0 ),
        .I5(\data[58][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \data[58][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[1]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .O(\data[58][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[58][7]_i_5 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[58][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \data[59][7]_i_1 
       (.I0(\data[59][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(update_t_reg_1),
        .I3(Q[0]),
        .I4(\data_reg[43][0] ),
        .I5(\data_reg[59][0] ),
        .O(\wr_reg_o_reg[4]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \data[59][7]_i_2 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[59][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[5][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[5][0] ),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h040404040404FF04)) 
    \data[5][3]_i_3 
       (.I0(update_t_reg_1),
        .I1(\data_reg[13][0] ),
        .I2(dout[11]),
        .I3(\data[37][7]_i_3_n_0 ),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(Q[2]),
        .O(\goreg_bm.dout_i_reg[11]_3 ));
  LUT6 #(
    .INIT(64'hF3C0AAAAAAAAF3C0)) 
    \data[5][4]_i_2 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(underflow),
        .I2(\data_reg[5][4] ),
        .I3(dout[4]),
        .I4(update_t_reg_0),
        .I5(\wr_data_reg[11] ),
        .O(\data_o_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \data[5][4]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(Q[0]),
        .I4(\data[44][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[5]_13 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \data[60][7]_i_1 
       (.I0(\data[60][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(\data[60][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[4]_8 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \data[60][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[13]),
        .I2(dout[8]),
        .I3(dout[10]),
        .I4(dout[11]),
        .I5(\data_reg[49][0] ),
        .O(\data[60][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \data[60][7]_i_3 
       (.I0(Q[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[60][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \data[61][7]_i_1 
       (.I0(\data[61][7]_i_2_n_0 ),
        .I1(\data[61][7]_i_3_n_0 ),
        .I2(dout[13]),
        .I3(dout[10]),
        .I4(\data_reg[45][0] ),
        .I5(\data_reg[61][0] ),
        .O(\goreg_bm.dout_i_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \data[61][7]_i_2 
       (.I0(Q[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[61][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[61][7]_i_3 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[61][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \data[62][7]_i_1 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(\data[62][7]_i_2_n_0 ),
        .I4(\data_reg[62][0] ),
        .I5(\data_reg[62][0]_0 ),
        .O(\wr_reg_o_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[62][7]_i_2 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[62][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[0]),
        .O(\data_o_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][1]_i_1 
       (.I0(rtc_0_data_o[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[1]),
        .O(\data_o_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][2]_i_1 
       (.I0(rtc_0_data_o[2]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[2]),
        .O(\data_o_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h88888888000F0000)) 
    \data[63][7]_i_1 
       (.I0(\data[63][7]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\data_reg[47][0]_0 ),
        .I3(\data_reg[63][0] ),
        .I4(dout[13]),
        .I5(update_t_reg_1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \data[63][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\data[63][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[6][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[6][4] [0]),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h2828EBEBEB28EB28)) 
    \data[6][4]_i_1 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[4]),
        .I4(\data_reg[6][4] [1]),
        .I5(underflow),
        .O(\data_o_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[6][7]_i_3 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(Q[1]),
        .O(\wr_reg_o_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \data[7][7]_i_1 
       (.I0(\data[14][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(\data[11][7]_i_2_n_0 ),
        .I4(dout[10]),
        .I5(dout[11]),
        .O(\wr_reg_o_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h10101F1010101010)) 
    \data[8][7]_i_1 
       (.I0(\data[32][7]_i_3_n_0 ),
        .I1(\data[12][7]_i_2_n_0 ),
        .I2(update_t_reg_1),
        .I3(dout[11]),
        .I4(dout[8]),
        .I5(\data_reg[8][0] ),
        .O(\goreg_bm.dout_i_reg[11] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \data[9][7]_i_1 
       (.I0(\data_reg[9][0] ),
        .I1(\data_reg[3][5]_0 ),
        .I2(\data[32][7]_i_3_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[11][7]_i_4_n_0 ),
        .O(\wr_reg_o_reg[3]_8 ));
  FDRE \data_o_reg[0] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(\tmp_reg[0]_0 ),
        .Q(rtc_0_data_o[0]),
        .R(1'b0));
  FDRE \data_o_reg[1] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[1]),
        .Q(rtc_0_data_o[1]),
        .R(1'b0));
  FDRE \data_o_reg[2] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[2]),
        .Q(rtc_0_data_o[2]),
        .R(1'b0));
  FDRE \data_o_reg[3] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[3]),
        .Q(\data_o_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \data_o_reg[4] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[4]),
        .Q(\data_o_reg[7]_1 [1]),
        .R(1'b0));
  FDRE \data_o_reg[5] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[5]),
        .Q(\data_o_reg[7]_1 [2]),
        .R(1'b0));
  FDRE \data_o_reg[6] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[6]),
        .Q(\data_o_reg[7]_1 [3]),
        .R(1'b0));
  FDRE \data_o_reg[7] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[7]),
        .Q(\data_o_reg[7]_1 [4]),
        .R(1'b0));
  MUXF7 \data_reg[34][7]_i_1 
       (.I0(\data_reg[34][0] ),
        .I1(\data[34][7]_i_3_n_0 ),
        .O(update_t_reg_2),
        .S(update_t_reg_1));
  MUXF7 \data_reg[46][7]_i_1 
       (.I0(\data_reg[46][0] ),
        .I1(\data[46][7]_i_3_n_0 ),
        .O(update_t_reg_3),
        .S(update_t_reg_1));
  FDRE i2c_rw_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(i2c_rw_reg_1),
        .Q(i2c_rw_reg_0),
        .R(1'b0));
  FDRE old_scl_reg
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(scl_reg_0),
        .Q(old_scl),
        .R(1'b0));
  FDRE old_sda_reg
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(sda_reg_0),
        .Q(old_sda),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h74AA)) 
    \ptr[0]_i_1 
       (.I0(D[0]),
        .I1(\ptr[4]_i_2_n_0 ),
        .I2(\tmp_reg[0]_0 ),
        .I3(ack_reg_0),
        .O(\ptr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF700000004)) 
    \ptr[1]_i_1 
       (.I0(\ptr[1]_i_2_n_0 ),
        .I1(old_scl_reg_0),
        .I2(\ptr[3]_i_3_n_0 ),
        .I3(\ptr[3]_i_2_n_0 ),
        .I4(\cnt_reg[2]_0 [1]),
        .I5(D[1]),
        .O(\ptr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55C3C3C3)) 
    \ptr[1]_i_2 
       (.I0(tmp[1]),
        .I1(D[1]),
        .I2(D[0]),
        .I3(sda_o_i_10_n_0),
        .I4(\ptr[2]_i_3_n_0 ),
        .O(\ptr[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ptr[2]_i_1 
       (.I0(D[2]),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\ptr[3]_i_2_n_0 ),
        .I3(\ptr[3]_i_3_n_0 ),
        .I4(old_scl_reg_0),
        .I5(\ptr[2]_i_2_n_0 ),
        .O(\ptr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF6A6A6A006A6A6A)) 
    \ptr[2]_i_2 
       (.I0(D[2]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(sda_o_i_10_n_0),
        .I4(\ptr[2]_i_3_n_0 ),
        .I5(tmp[2]),
        .O(\ptr[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ptr[2]_i_3 
       (.I0(bcnt[0]),
        .I1(bcnt[1]),
        .I2(bcnt[2]),
        .I3(i2c_rw_reg_0),
        .O(\ptr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ptr[3]_i_1 
       (.I0(D[3]),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\ptr[3]_i_2_n_0 ),
        .I3(\ptr[3]_i_3_n_0 ),
        .I4(old_scl_reg_0),
        .I5(\ptr[3]_i_4_n_0 ),
        .O(\ptr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555DFFFFFFFF)) 
    \ptr[3]_i_2 
       (.I0(ack),
        .I1(sda_o_i_10_n_0),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .I4(bcnt[0]),
        .I5(\cnt_reg[2]_0 [0]),
        .O(\ptr[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ptr[3]_i_3 
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [2]),
        .O(\ptr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAAAAA2AAAA)) 
    \ptr[3]_i_4 
       (.I0(\ptr[3]_i_5_n_0 ),
        .I1(sda_o_i_10_n_0),
        .I2(i2c_rw_reg_0),
        .I3(\ptr[3]_i_6_n_0 ),
        .I4(bcnt[0]),
        .I5(tmp[3]),
        .O(\ptr[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \ptr[3]_i_5 
       (.I0(D[3]),
        .I1(D[2]),
        .I2(D[1]),
        .I3(D[0]),
        .O(\ptr[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ptr[3]_i_6 
       (.I0(bcnt[1]),
        .I1(bcnt[2]),
        .O(\ptr[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD872FF00)) 
    \ptr[4]_i_1 
       (.I0(\ptr[4]_i_2_n_0 ),
        .I1(\ptr[4]_i_3_n_0 ),
        .I2(tmp[4]),
        .I3(D[4]),
        .I4(ack_reg_0),
        .O(\ptr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \ptr[4]_i_2 
       (.I0(sda_o_i_10_n_0),
        .I1(i2c_rw_reg_0),
        .I2(bcnt[2]),
        .I3(bcnt[1]),
        .I4(bcnt[0]),
        .O(\ptr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ptr[4]_i_3 
       (.I0(D[2]),
        .I1(D[1]),
        .I2(D[0]),
        .I3(D[3]),
        .O(\ptr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF700000004)) 
    \ptr[5]_i_1 
       (.I0(\ptr[5]_i_2_n_0 ),
        .I1(old_scl_reg_0),
        .I2(\ptr[3]_i_3_n_0 ),
        .I3(\ptr[3]_i_2_n_0 ),
        .I4(\cnt_reg[2]_0 [1]),
        .I5(D[5]),
        .O(\ptr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3323333333733333)) 
    \ptr[5]_i_2 
       (.I0(i2c_rw_reg_0),
        .I1(\ptr[5]_i_3_n_0 ),
        .I2(bcnt[0]),
        .I3(\ptr[3]_i_6_n_0 ),
        .I4(sda_o_i_10_n_0),
        .I5(tmp[5]),
        .O(\ptr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \ptr[5]_i_3 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[2]),
        .I3(D[1]),
        .I4(D[0]),
        .I5(D[3]),
        .O(\ptr[5]_i_3_n_0 ));
  FDRE \ptr_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[0]_i_1_n_0 ),
        .Q(D[0]),
        .R(reset));
  FDRE \ptr_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(reset));
  FDRE \ptr_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[2]_i_1_n_0 ),
        .Q(D[2]),
        .R(reset));
  FDRE \ptr_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(reset));
  FDRE \ptr_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[4]_i_1_n_0 ),
        .Q(D[4]),
        .R(reset));
  FDRE \ptr_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[5]_i_1_n_0 ),
        .Q(D[5]),
        .R(reset));
  FDRE scl_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(scl_reg_1),
        .Q(scl_reg_0),
        .R(1'b0));
  FDRE \scl_sr_reg[0] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(scl_i),
        .Q(\scl_sr_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \scl_sr_reg[1] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(\scl_sr_reg[1]_0 [0]),
        .Q(\scl_sr_reg[1]_0 [1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sda_o_i_10
       (.I0(bcnt[6]),
        .I1(bcnt[7]),
        .I2(bcnt[5]),
        .I3(bcnt[9]),
        .I4(sda_o_i_14_n_0),
        .O(sda_o_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    sda_o_i_13
       (.I0(tmp[6]),
        .I1(tmp[4]),
        .I2(tmp[5]),
        .I3(tmp[2]),
        .O(sda_o_i_13_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sda_o_i_14
       (.I0(bcnt[8]),
        .I1(bcnt[3]),
        .I2(bcnt[10]),
        .I3(bcnt[4]),
        .O(sda_o_i_14_n_0));
  LUT6 #(
    .INIT(64'hA8ABFCFFFCFFFCFF)) 
    sda_o_i_2
       (.I0(sda_o_reg_1),
        .I1(\ptr[3]_i_3_n_0 ),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(i2c_rw_reg_0),
        .I5(ack),
        .O(\cnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    sda_o_i_3
       (.I0(sda_o_i_8_n_0),
        .I1(sda_o_i_9_n_0),
        .I2(sda_o_i_10_n_0),
        .I3(bcnt[1]),
        .I4(bcnt[2]),
        .I5(bcnt[0]),
        .O(\bcnt_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    sda_o_i_4
       (.I0(bcnt[0]),
        .I1(bcnt[2]),
        .I2(bcnt[1]),
        .I3(sda_o_i_10_n_0),
        .I4(ack),
        .O(\bcnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sda_o_i_5
       (.I0(\cnt_reg[2]_0 [0]),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\cnt_reg[2]_0 [2]),
        .I3(cnt),
        .O(\cnt_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    sda_o_i_6
       (.I0(old_scl),
        .I1(scl_reg_0),
        .O(old_scl_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    sda_o_i_8
       (.I0(\cnt_reg[2]_0 [2]),
        .I1(cnt),
        .I2(\cnt_reg[2]_0 [0]),
        .I3(\cnt_reg[2]_0 [1]),
        .O(sda_o_i_8_n_0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    sda_o_i_9
       (.I0(sda_o_i_13_n_0),
        .I1(tmp[1]),
        .I2(tmp[3]),
        .I3(tmp[7]),
        .O(sda_o_i_9_n_0));
  FDSE sda_o_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(sda_o_reg_0),
        .Q(sda_o),
        .S(reset));
  FDRE sda_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(sda_reg_1),
        .Q(sda_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sda_sr[1]_i_1 
       (.I0(reset),
        .O(p_1_in_0));
  FDRE \sda_sr_reg[0] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(sda_i),
        .Q(\sda_sr_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \sda_sr_reg[1] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(\sda_sr_reg[1]_0 [0]),
        .Q(\sda_sr_reg[1]_0 [1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp[7]_i_1 
       (.I0(\tmp[7]_i_2_n_0 ),
        .I1(reset),
        .O(tmp_1));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \tmp[7]_i_2 
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [2]),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(scl_reg_0),
        .I5(old_scl),
        .O(\tmp[7]_i_2_n_0 ));
  FDRE \tmp_reg[0] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(sda_reg_0),
        .Q(\tmp_reg[0]_0 ),
        .R(1'b0));
  FDRE \tmp_reg[1] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(\tmp_reg[0]_0 ),
        .Q(tmp[1]),
        .R(1'b0));
  FDRE \tmp_reg[2] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[1]),
        .Q(tmp[2]),
        .R(1'b0));
  FDRE \tmp_reg[3] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[2]),
        .Q(tmp[3]),
        .R(1'b0));
  FDRE \tmp_reg[4] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[3]),
        .Q(tmp[4]),
        .R(1'b0));
  FDRE \tmp_reg[5] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[4]),
        .Q(tmp[5]),
        .R(1'b0));
  FDRE \tmp_reg[6] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[5]),
        .Q(tmp[6]),
        .R(1'b0));
  FDRE \tmp_reg[7] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[6]),
        .Q(tmp[7]),
        .R(1'b0));
  FDRE update_t_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(update_t_reg_4),
        .Q(update_t_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[0]_i_1__0 
       (.I0(rtc_0_data_o[0]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hEBEBEB282828EB28)) 
    \wr_data[11]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(D[3]),
        .I4(\wr_data_reg[8] [2]),
        .I5(\wr_data_reg[11]_0 ),
        .O(\wr_reg_o_reg[3]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[1]_i_1__0 
       (.I0(rtc_0_data_o[1]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [1]));
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[2]_i_1__0 
       (.I0(rtc_0_data_o[2]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[3]_i_1__0 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[4]_i_1__0 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[5]_i_1__0 
       (.I0(\data_o_reg[7]_1 [2]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[6]_i_1__0 
       (.I0(\data_o_reg[7]_1 [3]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[7]_i_1__0 
       (.I0(\data_o_reg[7]_1 [4]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [7]));
  LUT6 #(
    .INIT(64'h28EB28EBEBEB2828)) 
    \wr_data[8]_i_1 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\wr_data_reg[8] [0]),
        .I4(D[0]),
        .I5(\wr_data_reg[8] [2]),
        .O(\wr_reg_o_reg[3]_0 [8]));
  LUT6 #(
    .INIT(64'h88B8BBB8BBB888B8)) 
    \wr_data[9]_i_1 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(update_t_reg_1),
        .I2(D[1]),
        .I3(\wr_data_reg[8] [2]),
        .I4(\wr_data_reg[8] [0]),
        .I5(\wr_data_reg[8] [1]),
        .O(\wr_reg_o_reg[3]_0 [9]));
  LUT4 #(
    .INIT(16'h0040)) 
    \wr_reg_o[5]_i_1 
       (.I0(reset),
        .I1(ack_reg_0),
        .I2(\bcnt_reg[0]_1 ),
        .I3(i2c_rw_reg_0),
        .O(update_t2_out));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \wr_reg_o[5]_i_2 
       (.I0(bcnt[0]),
        .I1(bcnt[1]),
        .I2(bcnt[2]),
        .I3(sda_o_i_10_n_0),
        .O(\bcnt_reg[0]_1 ));
  FDRE \wr_reg_o_reg[0] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[0]),
        .Q(rtc_0_wr_reg_o[0]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[1] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[1]),
        .Q(rtc_0_wr_reg_o[1]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[2] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[2]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[3] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[3]),
        .Q(rtc_0_wr_reg_o[3]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[4] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[4]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[5] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[5]),
        .Q(Q[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rtc_reset" *) 
module zxnexys_zxrtc_0_0_rtc_reset
   (s_axi_aresetn,
    clk_peripheral,
    reset);
  output s_axi_aresetn;
  input clk_peripheral;
  input reset;

  wire clk_peripheral;
  wire reset;
  wire s_axi_aresetn;

  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0  reset_n  RST" *) 
  (* X_INTERFACE_PARAMETER = "POLARITY ACTIVE_LOW" *) 
  FDCE reset_n_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(s_axi_aresetn));
endmodule

(* ORIG_REF_NAME = "rtcc" *) 
module zxnexys_zxrtc_0_0_rtcc
   (iic_rtcc_sda_t,
    iic_rtcc_scl_t,
    dout,
    underflow,
    update_i,
    rtc_0_update_t,
    \data_reg[1][6] ,
    \data_reg[4][7] ,
    \data_reg[4][6] ,
    \data_reg[4][5] ,
    \data_reg[4][4] ,
    \data_reg[1][7] ,
    \data_reg[2][7] ,
    data3,
    \data_reg[2][5] ,
    \data_reg[2][4] ,
    \data_reg[0][7] ,
    \goreg_bm.dout_i_reg[11] ,
    \data_reg[5][7] ,
    \data_reg[5][6] ,
    \data_reg[5][5] ,
    \data_reg[5][4] ,
    \data_reg[3][2] ,
    \wr_reg_o_reg[5] ,
    sda_reg,
    scl_reg,
    i2c_rw_reg,
    sda_o,
    Q,
    update_i_reg,
    update_i_reg_0,
    \tmp_reg[0] ,
    ack_reg,
    \bcnt_reg[0] ,
    \sda_sr_reg[1] ,
    \scl_sr_reg[1] ,
    \data_o_reg[7] ,
    update_t_reg,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[2] ,
    \guf.guf1.underflow_i_reg ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[5] ,
    \goreg_bm.dout_i_reg[1] ,
    \goreg_bm.dout_i_reg[9] ,
    \data_reg[5][4]_0 ,
    \goreg_bm.dout_i_reg[6] ,
    \wr_reg_o_reg[5]_0 ,
    \data_reg[0][0] ,
    \goreg_bm.dout_i_reg[11]_1 ,
    update_t_reg_0,
    \wr_reg_o_reg[4] ,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \wr_reg_o_reg[2] ,
    \data_reg[1][5] ,
    \data_o_reg[4] ,
    update_t_reg_1,
    update_t_reg_2,
    \goreg_bm.dout_i_reg[0] ,
    \bcnt_reg[1] ,
    old_scl_reg,
    \cnt_reg[1] ,
    \bcnt_reg[1]_0 ,
    ack14_out,
    \bcnt_reg[0]_0 ,
    \cnt_reg[0] ,
    \data_reg[2][4]_0 ,
    \data_reg[2][1] ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \timeout_reg[13] ,
    clk_peripheral,
    iic_rtcc_sda_i,
    iic_rtcc_scl_i,
    reset,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[1][6]_0 ,
    \data_reg[1][5]_0 ,
    \data_reg[1][4] ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6] ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_1 ,
    \data_reg[0][7]_0 ,
    \data_reg[0][6] ,
    \data_reg[0][5] ,
    \data_reg[0][4] ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_1 ,
    \data_reg[3][2]_0 ,
    \data_reg[3][1] ,
    \data_reg[3][0] ,
    sda_reg_0,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_3,
    sda_o_reg,
    sda_i,
    scl_i);
  output iic_rtcc_sda_t;
  output iic_rtcc_scl_t;
  output [3:0]dout;
  output underflow;
  output update_i;
  output rtc_0_update_t;
  output \data_reg[1][6] ;
  output \data_reg[4][7] ;
  output \data_reg[4][6] ;
  output \data_reg[4][5] ;
  output \data_reg[4][4] ;
  output [3:0]\data_reg[1][7] ;
  output \data_reg[2][7] ;
  output [0:0]data3;
  output \data_reg[2][5] ;
  output \data_reg[2][4] ;
  output [3:0]\data_reg[0][7] ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_reg[5][7] ;
  output \data_reg[5][6] ;
  output \data_reg[5][5] ;
  output \data_reg[5][4] ;
  output [2:0]\data_reg[3][2] ;
  output \wr_reg_o_reg[5] ;
  output sda_reg;
  output scl_reg;
  output i2c_rw_reg;
  output sda_o;
  output [5:0]Q;
  output update_i_reg;
  output update_i_reg_0;
  output [0:0]\tmp_reg[0] ;
  output ack_reg;
  output \bcnt_reg[0] ;
  output [1:0]\sda_sr_reg[1] ;
  output [1:0]\scl_sr_reg[1] ;
  output [3:0]\data_o_reg[7] ;
  output update_t_reg;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[2] ;
  output \guf.guf1.underflow_i_reg ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[5] ;
  output \goreg_bm.dout_i_reg[1] ;
  output \goreg_bm.dout_i_reg[9] ;
  output \data_reg[5][4]_0 ;
  output \goreg_bm.dout_i_reg[6] ;
  output \wr_reg_o_reg[5]_0 ;
  output \data_reg[0][0] ;
  output \goreg_bm.dout_i_reg[11]_1 ;
  output update_t_reg_0;
  output \wr_reg_o_reg[4] ;
  output \goreg_bm.dout_i_reg[12] ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \wr_reg_o_reg[2] ;
  output \data_reg[1][5] ;
  output \data_o_reg[4] ;
  output update_t_reg_1;
  output update_t_reg_2;
  output \goreg_bm.dout_i_reg[0] ;
  output \bcnt_reg[1] ;
  output old_scl_reg;
  output \cnt_reg[1] ;
  output \bcnt_reg[1]_0 ;
  output ack14_out;
  output \bcnt_reg[0]_0 ;
  output \cnt_reg[0] ;
  output \data_reg[2][4]_0 ;
  output \data_reg[2][1] ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  input \timeout_reg[13] ;
  input clk_peripheral;
  input iic_rtcc_sda_i;
  input iic_rtcc_scl_i;
  input reset;
  input \data_reg[4][7]_0 ;
  input \data_reg[4][6]_0 ;
  input \data_reg[4][5]_0 ;
  input \data_reg[4][4]_0 ;
  input \data_reg[1][7]_0 ;
  input \data_reg[1][6]_0 ;
  input \data_reg[1][5]_0 ;
  input \data_reg[1][4] ;
  input \data_reg[2][7]_0 ;
  input \data_reg[2][6] ;
  input \data_reg[2][5]_0 ;
  input \data_reg[2][4]_1 ;
  input \data_reg[0][7]_0 ;
  input \data_reg[0][6] ;
  input \data_reg[0][5] ;
  input \data_reg[0][4] ;
  input \data_reg[5][7]_0 ;
  input \data_reg[5][6]_0 ;
  input \data_reg[5][5]_0 ;
  input \data_reg[5][4]_1 ;
  input \data_reg[3][2]_0 ;
  input \data_reg[3][1] ;
  input \data_reg[3][0] ;
  input sda_reg_0;
  input scl_reg_0;
  input i2c_rw_reg_0;
  input update_t_reg_3;
  input sda_o_reg;
  input sda_i;
  input scl_i;

  wire [5:0]Q;
  wire ack14_out;
  wire ack_reg;
  wire axi_controller_0_fifo_read_EMPTY;
  wire [14:0]axi_controller_0_fifo_read_RD_DATA;
  wire axi_controller_0_fifo_read_RD_EN;
  wire [13:0]axi_controller_0_fifo_write_WR_DATA;
  wire axi_controller_0_fifo_write_WR_EN;
  wire [8:2]axi_controller_0_interface_aximm_ARADDR;
  wire axi_controller_0_interface_aximm_ARREADY;
  wire axi_controller_0_interface_aximm_ARVALID;
  wire [8:2]axi_controller_0_interface_aximm_AWADDR;
  wire axi_controller_0_interface_aximm_AWVALID;
  wire axi_controller_0_interface_aximm_BREADY;
  wire axi_controller_0_interface_aximm_BVALID;
  wire [7:0]axi_controller_0_interface_aximm_RDATA;
  wire axi_controller_0_interface_aximm_RREADY;
  wire axi_controller_0_interface_aximm_RVALID;
  wire [9:0]axi_controller_0_interface_aximm_WDATA;
  wire axi_controller_0_interface_aximm_WREADY;
  wire axi_controller_0_interface_aximm_WVALID;
  wire \bcnt_reg[0] ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[1] ;
  wire \bcnt_reg[1]_0 ;
  wire clk_peripheral;
  wire \cnt_reg[0] ;
  wire \cnt_reg[1] ;
  wire [0:0]data3;
  wire \data_o_reg[4] ;
  wire [3:0]\data_o_reg[7] ;
  wire \data_reg[0][0] ;
  wire \data_reg[0][4] ;
  wire \data_reg[0][5] ;
  wire \data_reg[0][6] ;
  wire [3:0]\data_reg[0][7] ;
  wire \data_reg[0][7]_0 ;
  wire [0:0]\data_reg[0]_1 ;
  wire \data_reg[10]0 ;
  wire \data_reg[11]0 ;
  wire \data_reg[12]0 ;
  wire \data_reg[13]0 ;
  wire \data_reg[14]0 ;
  wire \data_reg[15]0 ;
  wire \data_reg[16]0 ;
  wire \data_reg[17]0 ;
  wire \data_reg[18]0 ;
  wire \data_reg[19]0 ;
  wire \data_reg[1][4] ;
  wire \data_reg[1][5] ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][6] ;
  wire \data_reg[1][6]_0 ;
  wire [3:0]\data_reg[1][7] ;
  wire \data_reg[1][7]_0 ;
  wire [0:0]\data_reg[1]_0 ;
  wire \data_reg[20]0 ;
  wire \data_reg[21]0 ;
  wire \data_reg[22]0 ;
  wire \data_reg[23]0 ;
  wire \data_reg[24]0 ;
  wire \data_reg[25]0 ;
  wire \data_reg[27]0 ;
  wire \data_reg[29]0 ;
  wire \data_reg[2][1] ;
  wire \data_reg[2][4] ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][5] ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][6] ;
  wire \data_reg[2][7] ;
  wire \data_reg[2][7]_0 ;
  wire \data_reg[30]0 ;
  wire \data_reg[31]0 ;
  wire \data_reg[32]0 ;
  wire \data_reg[33]0 ;
  wire \data_reg[34]0 ;
  wire \data_reg[35]0 ;
  wire \data_reg[36]0 ;
  wire \data_reg[37]0 ;
  wire \data_reg[38]0 ;
  wire \data_reg[39]0 ;
  wire \data_reg[3][0] ;
  wire \data_reg[3][1] ;
  wire [2:0]\data_reg[3][2] ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[40]0 ;
  wire \data_reg[41]0 ;
  wire \data_reg[42]0 ;
  wire \data_reg[43]0 ;
  wire \data_reg[44]0 ;
  wire \data_reg[45]0 ;
  wire \data_reg[46]0 ;
  wire \data_reg[47]0 ;
  wire \data_reg[48]0 ;
  wire \data_reg[49]0 ;
  wire \data_reg[4][4] ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][5] ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][6] ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][7] ;
  wire \data_reg[4][7]_0 ;
  wire \data_reg[50]0 ;
  wire \data_reg[51]0 ;
  wire \data_reg[52]0 ;
  wire \data_reg[53]0 ;
  wire \data_reg[54]0 ;
  wire \data_reg[55]0 ;
  wire \data_reg[56]0 ;
  wire \data_reg[57]0 ;
  wire \data_reg[58]0 ;
  wire \data_reg[59]0 ;
  wire \data_reg[5][4] ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][4]_1 ;
  wire \data_reg[5][5] ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][6] ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][7] ;
  wire \data_reg[5][7]_0 ;
  wire \data_reg[60]0 ;
  wire \data_reg[61]0 ;
  wire \data_reg[62]0 ;
  wire \data_reg[63]0 ;
  wire [4:0]\data_reg[6]_2 ;
  wire \data_reg[7]0 ;
  wire \data_reg[8]0 ;
  wire \data_reg[9]0 ;
  wire [3:0]dout;
  wire fifo_generator_1_wr_ack;
  wire \goreg_bm.dout_i_reg[0] ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[11]_1 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[1] ;
  wire \goreg_bm.dout_i_reg[2] ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \guf.guf1.underflow_i_reg ;
  wire i2c_rw_reg;
  wire i2c_rw_reg_0;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire [2:0]\inst/cnt ;
  wire [6:0]\inst/refresh_reg ;
  wire old_scl_reg;
  wire [3:3]p_0_in;
  wire [13:0]registers_0_fifo_read_RD_DATA;
  wire [14:0]registers_0_fifo_write_WR_DATA;
  wire registers_0_fifo_write_WR_EN;
  wire registers_0_n_100;
  wire registers_0_n_101;
  wire registers_0_n_102;
  wire registers_0_n_103;
  wire registers_0_n_104;
  wire registers_0_n_105;
  wire registers_0_n_106;
  wire registers_0_n_107;
  wire registers_0_n_108;
  wire registers_0_n_109;
  wire registers_0_n_110;
  wire registers_0_n_12;
  wire registers_0_n_2;
  wire registers_0_n_23;
  wire registers_0_n_35;
  wire registers_0_n_36;
  wire registers_0_n_39;
  wire registers_0_n_40;
  wire registers_0_n_41;
  wire registers_0_n_42;
  wire registers_0_n_43;
  wire registers_0_n_44;
  wire registers_0_n_46;
  wire registers_0_n_54;
  wire registers_0_n_55;
  wire registers_0_n_56;
  wire registers_0_n_57;
  wire registers_0_n_58;
  wire registers_0_n_59;
  wire registers_0_n_61;
  wire registers_0_n_62;
  wire registers_0_n_63;
  wire registers_0_n_65;
  wire registers_0_n_71;
  wire registers_0_n_74;
  wire registers_0_n_75;
  wire registers_0_n_78;
  wire registers_0_n_79;
  wire registers_0_n_80;
  wire registers_0_n_81;
  wire registers_0_n_82;
  wire registers_0_n_83;
  wire registers_0_n_84;
  wire registers_0_n_85;
  wire registers_0_n_86;
  wire registers_0_n_87;
  wire registers_0_n_88;
  wire registers_0_n_89;
  wire registers_0_n_90;
  wire registers_0_n_91;
  wire registers_0_n_92;
  wire registers_0_n_93;
  wire registers_0_n_94;
  wire registers_0_n_95;
  wire registers_0_n_96;
  wire registers_0_n_97;
  wire registers_0_n_98;
  wire registers_0_n_99;
  wire reset;
  wire [3:3]rtc_0_data_o;
  wire rtc_0_n_100;
  wire rtc_0_n_103;
  wire rtc_0_n_110;
  wire rtc_0_n_111;
  wire rtc_0_n_114;
  wire rtc_0_n_115;
  wire rtc_0_n_116;
  wire rtc_0_n_117;
  wire rtc_0_n_118;
  wire rtc_0_n_119;
  wire rtc_0_n_133;
  wire rtc_0_n_17;
  wire rtc_0_n_18;
  wire rtc_0_n_19;
  wire rtc_0_n_20;
  wire rtc_0_n_21;
  wire rtc_0_n_22;
  wire rtc_0_n_23;
  wire rtc_0_n_24;
  wire rtc_0_n_25;
  wire rtc_0_n_26;
  wire rtc_0_n_27;
  wire rtc_0_n_29;
  wire rtc_0_n_64;
  wire rtc_0_n_81;
  wire rtc_0_n_84;
  wire rtc_0_n_85;
  wire rtc_0_n_86;
  wire rtc_0_n_87;
  wire rtc_0_n_88;
  wire rtc_0_n_89;
  wire rtc_0_n_90;
  wire rtc_0_n_91;
  wire rtc_0_n_99;
  wire [5:0]rtc_0_rd_reg_o;
  wire rtc_0_update_t;
  wire [5:2]rtc_0_wr_reg_o;
  wire rtc_reset_0_reset_n;
  wire scl_i;
  wire scl_reg;
  wire scl_reg_0;
  wire [1:0]\scl_sr_reg[1] ;
  wire sda_i;
  wire sda_o;
  wire sda_o_reg;
  wire sda_reg;
  wire sda_reg_0;
  wire [1:0]\sda_sr_reg[1] ;
  wire \timeout_reg[13] ;
  wire [0:0]\tmp_reg[0] ;
  wire underflow;
  wire update_i;
  wire update_i_reg;
  wire update_i_reg_0;
  wire update_t_reg;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire update_t_reg_2;
  wire update_t_reg_3;
  wire \wr_reg_o_reg[2] ;
  wire \wr_reg_o_reg[4] ;
  wire \wr_reg_o_reg[5] ;
  wire \wr_reg_o_reg[5]_0 ;
  wire NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED;
  wire NLW_axi_iic_0_s_axi_awready_UNCONNECTED;
  wire NLW_axi_iic_0_scl_o_UNCONNECTED;
  wire NLW_axi_iic_0_sda_o_UNCONNECTED;
  wire [0:0]NLW_axi_iic_0_gpo_UNCONNECTED;
  wire [1:0]NLW_axi_iic_0_s_axi_bresp_UNCONNECTED;
  wire [31:8]NLW_axi_iic_0_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_axi_iic_0_s_axi_rresp_UNCONNECTED;
  wire NLW_fifo_generator_0_full_UNCONNECTED;
  wire NLW_fifo_generator_1_empty_UNCONNECTED;
  wire NLW_fifo_generator_1_full_UNCONNECTED;

  (* X_CORE_INFO = "axi_controller,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 axi_controller_0
       (.\ARADDR_reg[8] ({axi_controller_0_interface_aximm_ARADDR[8],axi_controller_0_interface_aximm_ARADDR[6:5],axi_controller_0_interface_aximm_ARADDR[3:2]}),
        .\AWADDR_reg[8] ({axi_controller_0_interface_aximm_AWADDR[8],axi_controller_0_interface_aximm_AWADDR[6:5],axi_controller_0_interface_aximm_AWADDR[3:2]}),
        .D(axi_controller_0_interface_aximm_RDATA),
        .Q(Q),
        .\WDATA_reg[9] (axi_controller_0_interface_aximm_WDATA),
        .axi_controller_0_interface_aximm_BREADY(axi_controller_0_interface_aximm_BREADY),
        .axi_controller_0_interface_aximm_RREADY(axi_controller_0_interface_aximm_RREADY),
        .clk_peripheral(clk_peripheral),
        .dout(axi_controller_0_fifo_read_RD_DATA),
        .empty(axi_controller_0_fifo_read_EMPTY),
        .rd_en(axi_controller_0_fifo_read_RD_EN),
        .reset(reset),
        .s_axi_arready(axi_controller_0_interface_aximm_ARREADY),
        .s_axi_arvalid(axi_controller_0_interface_aximm_ARVALID),
        .s_axi_awvalid(axi_controller_0_interface_aximm_AWVALID),
        .s_axi_bvalid(axi_controller_0_interface_aximm_BVALID),
        .s_axi_rvalid(axi_controller_0_interface_aximm_RVALID),
        .s_axi_wready(axi_controller_0_interface_aximm_WREADY),
        .s_axi_wvalid(axi_controller_0_interface_aximm_WVALID),
        .\timeout_reg[13] (\timeout_reg[13] ),
        .wr_ack(fifo_generator_1_wr_ack),
        .\wr_data_reg[13] (axi_controller_0_fifo_write_WR_DATA),
        .wr_en(axi_controller_0_fifo_write_WR_EN));
  (* CHECK_LICENSE_TYPE = "rtcc_axi_iic_0_0,axi_iic,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_iic,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 axi_iic_0
       (.gpo(NLW_axi_iic_0_gpo_UNCONNECTED[0]),
        .iic2intc_irpt(NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED),
        .s_axi_aclk(clk_peripheral),
        .s_axi_araddr({axi_controller_0_interface_aximm_ARADDR[8],1'b0,axi_controller_0_interface_aximm_ARADDR[6:5],1'b0,axi_controller_0_interface_aximm_ARADDR[3:2],1'b0,1'b0}),
        .s_axi_aresetn(rtc_reset_0_reset_n),
        .s_axi_arready(axi_controller_0_interface_aximm_ARREADY),
        .s_axi_arvalid(axi_controller_0_interface_aximm_ARVALID),
        .s_axi_awaddr({axi_controller_0_interface_aximm_AWADDR[8],1'b0,axi_controller_0_interface_aximm_AWADDR[6:5],1'b0,axi_controller_0_interface_aximm_AWADDR[3:2],1'b0,1'b0}),
        .s_axi_awready(NLW_axi_iic_0_s_axi_awready_UNCONNECTED),
        .s_axi_awvalid(axi_controller_0_interface_aximm_AWVALID),
        .s_axi_bready(axi_controller_0_interface_aximm_BREADY),
        .s_axi_bresp(NLW_axi_iic_0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(axi_controller_0_interface_aximm_BVALID),
        .s_axi_rdata({NLW_axi_iic_0_s_axi_rdata_UNCONNECTED[31:8],axi_controller_0_interface_aximm_RDATA}),
        .s_axi_rready(axi_controller_0_interface_aximm_RREADY),
        .s_axi_rresp(NLW_axi_iic_0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(axi_controller_0_interface_aximm_RVALID),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_controller_0_interface_aximm_WDATA}),
        .s_axi_wready(axi_controller_0_interface_aximm_WREADY),
        .s_axi_wstrb({1'b1,1'b1,1'b1,1'b1}),
        .s_axi_wvalid(axi_controller_0_interface_aximm_WVALID),
        .scl_i(iic_rtcc_scl_i),
        .scl_o(NLW_axi_iic_0_scl_o_UNCONNECTED),
        .scl_t(iic_rtcc_scl_t),
        .sda_i(iic_rtcc_sda_i),
        .sda_o(NLW_axi_iic_0_sda_o_UNCONNECTED),
        .sda_t(iic_rtcc_sda_t));
  (* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 fifo_generator_0
       (.clk(clk_peripheral),
        .din(registers_0_fifo_write_WR_DATA),
        .dout(axi_controller_0_fifo_read_RD_DATA),
        .empty(axi_controller_0_fifo_read_EMPTY),
        .full(NLW_fifo_generator_0_full_UNCONNECTED),
        .rd_en(axi_controller_0_fifo_read_RD_EN),
        .srst(reset),
        .wr_en(registers_0_fifo_write_WR_EN));
  (* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 fifo_generator_1
       (.clk(clk_peripheral),
        .din(axi_controller_0_fifo_write_WR_DATA),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout,registers_0_fifo_read_RD_DATA[3:0]}),
        .empty(NLW_fifo_generator_1_empty_UNCONNECTED),
        .full(NLW_fifo_generator_1_full_UNCONNECTED),
        .rd_en(1'b1),
        .srst(reset),
        .underflow(underflow),
        .wr_ack(fifo_generator_1_wr_ack),
        .wr_en(axi_controller_0_fifo_write_WR_EN));
  (* X_CORE_INFO = "registers,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_registers_0_0 registers_0
       (.D({rtc_0_n_84,rtc_0_n_85,rtc_0_n_86,rtc_0_n_87,rtc_0_n_88,rtc_0_n_89,rtc_0_n_90,rtc_0_n_91}),
        .E(\data_reg[63]0 ),
        .Q({rtc_0_wr_reg_o[5:4],rtc_0_wr_reg_o[2]}),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[2] (registers_0_n_110),
        .\data_reg[0][0] (\data_reg[0]_1 ),
        .\data_reg[0][0]_0 (\data_reg[0][0] ),
        .\data_reg[0][0]_1 (rtc_0_n_103),
        .\data_reg[0][0]_2 (rtc_0_n_116),
        .\data_reg[0][3] (rtc_0_n_117),
        .\data_reg[0][4] (\data_reg[0][4] ),
        .\data_reg[0][4]_0 (\goreg_bm.dout_i_reg[11]_1 ),
        .\data_reg[0][5] (\data_reg[0][5] ),
        .\data_reg[0][6] (\data_reg[0][6] ),
        .\data_reg[0][7] (\data_reg[0][7] ),
        .\data_reg[0][7]_0 (\data_reg[0][7]_0 ),
        .\data_reg[10][0] (\data_reg[10]0 ),
        .\data_reg[11][0] (\data_reg[11]0 ),
        .\data_reg[12][0] (\data_reg[12]0 ),
        .\data_reg[13][0] (\data_reg[13]0 ),
        .\data_reg[14][0] (\data_reg[14]0 ),
        .\data_reg[15][0] (\data_reg[15]0 ),
        .\data_reg[16][0] (\data_reg[16]0 ),
        .\data_reg[17][0] (\data_reg[17]0 ),
        .\data_reg[18][0] (\data_reg[18]0 ),
        .\data_reg[19][0] (\data_reg[19]0 ),
        .\data_reg[1][0] (\data_reg[1]_0 ),
        .\data_reg[1][0]_0 (rtc_0_n_115),
        .\data_reg[1][0]_1 (\goreg_bm.dout_i_reg[12]_0 ),
        .\data_reg[1][3] (rtc_0_n_111),
        .\data_reg[1][4] (\data_reg[1][4] ),
        .\data_reg[1][5] (\data_reg[1][5] ),
        .\data_reg[1][5]_0 (\data_reg[1][5]_0 ),
        .\data_reg[1][6] (\data_reg[1][6] ),
        .\data_reg[1][6]_0 (\data_reg[1][6]_0 ),
        .\data_reg[1][7] (\data_reg[1][7] ),
        .\data_reg[1][7]_0 (\data_reg[1][7]_0 ),
        .\data_reg[20][0] (\data_reg[20]0 ),
        .\data_reg[21][0] (\data_reg[21]0 ),
        .\data_reg[22][0] (\data_reg[22]0 ),
        .\data_reg[23][0] (\data_reg[23]0 ),
        .\data_reg[24][0] (\data_reg[24]0 ),
        .\data_reg[25][0] (\data_reg[25]0 ),
        .\data_reg[26][0] (rtc_0_n_64),
        .\data_reg[27][0] (\data_reg[27]0 ),
        .\data_reg[28][0] (rtc_0_n_81),
        .\data_reg[29][0] (\data_reg[29]0 ),
        .\data_reg[2][0] (registers_0_n_12),
        .\data_reg[2][0]_0 (rtc_0_n_119),
        .\data_reg[2][0]_1 (\wr_reg_o_reg[4] ),
        .\data_reg[2][1] (\data_reg[2][1] ),
        .\data_reg[2][2] (registers_0_n_71),
        .\data_reg[2][4] (\data_reg[2][4] ),
        .\data_reg[2][4]_0 (\data_reg[2][4]_0 ),
        .\data_reg[2][4]_1 (\data_reg[2][4]_1 ),
        .\data_reg[2][4]_2 (rtc_0_n_110),
        .\data_reg[2][5] (\data_reg[2][5] ),
        .\data_reg[2][5]_0 (\data_reg[2][5]_0 ),
        .\data_reg[2][6] (data3),
        .\data_reg[2][6]_0 (\data_reg[2][6] ),
        .\data_reg[2][7] (\data_reg[2][7] ),
        .\data_reg[2][7]_0 (\data_reg[2][7]_0 ),
        .\data_reg[30][0] (\data_reg[30]0 ),
        .\data_reg[31][0] (\data_reg[31]0 ),
        .\data_reg[32][0] (\data_reg[32]0 ),
        .\data_reg[33][0] (\data_reg[33]0 ),
        .\data_reg[34][0] (\data_reg[34]0 ),
        .\data_reg[35][0] (\data_reg[35]0 ),
        .\data_reg[36][0] (\data_reg[36]0 ),
        .\data_reg[37][0] (\data_reg[37]0 ),
        .\data_reg[38][0] (\data_reg[38]0 ),
        .\data_reg[39][0] (\data_reg[39]0 ),
        .\data_reg[3][0] (\data_reg[3][2] [0]),
        .\data_reg[3][0]_0 (\data_reg[3][0] ),
        .\data_reg[3][1] (\data_reg[3][2] [1]),
        .\data_reg[3][1]_0 (\data_reg[3][1] ),
        .\data_reg[3][2] (\data_reg[3][2] [2]),
        .\data_reg[3][2]_0 (\data_reg[3][2]_0 ),
        .\data_reg[3][5] (\wr_reg_o_reg[5] ),
        .\data_reg[40][0] (\data_reg[40]0 ),
        .\data_reg[41][0] (\data_reg[41]0 ),
        .\data_reg[42][0] (\data_reg[42]0 ),
        .\data_reg[43][0] (\data_reg[43]0 ),
        .\data_reg[44][0] (\data_reg[44]0 ),
        .\data_reg[45][0] (\data_reg[45]0 ),
        .\data_reg[46][0] (\data_reg[46]0 ),
        .\data_reg[47][0] (\data_reg[47]0 ),
        .\data_reg[48][0] (\data_reg[48]0 ),
        .\data_reg[49][0] (\data_reg[49]0 ),
        .\data_reg[4][0] (registers_0_n_2),
        .\data_reg[4][0]_0 (rtc_0_n_29),
        .\data_reg[4][1] (\goreg_bm.dout_i_reg[1] ),
        .\data_reg[4][2] (\goreg_bm.dout_i_reg[2] ),
        .\data_reg[4][3] (\wr_reg_o_reg[2] ),
        .\data_reg[4][4] (\data_reg[4][4] ),
        .\data_reg[4][4]_0 (\data_reg[4][4]_0 ),
        .\data_reg[4][4]_1 (rtc_0_n_118),
        .\data_reg[4][5] (\data_reg[4][5] ),
        .\data_reg[4][5]_0 (\data_reg[4][5]_0 ),
        .\data_reg[4][6] (\data_reg[4][6] ),
        .\data_reg[4][6]_0 (\data_reg[4][6]_0 ),
        .\data_reg[4][7] (\data_reg[4][7] ),
        .\data_reg[4][7]_0 (\data_reg[4][7]_0 ),
        .\data_reg[50][0] (\data_reg[50]0 ),
        .\data_reg[51][0] (\data_reg[51]0 ),
        .\data_reg[52][0] (\data_reg[52]0 ),
        .\data_reg[53][0] (\data_reg[53]0 ),
        .\data_reg[54][0] (\data_reg[54]0 ),
        .\data_reg[55][0] (\data_reg[55]0 ),
        .\data_reg[56][0] (\data_reg[56]0 ),
        .\data_reg[57][0] (\data_reg[57]0 ),
        .\data_reg[58][0] (\data_reg[58]0 ),
        .\data_reg[59][0] (\data_reg[59]0 ),
        .\data_reg[5][0] (registers_0_n_23),
        .\data_reg[5][0]_0 (registers_0_n_75),
        .\data_reg[5][0]_1 (rtc_0_n_114),
        .\data_reg[5][2] (registers_0_n_46),
        .\data_reg[5][3] (\goreg_bm.dout_i_reg[11]_0 ),
        .\data_reg[5][4] (\data_reg[5][4] ),
        .\data_reg[5][4]_0 (\data_reg[5][4]_0 ),
        .\data_reg[5][4]_1 (\data_reg[5][4]_1 ),
        .\data_reg[5][5] (\data_reg[5][5] ),
        .\data_reg[5][5]_0 (\data_reg[5][5]_0 ),
        .\data_reg[5][6] (\data_reg[5][6] ),
        .\data_reg[5][6]_0 (\data_reg[5][6]_0 ),
        .\data_reg[5][7] (\data_reg[5][7] ),
        .\data_reg[5][7]_0 (\data_reg[5][7]_0 ),
        .\data_reg[60][0] (\data_reg[60]0 ),
        .\data_reg[61][0] (\data_reg[61]0 ),
        .\data_reg[62][0] (\data_reg[62]0 ),
        .\data_reg[6][0] (update_t_reg),
        .\data_reg[6][4] ({\data_reg[6]_2 [4],\data_reg[6]_2 [0]}),
        .\data_reg[6][4]_0 ({rtc_0_n_99,rtc_0_n_100}),
        .\data_reg[6][6] (rtc_0_n_133),
        .\data_reg[6][6]_0 (\goreg_bm.dout_i_reg[6] ),
        .\data_reg[6][7] ({\data_o_reg[7] [3],\data_o_reg[7] [1],rtc_0_data_o}),
        .\data_reg[7][0] (\data_reg[7]0 ),
        .\data_reg[8][0] (\data_reg[8]0 ),
        .\data_reg[9][0] (\data_reg[9]0 ),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout[3],dout[1:0],registers_0_fifo_read_RD_DATA[3]}),
        .\goreg_bm.dout_i_reg[10] (registers_0_n_54),
        .\goreg_bm.dout_i_reg[10]_0 (registers_0_n_86),
        .\goreg_bm.dout_i_reg[10]_1 (registers_0_n_88),
        .\goreg_bm.dout_i_reg[10]_2 (registers_0_n_90),
        .\goreg_bm.dout_i_reg[10]_3 (registers_0_n_94),
        .\goreg_bm.dout_i_reg[10]_4 (registers_0_n_103),
        .\goreg_bm.dout_i_reg[10]_5 (registers_0_n_105),
        .\goreg_bm.dout_i_reg[10]_6 (registers_0_n_107),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (registers_0_n_55),
        .\goreg_bm.dout_i_reg[11]_1 (registers_0_n_83),
        .\goreg_bm.dout_i_reg[11]_2 (registers_0_n_89),
        .\goreg_bm.dout_i_reg[11]_3 (registers_0_n_91),
        .\goreg_bm.dout_i_reg[11]_4 (registers_0_n_104),
        .\goreg_bm.dout_i_reg[11]_5 (registers_0_n_108),
        .\goreg_bm.dout_i_reg[12] (registers_0_n_43),
        .\goreg_bm.dout_i_reg[12]_0 (registers_0_n_59),
        .\goreg_bm.dout_i_reg[12]_1 (registers_0_n_63),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_3 (registers_0_n_84),
        .\goreg_bm.dout_i_reg[12]_4 (registers_0_n_97),
        .\goreg_bm.dout_i_reg[13] (registers_0_n_62),
        .\goreg_bm.dout_i_reg[13]_0 (registers_0_n_78),
        .\goreg_bm.dout_i_reg[13]_1 (registers_0_n_92),
        .\goreg_bm.dout_i_reg[13]_2 (registers_0_n_93),
        .\goreg_bm.dout_i_reg[3] (registers_0_n_74),
        .\goreg_bm.dout_i_reg[4] (\goreg_bm.dout_i_reg[4] ),
        .\goreg_bm.dout_i_reg[4]_0 (\goreg_bm.dout_i_reg[4]_0 ),
        .\goreg_bm.dout_i_reg[5] (\goreg_bm.dout_i_reg[5] ),
        .\goreg_bm.dout_i_reg[5]_0 (\goreg_bm.dout_i_reg[5]_0 ),
        .\goreg_bm.dout_i_reg[5]_1 (\goreg_bm.dout_i_reg[5]_1 ),
        .\goreg_bm.dout_i_reg[8] (registers_0_n_41),
        .\goreg_bm.dout_i_reg[8]_0 (registers_0_n_42),
        .\goreg_bm.dout_i_reg[8]_1 (registers_0_n_56),
        .\goreg_bm.dout_i_reg[8]_2 (registers_0_n_58),
        .\goreg_bm.dout_i_reg[8]_3 (registers_0_n_79),
        .\goreg_bm.dout_i_reg[8]_4 (registers_0_n_85),
        .\goreg_bm.dout_i_reg[8]_5 (registers_0_n_87),
        .\goreg_bm.dout_i_reg[8]_6 (registers_0_n_96),
        .\goreg_bm.dout_i_reg[8]_7 (registers_0_n_101),
        .\goreg_bm.dout_i_reg[8]_8 (registers_0_n_102),
        .\goreg_bm.dout_i_reg[8]_9 (registers_0_n_106),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (registers_0_n_65),
        .\goreg_bm.dout_i_reg[9]_1 (registers_0_n_80),
        .\goreg_bm.dout_i_reg[9]_2 (registers_0_n_81),
        .\goreg_bm.dout_i_reg[9]_3 (registers_0_n_82),
        .\goreg_bm.dout_i_reg[9]_4 (registers_0_n_95),
        .\goreg_bm.dout_i_reg[9]_5 (registers_0_n_98),
        .\goreg_bm.dout_i_reg[9]_6 (registers_0_n_100),
        .\guf.guf1.underflow_i_reg (registers_0_n_39),
        .\guf.guf1.underflow_i_reg_0 (registers_0_n_40),
        .\guf.guf1.underflow_i_reg_1 (registers_0_n_44),
        .\guf.guf1.underflow_i_reg_2 (\guf.guf1.underflow_i_reg ),
        .\guf.guf1.underflow_i_reg_3 (registers_0_n_99),
        .\guf.guf1.underflow_i_reg_4 (registers_0_n_109),
        .\refresh_reg[1] (registers_0_n_61),
        .\refresh_reg[3] (p_0_in),
        .\refresh_reg[6]_inv ({\inst/refresh_reg [6],\inst/refresh_reg [1:0]}),
        .rtc_0_rd_reg_o(rtc_0_rd_reg_o),
        .sda_o_i_2(\inst/cnt ),
        .underflow(underflow),
        .update_i_reg(update_i),
        .update_i_reg_0(registers_0_n_35),
        .update_i_reg_1(registers_0_n_36),
        .update_i_reg_2(update_i_reg),
        .update_i_reg_3(update_i_reg_0),
        .update_i_reg_4(registers_0_n_57),
        .update_i_reg_5(rtc_0_update_t),
        .update_t_reg(update_t_reg_0),
        .update_t_reg_0(update_t_reg_1),
        .update_t_reg_1(update_t_reg_2),
        .\wr_data_reg[11] ({rtc_0_n_17,rtc_0_n_18,rtc_0_n_19,rtc_0_n_20,rtc_0_n_21,rtc_0_n_22,rtc_0_n_23,rtc_0_n_24,rtc_0_n_25,rtc_0_n_26,rtc_0_n_27}),
        .\wr_data_reg[14] (registers_0_fifo_write_WR_DATA),
        .wr_en(registers_0_fifo_write_WR_EN));
  (* X_CORE_INFO = "rtc,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_rtc_0_0 rtc_0
       (.D({\tmp_reg[0] ,sda_reg}),
        .E(\data_reg[63]0 ),
        .Q({rtc_0_wr_reg_o[5:4],rtc_0_wr_reg_o[2]}),
        .ack14_out(ack14_out),
        .ack_reg(ack_reg),
        .\bcnt_reg[0] (\bcnt_reg[0] ),
        .\bcnt_reg[0]_0 (\bcnt_reg[0]_0 ),
        .\bcnt_reg[1] (\bcnt_reg[1] ),
        .\bcnt_reg[1]_0 (\bcnt_reg[1]_0 ),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0] (\cnt_reg[0] ),
        .\cnt_reg[1] (\cnt_reg[1] ),
        .\cnt_reg[2] (\inst/cnt ),
        .\data_o_reg[0] (rtc_0_n_29),
        .\data_o_reg[0]_0 (rtc_0_n_114),
        .\data_o_reg[0]_1 (rtc_0_n_115),
        .\data_o_reg[0]_2 (rtc_0_n_116),
        .\data_o_reg[0]_3 (rtc_0_n_119),
        .\data_o_reg[3] (rtc_0_n_111),
        .\data_o_reg[3]_0 (rtc_0_n_117),
        .\data_o_reg[4] ({rtc_0_n_99,rtc_0_n_100}),
        .\data_o_reg[4]_0 (\data_o_reg[4] ),
        .\data_o_reg[7] ({\data_o_reg[7] ,rtc_0_data_o}),
        .\data_o_reg[7]_0 ({rtc_0_n_84,rtc_0_n_85,rtc_0_n_86,rtc_0_n_87,rtc_0_n_88,rtc_0_n_89,rtc_0_n_90,rtc_0_n_91}),
        .\data_reg[0][0] (registers_0_n_61),
        .\data_reg[0][0]_0 (\data_reg[0]_1 ),
        .\data_reg[0][3] (registers_0_n_74),
        .\data_reg[11][0] (registers_0_n_108),
        .\data_reg[12][0] (registers_0_n_109),
        .\data_reg[13][0] (registers_0_n_42),
        .\data_reg[14][0] (registers_0_n_95),
        .\data_reg[14][0]_0 (registers_0_n_40),
        .\data_reg[15][0] (registers_0_n_93),
        .\data_reg[16][0] (registers_0_n_78),
        .\data_reg[17][0] (registers_0_n_85),
        .\data_reg[18][0] (registers_0_n_65),
        .\data_reg[19][0] (registers_0_n_54),
        .\data_reg[19][0]_0 (registers_0_n_96),
        .\data_reg[1][0] (\data_reg[1]_0 ),
        .\data_reg[20][0] (registers_0_n_89),
        .\data_reg[21][0] (registers_0_n_92),
        .\data_reg[22][0] (registers_0_n_79),
        .\data_reg[27][0] (registers_0_n_56),
        .\data_reg[2][0] (registers_0_n_71),
        .\data_reg[2][0]_0 (registers_0_n_12),
        .\data_reg[30][0] (registers_0_n_55),
        .\data_reg[32][0] (registers_0_n_62),
        .\data_reg[33][0] (registers_0_n_84),
        .\data_reg[33][0]_0 (registers_0_n_88),
        .\data_reg[34][0] (registers_0_n_102),
        .\data_reg[35][0] (registers_0_n_39),
        .\data_reg[35][0]_0 (registers_0_n_87),
        .\data_reg[36][0] (registers_0_n_58),
        .\data_reg[36][0]_0 (registers_0_n_83),
        .\data_reg[37][0] (registers_0_n_90),
        .\data_reg[38][0] (registers_0_n_43),
        .\data_reg[39][0] (registers_0_n_91),
        .\data_reg[3][5] (registers_0_n_44),
        .\data_reg[3][5]_0 (registers_0_n_59),
        .\data_reg[40][0] (registers_0_n_106),
        .\data_reg[42][0] (registers_0_n_41),
        .\data_reg[43][0] (registers_0_n_100),
        .\data_reg[45][0] (registers_0_n_101),
        .\data_reg[45][0]_0 (registers_0_n_81),
        .\data_reg[46][0] (registers_0_n_80),
        .\data_reg[47][0] (registers_0_n_63),
        .\data_reg[47][0]_0 (registers_0_n_94),
        .\data_reg[49][0] (registers_0_n_98),
        .\data_reg[4][0] (registers_0_n_46),
        .\data_reg[4][0]_0 (registers_0_n_2),
        .\data_reg[50][0] (registers_0_n_103),
        .\data_reg[52][0] (registers_0_n_105),
        .\data_reg[53][0] (registers_0_n_97),
        .\data_reg[58][0] (registers_0_n_107),
        .\data_reg[59][0] (registers_0_n_57),
        .\data_reg[5][0] (registers_0_n_23),
        .\data_reg[5][4] (registers_0_n_75),
        .\data_reg[61][0] (registers_0_n_35),
        .\data_reg[62][0] (registers_0_n_36),
        .\data_reg[62][0]_0 (registers_0_n_104),
        .\data_reg[63][0] (registers_0_n_99),
        .\data_reg[6][4] ({\data_reg[6]_2 [4],\data_reg[6]_2 [0]}),
        .\data_reg[8][0] (registers_0_n_82),
        .\data_reg[9][0] (registers_0_n_86),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout,registers_0_fifo_read_RD_DATA[3:0]}),
        .\goreg_bm.dout_i_reg[0] (\goreg_bm.dout_i_reg[0] ),
        .\goreg_bm.dout_i_reg[10] (\data_reg[19]0 ),
        .\goreg_bm.dout_i_reg[11] (\data_reg[8]0 ),
        .\goreg_bm.dout_i_reg[11]_0 (\data_reg[48]0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\data_reg[12]0 ),
        .\goreg_bm.dout_i_reg[11]_2 (\data_reg[53]0 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_4 (rtc_0_n_103),
        .\goreg_bm.dout_i_reg[11]_5 (\goreg_bm.dout_i_reg[11]_1 ),
        .\goreg_bm.dout_i_reg[12] (\data_reg[17]0 ),
        .\goreg_bm.dout_i_reg[12]_0 (\data_reg[51]0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\data_reg[57]0 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[13] (\data_reg[61]0 ),
        .\goreg_bm.dout_i_reg[13]_0 (\data_reg[30]0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\data_reg[58]0 ),
        .\goreg_bm.dout_i_reg[13]_2 (\data_reg[31]0 ),
        .\goreg_bm.dout_i_reg[13]_3 (\data_reg[14]0 ),
        .\goreg_bm.dout_i_reg[13]_4 (\data_reg[49]0 ),
        .\goreg_bm.dout_i_reg[1] (\goreg_bm.dout_i_reg[1] ),
        .\goreg_bm.dout_i_reg[2] (\goreg_bm.dout_i_reg[2] ),
        .\goreg_bm.dout_i_reg[6] (\goreg_bm.dout_i_reg[6] ),
        .\goreg_bm.dout_i_reg[8] (\data_reg[38]0 ),
        .\goreg_bm.dout_i_reg[9] (\data_reg[52]0 ),
        .\guf.guf1.underflow_i_reg (\data_reg[37]0 ),
        .i2c_rw_reg(i2c_rw_reg),
        .i2c_rw_reg_0(i2c_rw_reg_0),
        .old_scl_reg(old_scl_reg),
        .reset(reset),
        .rtc_0_rd_reg_o(rtc_0_rd_reg_o),
        .scl_i(scl_i),
        .scl_reg(scl_reg),
        .scl_reg_0(scl_reg_0),
        .\scl_sr_reg[1] (\scl_sr_reg[1] ),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg(sda_o_reg),
        .sda_o_reg_0(registers_0_n_110),
        .sda_reg(sda_reg_0),
        .\sda_sr_reg[1] (\sda_sr_reg[1] ),
        .underflow(underflow),
        .update_i_reg(\data_reg[23]0 ),
        .update_t_reg(rtc_0_update_t),
        .update_t_reg_0(update_t_reg),
        .update_t_reg_1(\data_reg[34]0 ),
        .update_t_reg_2(\data_reg[46]0 ),
        .update_t_reg_3(update_t_reg_3),
        .\wr_data_reg[11] (update_i),
        .\wr_data_reg[11]_0 (p_0_in),
        .\wr_data_reg[8] ({\inst/refresh_reg [6],\inst/refresh_reg [1:0]}),
        .\wr_reg_o_reg[0] (\data_reg[7]0 ),
        .\wr_reg_o_reg[0]_0 (\data_reg[33]0 ),
        .\wr_reg_o_reg[1] (\data_reg[27]0 ),
        .\wr_reg_o_reg[1]_0 (rtc_0_n_81),
        .\wr_reg_o_reg[2] (\wr_reg_o_reg[2] ),
        .\wr_reg_o_reg[2]_0 (rtc_0_n_118),
        .\wr_reg_o_reg[2]_1 (rtc_0_n_133),
        .\wr_reg_o_reg[3] ({rtc_0_n_17,rtc_0_n_18,rtc_0_n_19,rtc_0_n_20,rtc_0_n_21,rtc_0_n_22,rtc_0_n_23,rtc_0_n_24,rtc_0_n_25,rtc_0_n_26,rtc_0_n_27}),
        .\wr_reg_o_reg[3]_0 (\data_reg[20]0 ),
        .\wr_reg_o_reg[3]_1 (\data_reg[39]0 ),
        .\wr_reg_o_reg[3]_2 (\data_reg[11]0 ),
        .\wr_reg_o_reg[3]_3 (\data_reg[10]0 ),
        .\wr_reg_o_reg[3]_4 (\data_reg[13]0 ),
        .\wr_reg_o_reg[3]_5 (\data_reg[42]0 ),
        .\wr_reg_o_reg[3]_6 (\data_reg[50]0 ),
        .\wr_reg_o_reg[3]_7 (\data_reg[9]0 ),
        .\wr_reg_o_reg[3]_8 (\data_reg[43]0 ),
        .\wr_reg_o_reg[4] (\data_reg[54]0 ),
        .\wr_reg_o_reg[4]_0 (\data_reg[62]0 ),
        .\wr_reg_o_reg[4]_1 (\data_reg[56]0 ),
        .\wr_reg_o_reg[4]_10 (\wr_reg_o_reg[4] ),
        .\wr_reg_o_reg[4]_11 (rtc_0_n_110),
        .\wr_reg_o_reg[4]_2 (\data_reg[18]0 ),
        .\wr_reg_o_reg[4]_3 (\data_reg[55]0 ),
        .\wr_reg_o_reg[4]_4 (\data_reg[40]0 ),
        .\wr_reg_o_reg[4]_5 (\data_reg[45]0 ),
        .\wr_reg_o_reg[4]_6 (\data_reg[59]0 ),
        .\wr_reg_o_reg[4]_7 (\data_reg[60]0 ),
        .\wr_reg_o_reg[4]_8 (\data_reg[15]0 ),
        .\wr_reg_o_reg[4]_9 (\data_reg[47]0 ),
        .\wr_reg_o_reg[5] (\data_reg[16]0 ),
        .\wr_reg_o_reg[5]_0 (\data_reg[25]0 ),
        .\wr_reg_o_reg[5]_1 (\data_reg[24]0 ),
        .\wr_reg_o_reg[5]_10 (\data_reg[41]0 ),
        .\wr_reg_o_reg[5]_11 (\wr_reg_o_reg[5] ),
        .\wr_reg_o_reg[5]_12 (\wr_reg_o_reg[5]_0 ),
        .\wr_reg_o_reg[5]_2 (\data_reg[29]0 ),
        .\wr_reg_o_reg[5]_3 (\data_reg[35]0 ),
        .\wr_reg_o_reg[5]_4 (\data_reg[22]0 ),
        .\wr_reg_o_reg[5]_5 (\data_reg[21]0 ),
        .\wr_reg_o_reg[5]_6 (rtc_0_n_64),
        .\wr_reg_o_reg[5]_7 (\data_reg[32]0 ),
        .\wr_reg_o_reg[5]_8 (\data_reg[44]0 ),
        .\wr_reg_o_reg[5]_9 (\data_reg[36]0 ));
  (* X_CORE_INFO = "rtc_reset,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 rtc_reset_0
       (.clk_peripheral(clk_peripheral),
        .reset(reset),
        .s_axi_aresetn(rtc_reset_0_reset_n));
endmodule

(* ORIG_REF_NAME = "rtcc_axi_controller_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0
   (axi_controller_0_interface_aximm_BREADY,
    s_axi_awvalid,
    s_axi_wvalid,
    axi_controller_0_interface_aximm_RREADY,
    s_axi_arvalid,
    wr_en,
    rd_en,
    Q,
    \AWADDR_reg[8] ,
    \WDATA_reg[9] ,
    \ARADDR_reg[8] ,
    \wr_data_reg[13] ,
    \timeout_reg[13] ,
    clk_peripheral,
    dout,
    wr_ack,
    reset,
    D,
    s_axi_bvalid,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_arready,
    empty);
  output axi_controller_0_interface_aximm_BREADY;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output axi_controller_0_interface_aximm_RREADY;
  output s_axi_arvalid;
  output wr_en;
  output rd_en;
  output [5:0]Q;
  output [4:0]\AWADDR_reg[8] ;
  output [9:0]\WDATA_reg[9] ;
  output [4:0]\ARADDR_reg[8] ;
  output [13:0]\wr_data_reg[13] ;
  input \timeout_reg[13] ;
  input clk_peripheral;
  input [14:0]dout;
  input wr_ack;
  input reset;
  input [7:0]D;
  input s_axi_bvalid;
  input s_axi_wready;
  input s_axi_rvalid;
  input s_axi_arready;
  input empty;

  wire [4:0]\ARADDR_reg[8] ;
  wire [4:0]\AWADDR_reg[8] ;
  wire [7:0]D;
  wire [5:0]Q;
  wire [9:0]\WDATA_reg[9] ;
  wire axi_controller_0_interface_aximm_BREADY;
  wire axi_controller_0_interface_aximm_RREADY;
  wire clk_peripheral;
  wire [14:0]dout;
  wire empty;
  wire rd_en;
  wire reset;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire \timeout_reg[13] ;
  wire wr_ack;
  wire [13:0]\wr_data_reg[13] ;
  wire wr_en;

  zxnexys_zxrtc_0_0_axi_controller inst
       (.\ARADDR_reg[8] (\ARADDR_reg[8] ),
        .\AWADDR_reg[8] (\AWADDR_reg[8] ),
        .BREADY_reg(axi_controller_0_interface_aximm_BREADY),
        .D(D),
        .Q(Q),
        .RREADY_reg(axi_controller_0_interface_aximm_RREADY),
        .\WDATA_reg[9] (\WDATA_reg[9] ),
        .clk_peripheral(clk_peripheral),
        .dout(dout),
        .empty(empty),
        .rd_en(rd_en),
        .reset(reset),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .\timeout_reg[13]_0 (\timeout_reg[13] ),
        .wr_ack(wr_ack),
        .\wr_data_reg[13]_0 (\wr_data_reg[13] ),
        .wr_en(wr_en));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_axi_iic_0_0,axi_iic,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rtcc_axi_iic_0_0" *) 
(* X_CORE_INFO = "axi_iic,Vivado 2021.2" *) 
module zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    iic2intc_irpt,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sda_i,
    sda_o,
    sda_t,
    scl_i,
    scl_o,
    scl_t,
    gpo);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output iic2intc_irpt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 28000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_I" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME IIC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE" *) input sda_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_O" *) output sda_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_T" *) output sda_t;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_I" *) input scl_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_O" *) output scl_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_T" *) output scl_t;
  output [0:0]gpo;

  wire \<const0> ;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [7:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire scl_i;
  wire scl_t;
  wire sda_i;
  wire sda_t;
  wire NLW_U0_iic2intc_irpt_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_scl_o_UNCONNECTED;
  wire NLW_U0_sda_o_UNCONNECTED;
  wire [0:0]NLW_U0_gpo_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [31:8]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  assign gpo[0] = \<const0> ;
  assign iic2intc_irpt = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7:0] = \^s_axi_rdata [7:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign scl_o = \<const0> ;
  assign sda_o = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_DEFAULT_VALUE = "8'b00000000" *) 
  (* C_DISABLE_SETUP_VIOLATION_CHECK = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_GPO_WIDTH = "1" *) 
  (* C_IIC_FREQ = "100000" *) 
  (* C_SCL_INERTIAL_DELAY = "0" *) 
  (* C_SDA_INERTIAL_DELAY = "0" *) 
  (* C_SDA_LEVEL = "1" *) 
  (* C_SMBUS_PMBUS_HOST = "0" *) 
  (* C_STATIC_TIMING_REG_WIDTH = "0" *) 
  (* C_S_AXI_ACLK_FREQ_HZ = "28000000" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TEN_BIT_ADR = "0" *) 
  (* C_TIMING_REG_WIDTH = "32" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  zxnexys_zxrtc_0_0_axi_iic U0
       (.gpo(NLW_U0_gpo_UNCONNECTED[0]),
        .iic2intc_irpt(NLW_U0_iic2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],1'b0,s_axi_araddr[6:5],1'b0,s_axi_araddr[3:2],1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],1'b0,s_axi_awaddr[6:5],1'b0,s_axi_awaddr[3:2],1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata({NLW_U0_s_axi_rdata_UNCONNECTED[31:8],\^s_axi_rdata }),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata[9:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid),
        .scl_i(scl_i),
        .scl_o(NLW_U0_scl_o_UNCONNECTED),
        .scl_t(scl_t),
        .sda_i(sda_i),
        .sda_o(NLW_U0_sda_o_UNCONNECTED),
        .sda_t(sda_t));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rtcc_fifo_generator_0_0" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2" *) 
module zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [14:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [14:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;

  wire \<const0> ;
  wire clk;
  wire [14:0]din;
  wire [14:0]dout;
  wire empty;
  wire rd_en;
  wire srst;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [6:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [6:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [6:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign full = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "7" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "15" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "15" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "63" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "62" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "7" *) 
  (* C_RD_DEPTH = "64" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "6" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "7" *) 
  (* C_WR_DEPTH = "64" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "6" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  zxnexys_zxrtc_0_0_fifo_generator_v13_2_6 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[6:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[6:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[6:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rtcc_fifo_generator_1_0" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2" *) 
module zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    wr_ack,
    empty,
    underflow);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [13:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [13:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output wr_ack;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;

  wire \<const0> ;
  wire clk;
  wire [13:0]din;
  wire [13:0]dout;
  wire srst;
  wire underflow;
  wire wr_ack;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_empty_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [6:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [6:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [6:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign empty = \<const0> ;
  assign full = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "7" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "14" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "14" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "1" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "63" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "62" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "7" *) 
  (* C_RD_DEPTH = "64" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "6" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "7" *) 
  (* C_WR_DEPTH = "64" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "6" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  zxnexys_zxrtc_0_0_fifo_generator_v13_2_6__parameterized1 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[6:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(NLW_U0_empty_UNCONNECTED),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[6:0]),
        .rd_en(1'b1),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(wr_ack),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[6:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "rtcc_registers_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_registers_0_0
   (update_i_reg,
    \data_reg[1][6] ,
    \data_reg[4][0] ,
    \data_reg[4][7] ,
    \data_reg[4][6] ,
    \data_reg[4][5] ,
    \data_reg[4][4] ,
    \data_reg[1][0] ,
    \data_reg[1][7] ,
    \data_reg[2][0] ,
    \data_reg[2][7] ,
    \data_reg[2][6] ,
    \data_reg[2][5] ,
    \data_reg[2][4] ,
    \data_reg[0][0] ,
    \data_reg[0][7] ,
    \goreg_bm.dout_i_reg[11] ,
    \data_reg[5][0] ,
    \data_reg[5][7] ,
    \data_reg[5][6] ,
    \data_reg[5][5] ,
    \data_reg[5][4] ,
    \data_reg[3][2] ,
    \data_reg[3][1] ,
    \data_reg[3][0] ,
    wr_en,
    \refresh_reg[6]_inv ,
    update_i_reg_0,
    update_i_reg_1,
    update_i_reg_2,
    update_i_reg_3,
    \guf.guf1.underflow_i_reg ,
    \guf.guf1.underflow_i_reg_0 ,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[8]_0 ,
    \goreg_bm.dout_i_reg[12] ,
    \guf.guf1.underflow_i_reg_1 ,
    \refresh_reg[3] ,
    \data_reg[5][2] ,
    \guf.guf1.underflow_i_reg_2 ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[5] ,
    \goreg_bm.dout_i_reg[9] ,
    \data_reg[6][4] ,
    \data_reg[5][4]_0 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[8]_1 ,
    update_i_reg_4,
    \goreg_bm.dout_i_reg[8]_2 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \data_reg[0][0]_0 ,
    \refresh_reg[1] ,
    \goreg_bm.dout_i_reg[13] ,
    \goreg_bm.dout_i_reg[12]_1 ,
    update_t_reg,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \data_reg[1][5] ,
    update_t_reg_0,
    update_t_reg_1,
    \data_reg[2][4]_0 ,
    \data_reg[2][2] ,
    \data_reg[2][1] ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[3] ,
    \data_reg[5][0]_0 ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[8]_3 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[9]_2 ,
    \goreg_bm.dout_i_reg[9]_3 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \goreg_bm.dout_i_reg[12]_3 ,
    \goreg_bm.dout_i_reg[8]_4 ,
    \goreg_bm.dout_i_reg[10]_0 ,
    \goreg_bm.dout_i_reg[8]_5 ,
    \goreg_bm.dout_i_reg[10]_1 ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \goreg_bm.dout_i_reg[10]_2 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \goreg_bm.dout_i_reg[10]_3 ,
    \goreg_bm.dout_i_reg[9]_4 ,
    \goreg_bm.dout_i_reg[8]_6 ,
    \goreg_bm.dout_i_reg[12]_4 ,
    \goreg_bm.dout_i_reg[9]_5 ,
    \guf.guf1.underflow_i_reg_3 ,
    \goreg_bm.dout_i_reg[9]_6 ,
    \goreg_bm.dout_i_reg[8]_7 ,
    \goreg_bm.dout_i_reg[8]_8 ,
    \goreg_bm.dout_i_reg[10]_4 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[10]_5 ,
    \goreg_bm.dout_i_reg[8]_9 ,
    \goreg_bm.dout_i_reg[10]_6 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \guf.guf1.underflow_i_reg_4 ,
    \cnt_reg[2] ,
    \wr_data_reg[14] ,
    update_i_reg_5,
    clk_peripheral,
    \data_reg[4][0]_0 ,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][0]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[1][6]_0 ,
    \data_reg[1][5]_0 ,
    \data_reg[1][4] ,
    \data_reg[2][0]_0 ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6]_0 ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_1 ,
    \data_reg[0][0]_1 ,
    \data_reg[0][3] ,
    \data_reg[0][0]_2 ,
    \data_reg[0][7]_0 ,
    \data_reg[0][6] ,
    \data_reg[0][5] ,
    \data_reg[0][4] ,
    \data_reg[5][0]_1 ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_1 ,
    \data_reg[3][5] ,
    D,
    \data_reg[3][2]_0 ,
    \data_reg[3][1]_0 ,
    \data_reg[3][0]_0 ,
    underflow,
    dout,
    rtc_0_rd_reg_o,
    Q,
    \data_reg[6][6] ,
    \data_reg[6][0] ,
    \data_reg[5][3] ,
    \data_reg[4][2] ,
    \data_reg[1][3] ,
    \data_reg[4][1] ,
    \data_reg[4][4]_1 ,
    \data_reg[28][0] ,
    \data_reg[6][7] ,
    \data_reg[26][0] ,
    \data_reg[6][6]_0 ,
    \data_reg[0][4]_0 ,
    \data_reg[2][4]_2 ,
    \data_reg[2][0]_1 ,
    \data_reg[1][0]_1 ,
    \data_reg[4][3] ,
    sda_o_i_2,
    \data_reg[6][4]_0 ,
    E,
    \data_reg[62][0] ,
    \data_reg[61][0] ,
    \data_reg[60][0] ,
    \data_reg[59][0] ,
    \data_reg[58][0] ,
    \data_reg[57][0] ,
    \data_reg[56][0] ,
    \data_reg[55][0] ,
    \data_reg[54][0] ,
    \data_reg[53][0] ,
    \data_reg[52][0] ,
    \data_reg[51][0] ,
    \data_reg[50][0] ,
    \data_reg[49][0] ,
    \data_reg[48][0] ,
    \data_reg[47][0] ,
    \data_reg[46][0] ,
    \data_reg[45][0] ,
    \data_reg[44][0] ,
    \data_reg[43][0] ,
    \data_reg[42][0] ,
    \data_reg[41][0] ,
    \data_reg[40][0] ,
    \data_reg[39][0] ,
    \data_reg[38][0] ,
    \data_reg[37][0] ,
    \data_reg[36][0] ,
    \data_reg[35][0] ,
    \data_reg[34][0] ,
    \data_reg[33][0] ,
    \data_reg[32][0] ,
    \data_reg[31][0] ,
    \data_reg[30][0] ,
    \data_reg[29][0] ,
    \data_reg[27][0] ,
    \data_reg[25][0] ,
    \data_reg[24][0] ,
    \data_reg[23][0] ,
    \data_reg[22][0] ,
    \data_reg[21][0] ,
    \data_reg[20][0] ,
    \data_reg[19][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[16][0] ,
    \data_reg[15][0] ,
    \data_reg[14][0] ,
    \data_reg[13][0] ,
    \data_reg[12][0] ,
    \data_reg[11][0] ,
    \data_reg[10][0] ,
    \data_reg[9][0] ,
    \data_reg[8][0] ,
    \data_reg[7][0] ,
    \wr_data_reg[11] );
  output update_i_reg;
  output \data_reg[1][6] ;
  output \data_reg[4][0] ;
  output \data_reg[4][7] ;
  output \data_reg[4][6] ;
  output \data_reg[4][5] ;
  output \data_reg[4][4] ;
  output [0:0]\data_reg[1][0] ;
  output [3:0]\data_reg[1][7] ;
  output \data_reg[2][0] ;
  output \data_reg[2][7] ;
  output \data_reg[2][6] ;
  output \data_reg[2][5] ;
  output \data_reg[2][4] ;
  output [0:0]\data_reg[0][0] ;
  output [3:0]\data_reg[0][7] ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_reg[5][0] ;
  output \data_reg[5][7] ;
  output \data_reg[5][6] ;
  output \data_reg[5][5] ;
  output \data_reg[5][4] ;
  output \data_reg[3][2] ;
  output \data_reg[3][1] ;
  output \data_reg[3][0] ;
  output wr_en;
  output [2:0]\refresh_reg[6]_inv ;
  output update_i_reg_0;
  output update_i_reg_1;
  output update_i_reg_2;
  output update_i_reg_3;
  output \guf.guf1.underflow_i_reg ;
  output \guf.guf1.underflow_i_reg_0 ;
  output \goreg_bm.dout_i_reg[8] ;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output \goreg_bm.dout_i_reg[12] ;
  output \guf.guf1.underflow_i_reg_1 ;
  output [0:0]\refresh_reg[3] ;
  output \data_reg[5][2] ;
  output \guf.guf1.underflow_i_reg_2 ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[5] ;
  output \goreg_bm.dout_i_reg[9] ;
  output [1:0]\data_reg[6][4] ;
  output \data_reg[5][4]_0 ;
  output \goreg_bm.dout_i_reg[10] ;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[8]_1 ;
  output update_i_reg_4;
  output \goreg_bm.dout_i_reg[8]_2 ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \data_reg[0][0]_0 ;
  output \refresh_reg[1] ;
  output \goreg_bm.dout_i_reg[13] ;
  output \goreg_bm.dout_i_reg[12]_1 ;
  output update_t_reg;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \data_reg[1][5] ;
  output update_t_reg_0;
  output update_t_reg_1;
  output \data_reg[2][4]_0 ;
  output \data_reg[2][2] ;
  output \data_reg[2][1] ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[3] ;
  output \data_reg[5][0]_0 ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  output \goreg_bm.dout_i_reg[13]_0 ;
  output \goreg_bm.dout_i_reg[8]_3 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[9]_2 ;
  output \goreg_bm.dout_i_reg[9]_3 ;
  output \goreg_bm.dout_i_reg[11]_1 ;
  output \goreg_bm.dout_i_reg[12]_3 ;
  output \goreg_bm.dout_i_reg[8]_4 ;
  output \goreg_bm.dout_i_reg[10]_0 ;
  output \goreg_bm.dout_i_reg[8]_5 ;
  output \goreg_bm.dout_i_reg[10]_1 ;
  output \goreg_bm.dout_i_reg[11]_2 ;
  output \goreg_bm.dout_i_reg[10]_2 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \goreg_bm.dout_i_reg[13]_1 ;
  output \goreg_bm.dout_i_reg[13]_2 ;
  output \goreg_bm.dout_i_reg[10]_3 ;
  output \goreg_bm.dout_i_reg[9]_4 ;
  output \goreg_bm.dout_i_reg[8]_6 ;
  output \goreg_bm.dout_i_reg[12]_4 ;
  output \goreg_bm.dout_i_reg[9]_5 ;
  output \guf.guf1.underflow_i_reg_3 ;
  output \goreg_bm.dout_i_reg[9]_6 ;
  output \goreg_bm.dout_i_reg[8]_7 ;
  output \goreg_bm.dout_i_reg[8]_8 ;
  output \goreg_bm.dout_i_reg[10]_4 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[10]_5 ;
  output \goreg_bm.dout_i_reg[8]_9 ;
  output \goreg_bm.dout_i_reg[10]_6 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output \guf.guf1.underflow_i_reg_4 ;
  output \cnt_reg[2] ;
  output [14:0]\wr_data_reg[14] ;
  input update_i_reg_5;
  input clk_peripheral;
  input \data_reg[4][0]_0 ;
  input \data_reg[4][7]_0 ;
  input \data_reg[4][6]_0 ;
  input \data_reg[4][5]_0 ;
  input \data_reg[4][4]_0 ;
  input \data_reg[1][0]_0 ;
  input \data_reg[1][7]_0 ;
  input \data_reg[1][6]_0 ;
  input \data_reg[1][5]_0 ;
  input \data_reg[1][4] ;
  input \data_reg[2][0]_0 ;
  input \data_reg[2][7]_0 ;
  input \data_reg[2][6]_0 ;
  input \data_reg[2][5]_0 ;
  input \data_reg[2][4]_1 ;
  input \data_reg[0][0]_1 ;
  input \data_reg[0][3] ;
  input \data_reg[0][0]_2 ;
  input \data_reg[0][7]_0 ;
  input \data_reg[0][6] ;
  input \data_reg[0][5] ;
  input \data_reg[0][4] ;
  input \data_reg[5][0]_1 ;
  input \data_reg[5][7]_0 ;
  input \data_reg[5][6]_0 ;
  input \data_reg[5][5]_0 ;
  input \data_reg[5][4]_1 ;
  input \data_reg[3][5] ;
  input [7:0]D;
  input \data_reg[3][2]_0 ;
  input \data_reg[3][1]_0 ;
  input \data_reg[3][0]_0 ;
  input underflow;
  input [9:0]dout;
  input [5:0]rtc_0_rd_reg_o;
  input [2:0]Q;
  input \data_reg[6][6] ;
  input \data_reg[6][0] ;
  input \data_reg[5][3] ;
  input \data_reg[4][2] ;
  input \data_reg[1][3] ;
  input \data_reg[4][1] ;
  input \data_reg[4][4]_1 ;
  input \data_reg[28][0] ;
  input [2:0]\data_reg[6][7] ;
  input \data_reg[26][0] ;
  input \data_reg[6][6]_0 ;
  input \data_reg[0][4]_0 ;
  input \data_reg[2][4]_2 ;
  input \data_reg[2][0]_1 ;
  input \data_reg[1][0]_1 ;
  input \data_reg[4][3] ;
  input [2:0]sda_o_i_2;
  input [1:0]\data_reg[6][4]_0 ;
  input [0:0]E;
  input [0:0]\data_reg[62][0] ;
  input [0:0]\data_reg[61][0] ;
  input [0:0]\data_reg[60][0] ;
  input [0:0]\data_reg[59][0] ;
  input [0:0]\data_reg[58][0] ;
  input [0:0]\data_reg[57][0] ;
  input [0:0]\data_reg[56][0] ;
  input [0:0]\data_reg[55][0] ;
  input [0:0]\data_reg[54][0] ;
  input [0:0]\data_reg[53][0] ;
  input [0:0]\data_reg[52][0] ;
  input [0:0]\data_reg[51][0] ;
  input [0:0]\data_reg[50][0] ;
  input [0:0]\data_reg[49][0] ;
  input [0:0]\data_reg[48][0] ;
  input [0:0]\data_reg[47][0] ;
  input [0:0]\data_reg[46][0] ;
  input [0:0]\data_reg[45][0] ;
  input [0:0]\data_reg[44][0] ;
  input [0:0]\data_reg[43][0] ;
  input [0:0]\data_reg[42][0] ;
  input [0:0]\data_reg[41][0] ;
  input [0:0]\data_reg[40][0] ;
  input [0:0]\data_reg[39][0] ;
  input [0:0]\data_reg[38][0] ;
  input [0:0]\data_reg[37][0] ;
  input [0:0]\data_reg[36][0] ;
  input [0:0]\data_reg[35][0] ;
  input [0:0]\data_reg[34][0] ;
  input [0:0]\data_reg[33][0] ;
  input [0:0]\data_reg[32][0] ;
  input [0:0]\data_reg[31][0] ;
  input [0:0]\data_reg[30][0] ;
  input [0:0]\data_reg[29][0] ;
  input [0:0]\data_reg[27][0] ;
  input [0:0]\data_reg[25][0] ;
  input [0:0]\data_reg[24][0] ;
  input [0:0]\data_reg[23][0] ;
  input [0:0]\data_reg[22][0] ;
  input [0:0]\data_reg[21][0] ;
  input [0:0]\data_reg[20][0] ;
  input [0:0]\data_reg[19][0] ;
  input [0:0]\data_reg[18][0] ;
  input [0:0]\data_reg[17][0] ;
  input [0:0]\data_reg[16][0] ;
  input [0:0]\data_reg[15][0] ;
  input [0:0]\data_reg[14][0] ;
  input [0:0]\data_reg[13][0] ;
  input [0:0]\data_reg[12][0] ;
  input [0:0]\data_reg[11][0] ;
  input [0:0]\data_reg[10][0] ;
  input [0:0]\data_reg[9][0] ;
  input [0:0]\data_reg[8][0] ;
  input [0:0]\data_reg[7][0] ;
  input [10:0]\wr_data_reg[11] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire clk_peripheral;
  wire \cnt_reg[2] ;
  wire [0:0]\data_reg[0][0] ;
  wire \data_reg[0][0]_0 ;
  wire \data_reg[0][0]_1 ;
  wire \data_reg[0][0]_2 ;
  wire \data_reg[0][3] ;
  wire \data_reg[0][4] ;
  wire \data_reg[0][4]_0 ;
  wire \data_reg[0][5] ;
  wire \data_reg[0][6] ;
  wire [3:0]\data_reg[0][7] ;
  wire \data_reg[0][7]_0 ;
  wire [0:0]\data_reg[10][0] ;
  wire [0:0]\data_reg[11][0] ;
  wire [0:0]\data_reg[12][0] ;
  wire [0:0]\data_reg[13][0] ;
  wire [0:0]\data_reg[14][0] ;
  wire [0:0]\data_reg[15][0] ;
  wire [0:0]\data_reg[16][0] ;
  wire [0:0]\data_reg[17][0] ;
  wire [0:0]\data_reg[18][0] ;
  wire [0:0]\data_reg[19][0] ;
  wire [0:0]\data_reg[1][0] ;
  wire \data_reg[1][0]_0 ;
  wire \data_reg[1][0]_1 ;
  wire \data_reg[1][3] ;
  wire \data_reg[1][4] ;
  wire \data_reg[1][5] ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][6] ;
  wire \data_reg[1][6]_0 ;
  wire [3:0]\data_reg[1][7] ;
  wire \data_reg[1][7]_0 ;
  wire [0:0]\data_reg[20][0] ;
  wire [0:0]\data_reg[21][0] ;
  wire [0:0]\data_reg[22][0] ;
  wire [0:0]\data_reg[23][0] ;
  wire [0:0]\data_reg[24][0] ;
  wire [0:0]\data_reg[25][0] ;
  wire \data_reg[26][0] ;
  wire [0:0]\data_reg[27][0] ;
  wire \data_reg[28][0] ;
  wire [0:0]\data_reg[29][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[2][0]_1 ;
  wire \data_reg[2][1] ;
  wire \data_reg[2][2] ;
  wire \data_reg[2][4] ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][4]_2 ;
  wire \data_reg[2][5] ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][6] ;
  wire \data_reg[2][6]_0 ;
  wire \data_reg[2][7] ;
  wire \data_reg[2][7]_0 ;
  wire [0:0]\data_reg[30][0] ;
  wire [0:0]\data_reg[31][0] ;
  wire [0:0]\data_reg[32][0] ;
  wire [0:0]\data_reg[33][0] ;
  wire [0:0]\data_reg[34][0] ;
  wire [0:0]\data_reg[35][0] ;
  wire [0:0]\data_reg[36][0] ;
  wire [0:0]\data_reg[37][0] ;
  wire [0:0]\data_reg[38][0] ;
  wire [0:0]\data_reg[39][0] ;
  wire \data_reg[3][0] ;
  wire \data_reg[3][0]_0 ;
  wire \data_reg[3][1] ;
  wire \data_reg[3][1]_0 ;
  wire \data_reg[3][2] ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[3][5] ;
  wire [0:0]\data_reg[40][0] ;
  wire [0:0]\data_reg[41][0] ;
  wire [0:0]\data_reg[42][0] ;
  wire [0:0]\data_reg[43][0] ;
  wire [0:0]\data_reg[44][0] ;
  wire [0:0]\data_reg[45][0] ;
  wire [0:0]\data_reg[46][0] ;
  wire [0:0]\data_reg[47][0] ;
  wire [0:0]\data_reg[48][0] ;
  wire [0:0]\data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[4][1] ;
  wire \data_reg[4][2] ;
  wire \data_reg[4][3] ;
  wire \data_reg[4][4] ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][4]_1 ;
  wire \data_reg[4][5] ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][6] ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][7] ;
  wire \data_reg[4][7]_0 ;
  wire [0:0]\data_reg[50][0] ;
  wire [0:0]\data_reg[51][0] ;
  wire [0:0]\data_reg[52][0] ;
  wire [0:0]\data_reg[53][0] ;
  wire [0:0]\data_reg[54][0] ;
  wire [0:0]\data_reg[55][0] ;
  wire [0:0]\data_reg[56][0] ;
  wire [0:0]\data_reg[57][0] ;
  wire [0:0]\data_reg[58][0] ;
  wire [0:0]\data_reg[59][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][0]_0 ;
  wire \data_reg[5][0]_1 ;
  wire \data_reg[5][2] ;
  wire \data_reg[5][3] ;
  wire \data_reg[5][4] ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][4]_1 ;
  wire \data_reg[5][5] ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][6] ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][7] ;
  wire \data_reg[5][7]_0 ;
  wire [0:0]\data_reg[60][0] ;
  wire [0:0]\data_reg[61][0] ;
  wire [0:0]\data_reg[62][0] ;
  wire \data_reg[6][0] ;
  wire [1:0]\data_reg[6][4] ;
  wire [1:0]\data_reg[6][4]_0 ;
  wire \data_reg[6][6] ;
  wire \data_reg[6][6]_0 ;
  wire [2:0]\data_reg[6][7] ;
  wire [0:0]\data_reg[7][0] ;
  wire [0:0]\data_reg[8][0] ;
  wire [0:0]\data_reg[9][0] ;
  wire [9:0]dout;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[10]_0 ;
  wire \goreg_bm.dout_i_reg[10]_1 ;
  wire \goreg_bm.dout_i_reg[10]_2 ;
  wire \goreg_bm.dout_i_reg[10]_3 ;
  wire \goreg_bm.dout_i_reg[10]_4 ;
  wire \goreg_bm.dout_i_reg[10]_5 ;
  wire \goreg_bm.dout_i_reg[10]_6 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[11]_1 ;
  wire \goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire \goreg_bm.dout_i_reg[12]_3 ;
  wire \goreg_bm.dout_i_reg[12]_4 ;
  wire \goreg_bm.dout_i_reg[13] ;
  wire \goreg_bm.dout_i_reg[13]_0 ;
  wire \goreg_bm.dout_i_reg[13]_1 ;
  wire \goreg_bm.dout_i_reg[13]_2 ;
  wire \goreg_bm.dout_i_reg[3] ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[8]_1 ;
  wire \goreg_bm.dout_i_reg[8]_2 ;
  wire \goreg_bm.dout_i_reg[8]_3 ;
  wire \goreg_bm.dout_i_reg[8]_4 ;
  wire \goreg_bm.dout_i_reg[8]_5 ;
  wire \goreg_bm.dout_i_reg[8]_6 ;
  wire \goreg_bm.dout_i_reg[8]_7 ;
  wire \goreg_bm.dout_i_reg[8]_8 ;
  wire \goreg_bm.dout_i_reg[8]_9 ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \goreg_bm.dout_i_reg[9]_2 ;
  wire \goreg_bm.dout_i_reg[9]_3 ;
  wire \goreg_bm.dout_i_reg[9]_4 ;
  wire \goreg_bm.dout_i_reg[9]_5 ;
  wire \goreg_bm.dout_i_reg[9]_6 ;
  wire \guf.guf1.underflow_i_reg ;
  wire \guf.guf1.underflow_i_reg_0 ;
  wire \guf.guf1.underflow_i_reg_1 ;
  wire \guf.guf1.underflow_i_reg_2 ;
  wire \guf.guf1.underflow_i_reg_3 ;
  wire \guf.guf1.underflow_i_reg_4 ;
  wire \refresh_reg[1] ;
  wire [0:0]\refresh_reg[3] ;
  wire [2:0]\refresh_reg[6]_inv ;
  wire [5:0]rtc_0_rd_reg_o;
  wire [2:0]sda_o_i_2;
  wire underflow;
  wire update_i_reg;
  wire update_i_reg_0;
  wire update_i_reg_1;
  wire update_i_reg_2;
  wire update_i_reg_3;
  wire update_i_reg_4;
  wire update_i_reg_5;
  wire update_t_reg;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire [10:0]\wr_data_reg[11] ;
  wire [14:0]\wr_data_reg[14] ;
  wire wr_en;

  zxnexys_zxrtc_0_0_registers inst
       (.D(D),
        .E(E),
        .Q(\refresh_reg[6]_inv [1:0]),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[2] (\cnt_reg[2] ),
        .\data_reg[0][0]_0 (\data_reg[0][0] ),
        .\data_reg[0][0]_1 (\data_reg[0][0]_0 ),
        .\data_reg[0][0]_2 (\data_reg[0][0]_1 ),
        .\data_reg[0][0]_3 (\data_reg[0][0]_2 ),
        .\data_reg[0][3]_0 (\data_reg[0][3] ),
        .\data_reg[0][4]_0 (\data_reg[0][4] ),
        .\data_reg[0][4]_1 (\data_reg[0][4]_0 ),
        .\data_reg[0][5]_0 (\data_reg[0][5] ),
        .\data_reg[0][6]_0 (\data_reg[0][6] ),
        .\data_reg[0][7]_0 (\data_reg[0][7] ),
        .\data_reg[0][7]_1 (\data_reg[0][7]_0 ),
        .\data_reg[10][0]_0 (\data_reg[10][0] ),
        .\data_reg[11][0]_0 (\data_reg[11][0] ),
        .\data_reg[12][0]_0 (\data_reg[12][0] ),
        .\data_reg[13][0]_0 (\data_reg[13][0] ),
        .\data_reg[14][0]_0 (\data_reg[14][0] ),
        .\data_reg[15][0]_0 (\data_reg[15][0] ),
        .\data_reg[16][0]_0 (\data_reg[16][0] ),
        .\data_reg[17][0]_0 (\data_reg[17][0] ),
        .\data_reg[18][0]_0 (\data_reg[18][0] ),
        .\data_reg[19][0]_0 (\data_reg[19][0] ),
        .\data_reg[1][0]_0 (\data_reg[1][0] ),
        .\data_reg[1][0]_1 (\data_reg[1][0]_0 ),
        .\data_reg[1][0]_2 (\data_reg[1][0]_1 ),
        .\data_reg[1][3]_0 (\data_reg[1][3] ),
        .\data_reg[1][4]_0 (\data_reg[1][4] ),
        .\data_reg[1][5]_0 (\data_reg[1][5] ),
        .\data_reg[1][5]_1 (\data_reg[1][5]_0 ),
        .\data_reg[1][6]_0 (\data_reg[1][6] ),
        .\data_reg[1][6]_1 (\data_reg[1][6]_0 ),
        .\data_reg[1][7]_0 (\data_reg[1][7] ),
        .\data_reg[1][7]_1 (\data_reg[1][7]_0 ),
        .\data_reg[20][0]_0 (\data_reg[20][0] ),
        .\data_reg[21][0]_0 (\data_reg[21][0] ),
        .\data_reg[22][0]_0 (\data_reg[22][0] ),
        .\data_reg[23][0]_0 (\data_reg[23][0] ),
        .\data_reg[24][0]_0 (\data_reg[24][0] ),
        .\data_reg[25][0]_0 (\data_reg[25][0] ),
        .\data_reg[26][0]_0 (\data_reg[26][0] ),
        .\data_reg[27][0]_0 (\data_reg[27][0] ),
        .\data_reg[28][0]_0 (\data_reg[28][0] ),
        .\data_reg[29][0]_0 (\data_reg[29][0] ),
        .\data_reg[2][0]_0 (\data_reg[2][0] ),
        .\data_reg[2][0]_1 (\data_reg[2][0]_0 ),
        .\data_reg[2][0]_2 (\data_reg[2][0]_1 ),
        .\data_reg[2][1]_0 (\data_reg[2][1] ),
        .\data_reg[2][2]_0 (\data_reg[2][2] ),
        .\data_reg[2][4]_0 (\data_reg[2][4] ),
        .\data_reg[2][4]_1 (\data_reg[2][4]_0 ),
        .\data_reg[2][4]_2 (\data_reg[2][4]_1 ),
        .\data_reg[2][4]_3 (\data_reg[2][4]_2 ),
        .\data_reg[2][5]_0 (\data_reg[2][5] ),
        .\data_reg[2][5]_1 (\data_reg[2][5]_0 ),
        .\data_reg[2][6]_0 (\data_reg[2][6] ),
        .\data_reg[2][6]_1 (\data_reg[2][6]_0 ),
        .\data_reg[2][7]_0 (\data_reg[2][7] ),
        .\data_reg[2][7]_1 (\data_reg[2][7]_0 ),
        .\data_reg[30][0]_0 (\data_reg[30][0] ),
        .\data_reg[31][0]_0 (\data_reg[31][0] ),
        .\data_reg[32][0]_0 (\data_reg[32][0] ),
        .\data_reg[33][0]_0 (\data_reg[33][0] ),
        .\data_reg[34][0]_0 (\data_reg[34][0] ),
        .\data_reg[35][0]_0 (\data_reg[35][0] ),
        .\data_reg[36][0]_0 (\data_reg[36][0] ),
        .\data_reg[37][0]_0 (\data_reg[37][0] ),
        .\data_reg[38][0]_0 (\data_reg[38][0] ),
        .\data_reg[39][0]_0 (\data_reg[39][0] ),
        .\data_reg[3][0]_0 (\data_reg[3][0] ),
        .\data_reg[3][0]_1 (\data_reg[3][0]_0 ),
        .\data_reg[3][1]_0 (\data_reg[3][1] ),
        .\data_reg[3][1]_1 (\data_reg[3][1]_0 ),
        .\data_reg[3][2]_0 (\data_reg[3][2] ),
        .\data_reg[3][2]_1 (\data_reg[3][2]_0 ),
        .\data_reg[3][5]_0 (\data_reg[3][5] ),
        .\data_reg[40][0]_0 (\data_reg[40][0] ),
        .\data_reg[41][0]_0 (\data_reg[41][0] ),
        .\data_reg[42][0]_0 (\data_reg[42][0] ),
        .\data_reg[43][0]_0 (\data_reg[43][0] ),
        .\data_reg[44][0]_0 (\data_reg[44][0] ),
        .\data_reg[45][0]_0 (\data_reg[45][0] ),
        .\data_reg[46][0]_0 (\data_reg[46][0] ),
        .\data_reg[47][0]_0 (\data_reg[47][0] ),
        .\data_reg[48][0]_0 (\data_reg[48][0] ),
        .\data_reg[49][0]_0 (\data_reg[49][0] ),
        .\data_reg[4][0]_0 (\data_reg[4][0] ),
        .\data_reg[4][0]_1 (\data_reg[4][0]_0 ),
        .\data_reg[4][1]_0 (\data_reg[4][1] ),
        .\data_reg[4][2]_0 (\data_reg[4][2] ),
        .\data_reg[4][3]_0 (\data_reg[4][3] ),
        .\data_reg[4][4]_0 (\data_reg[4][4] ),
        .\data_reg[4][4]_1 (\data_reg[4][4]_0 ),
        .\data_reg[4][4]_2 (\data_reg[4][4]_1 ),
        .\data_reg[4][5]_0 (\data_reg[4][5] ),
        .\data_reg[4][5]_1 (\data_reg[4][5]_0 ),
        .\data_reg[4][6]_0 (\data_reg[4][6] ),
        .\data_reg[4][6]_1 (\data_reg[4][6]_0 ),
        .\data_reg[4][7]_0 (\data_reg[4][7] ),
        .\data_reg[4][7]_1 (\data_reg[4][7]_0 ),
        .\data_reg[50][0]_0 (\data_reg[50][0] ),
        .\data_reg[51][0]_0 (\data_reg[51][0] ),
        .\data_reg[52][0]_0 (\data_reg[52][0] ),
        .\data_reg[53][0]_0 (\data_reg[53][0] ),
        .\data_reg[54][0]_0 (\data_reg[54][0] ),
        .\data_reg[55][0]_0 (\data_reg[55][0] ),
        .\data_reg[56][0]_0 (\data_reg[56][0] ),
        .\data_reg[57][0]_0 (\data_reg[57][0] ),
        .\data_reg[58][0]_0 (\data_reg[58][0] ),
        .\data_reg[59][0]_0 (\data_reg[59][0] ),
        .\data_reg[5][0]_0 (\data_reg[5][0] ),
        .\data_reg[5][0]_1 (\data_reg[5][0]_0 ),
        .\data_reg[5][0]_2 (\data_reg[5][0]_1 ),
        .\data_reg[5][2]_0 (\data_reg[5][2] ),
        .\data_reg[5][3]_0 (\data_reg[5][3] ),
        .\data_reg[5][4]_0 (\data_reg[5][4] ),
        .\data_reg[5][4]_1 (\data_reg[5][4]_0 ),
        .\data_reg[5][4]_2 (\data_reg[5][4]_1 ),
        .\data_reg[5][5]_0 (\data_reg[5][5] ),
        .\data_reg[5][5]_1 (\data_reg[5][5]_0 ),
        .\data_reg[5][6]_0 (\data_reg[5][6] ),
        .\data_reg[5][6]_1 (\data_reg[5][6]_0 ),
        .\data_reg[5][7]_0 (\data_reg[5][7] ),
        .\data_reg[5][7]_1 (\data_reg[5][7]_0 ),
        .\data_reg[60][0]_0 (\data_reg[60][0] ),
        .\data_reg[61][0]_0 (\data_reg[61][0] ),
        .\data_reg[62][0]_0 (\data_reg[62][0] ),
        .\data_reg[6][0]_0 (\data_reg[6][0] ),
        .\data_reg[6][4]_0 (\data_reg[6][4] ),
        .\data_reg[6][4]_1 (\data_reg[6][4]_0 ),
        .\data_reg[6][6]_0 (\data_reg[6][6] ),
        .\data_reg[6][6]_1 (\data_reg[6][6]_0 ),
        .\data_reg[6][7]_0 (\data_reg[6][7] ),
        .\data_reg[7][0]_0 (\data_reg[7][0] ),
        .\data_reg[8][0]_0 (\data_reg[8][0] ),
        .\data_reg[9][0]_0 (\data_reg[9][0] ),
        .dout(dout),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[10]_0 (\goreg_bm.dout_i_reg[10]_0 ),
        .\goreg_bm.dout_i_reg[10]_1 (\goreg_bm.dout_i_reg[10]_1 ),
        .\goreg_bm.dout_i_reg[10]_2 (\goreg_bm.dout_i_reg[10]_2 ),
        .\goreg_bm.dout_i_reg[10]_3 (\goreg_bm.dout_i_reg[10]_3 ),
        .\goreg_bm.dout_i_reg[10]_4 (\goreg_bm.dout_i_reg[10]_4 ),
        .\goreg_bm.dout_i_reg[10]_5 (\goreg_bm.dout_i_reg[10]_5 ),
        .\goreg_bm.dout_i_reg[10]_6 (\goreg_bm.dout_i_reg[10]_6 ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\goreg_bm.dout_i_reg[11]_1 ),
        .\goreg_bm.dout_i_reg[11]_2 (\goreg_bm.dout_i_reg[11]_2 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11]_3 ),
        .\goreg_bm.dout_i_reg[11]_4 (\goreg_bm.dout_i_reg[11]_4 ),
        .\goreg_bm.dout_i_reg[11]_5 (\goreg_bm.dout_i_reg[11]_5 ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\goreg_bm.dout_i_reg[12]_1 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_2 ),
        .\goreg_bm.dout_i_reg[12]_3 (\goreg_bm.dout_i_reg[12]_3 ),
        .\goreg_bm.dout_i_reg[12]_4 (\goreg_bm.dout_i_reg[12]_4 ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .\goreg_bm.dout_i_reg[13]_0 (\goreg_bm.dout_i_reg[13]_0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\goreg_bm.dout_i_reg[13]_1 ),
        .\goreg_bm.dout_i_reg[13]_2 (\goreg_bm.dout_i_reg[13]_2 ),
        .\goreg_bm.dout_i_reg[3] (\goreg_bm.dout_i_reg[3] ),
        .\goreg_bm.dout_i_reg[4] (\goreg_bm.dout_i_reg[4] ),
        .\goreg_bm.dout_i_reg[4]_0 (\goreg_bm.dout_i_reg[4]_0 ),
        .\goreg_bm.dout_i_reg[5] (\goreg_bm.dout_i_reg[5] ),
        .\goreg_bm.dout_i_reg[5]_0 (\goreg_bm.dout_i_reg[5]_0 ),
        .\goreg_bm.dout_i_reg[5]_1 (\goreg_bm.dout_i_reg[5]_1 ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[8]_0 (\goreg_bm.dout_i_reg[8]_0 ),
        .\goreg_bm.dout_i_reg[8]_1 (\goreg_bm.dout_i_reg[8]_1 ),
        .\goreg_bm.dout_i_reg[8]_2 (\goreg_bm.dout_i_reg[8]_2 ),
        .\goreg_bm.dout_i_reg[8]_3 (\goreg_bm.dout_i_reg[8]_3 ),
        .\goreg_bm.dout_i_reg[8]_4 (\goreg_bm.dout_i_reg[8]_4 ),
        .\goreg_bm.dout_i_reg[8]_5 (\goreg_bm.dout_i_reg[8]_5 ),
        .\goreg_bm.dout_i_reg[8]_6 (\goreg_bm.dout_i_reg[8]_6 ),
        .\goreg_bm.dout_i_reg[8]_7 (\goreg_bm.dout_i_reg[8]_7 ),
        .\goreg_bm.dout_i_reg[8]_8 (\goreg_bm.dout_i_reg[8]_8 ),
        .\goreg_bm.dout_i_reg[8]_9 (\goreg_bm.dout_i_reg[8]_9 ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (\goreg_bm.dout_i_reg[9]_0 ),
        .\goreg_bm.dout_i_reg[9]_1 (\goreg_bm.dout_i_reg[9]_1 ),
        .\goreg_bm.dout_i_reg[9]_2 (\goreg_bm.dout_i_reg[9]_2 ),
        .\goreg_bm.dout_i_reg[9]_3 (\goreg_bm.dout_i_reg[9]_3 ),
        .\goreg_bm.dout_i_reg[9]_4 (\goreg_bm.dout_i_reg[9]_4 ),
        .\goreg_bm.dout_i_reg[9]_5 (\goreg_bm.dout_i_reg[9]_5 ),
        .\goreg_bm.dout_i_reg[9]_6 (\goreg_bm.dout_i_reg[9]_6 ),
        .\guf.guf1.underflow_i_reg (\guf.guf1.underflow_i_reg ),
        .\guf.guf1.underflow_i_reg_0 (\guf.guf1.underflow_i_reg_0 ),
        .\guf.guf1.underflow_i_reg_1 (\guf.guf1.underflow_i_reg_1 ),
        .\guf.guf1.underflow_i_reg_2 (\guf.guf1.underflow_i_reg_2 ),
        .\guf.guf1.underflow_i_reg_3 (\guf.guf1.underflow_i_reg_3 ),
        .\guf.guf1.underflow_i_reg_4 (\guf.guf1.underflow_i_reg_4 ),
        .\refresh_reg[1]_0 (\refresh_reg[1] ),
        .\refresh_reg[3]_0 (\refresh_reg[3] ),
        .\refresh_reg[6]_inv_0 (\refresh_reg[6]_inv [2]),
        .rtc_0_rd_reg_o(rtc_0_rd_reg_o),
        .sda_o_i_2(sda_o_i_2),
        .underflow(underflow),
        .update_i_reg_0(update_i_reg),
        .update_i_reg_1(update_i_reg_0),
        .update_i_reg_2(update_i_reg_1),
        .update_i_reg_3(update_i_reg_2),
        .update_i_reg_4(update_i_reg_3),
        .update_i_reg_5(update_i_reg_4),
        .update_i_reg_6(update_i_reg_5),
        .update_t_reg(update_t_reg),
        .update_t_reg_0(update_t_reg_0),
        .update_t_reg_1(update_t_reg_1),
        .\wr_data_reg[11]_0 (\wr_data_reg[11] ),
        .\wr_data_reg[13]_0 (Q),
        .\wr_data_reg[14]_0 (\wr_data_reg[14] ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "rtcc_rtc_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_rtc_0_0
   (D,
    scl_reg,
    i2c_rw_reg,
    update_t_reg,
    sda_o,
    rtc_0_rd_reg_o,
    Q,
    ack_reg,
    \bcnt_reg[0] ,
    \wr_reg_o_reg[3] ,
    update_t_reg_0,
    \data_o_reg[0] ,
    \data_o_reg[7] ,
    \wr_reg_o_reg[4] ,
    \wr_reg_o_reg[4]_0 ,
    \wr_reg_o_reg[5] ,
    \wr_reg_o_reg[5]_0 ,
    \wr_reg_o_reg[4]_1 ,
    \goreg_bm.dout_i_reg[13] ,
    \wr_reg_o_reg[5]_1 ,
    \wr_reg_o_reg[1] ,
    \wr_reg_o_reg[5]_2 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \wr_reg_o_reg[3]_0 ,
    \wr_reg_o_reg[4]_2 ,
    \goreg_bm.dout_i_reg[12] ,
    update_t_reg_1,
    update_t_reg_2,
    \wr_reg_o_reg[4]_3 ,
    \wr_reg_o_reg[3]_1 ,
    \guf.guf1.underflow_i_reg ,
    \wr_reg_o_reg[5]_3 ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[10] ,
    \wr_reg_o_reg[5]_4 ,
    \wr_reg_o_reg[0] ,
    \wr_reg_o_reg[3]_2 ,
    update_i_reg,
    \wr_reg_o_reg[3]_3 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \wr_reg_o_reg[5]_5 ,
    \wr_reg_o_reg[5]_6 ,
    \wr_reg_o_reg[5]_7 ,
    \goreg_bm.dout_i_reg[8] ,
    \wr_reg_o_reg[4]_4 ,
    \wr_reg_o_reg[3]_4 ,
    \wr_reg_o_reg[3]_5 ,
    \goreg_bm.dout_i_reg[13]_3 ,
    \wr_reg_o_reg[5]_8 ,
    \wr_reg_o_reg[4]_5 ,
    \goreg_bm.dout_i_reg[13]_4 ,
    \wr_reg_o_reg[3]_6 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[12]_1 ,
    \goreg_bm.dout_i_reg[9] ,
    \wr_reg_o_reg[4]_6 ,
    \wr_reg_o_reg[5]_9 ,
    \wr_reg_o_reg[4]_7 ,
    \wr_reg_o_reg[1]_0 ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \data_o_reg[7]_0 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \wr_reg_o_reg[5]_10 ,
    \wr_reg_o_reg[0]_0 ,
    E,
    \wr_reg_o_reg[3]_7 ,
    \wr_reg_o_reg[5]_11 ,
    \data_o_reg[4] ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \wr_reg_o_reg[5]_12 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \wr_reg_o_reg[3]_8 ,
    \wr_reg_o_reg[4]_8 ,
    \wr_reg_o_reg[4]_9 ,
    \wr_reg_o_reg[4]_10 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \wr_reg_o_reg[4]_11 ,
    \data_o_reg[3] ,
    \wr_reg_o_reg[2] ,
    \data_o_reg[4]_0 ,
    \data_o_reg[0]_0 ,
    \data_o_reg[0]_1 ,
    \data_o_reg[0]_2 ,
    \data_o_reg[3]_0 ,
    \wr_reg_o_reg[2]_0 ,
    \data_o_reg[0]_3 ,
    \goreg_bm.dout_i_reg[0] ,
    \goreg_bm.dout_i_reg[1] ,
    \goreg_bm.dout_i_reg[2] ,
    \cnt_reg[2] ,
    \bcnt_reg[1] ,
    old_scl_reg,
    \cnt_reg[1] ,
    \bcnt_reg[1]_0 ,
    ack14_out,
    \bcnt_reg[0]_0 ,
    \cnt_reg[0] ,
    \wr_reg_o_reg[2]_1 ,
    \sda_sr_reg[1] ,
    \scl_sr_reg[1] ,
    clk_peripheral,
    sda_reg,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_3,
    reset,
    sda_o_reg,
    \wr_data_reg[11] ,
    dout,
    \wr_data_reg[8] ,
    \wr_data_reg[11]_0 ,
    \data_reg[4][0] ,
    \data_reg[4][0]_0 ,
    underflow,
    \data_reg[20][0] ,
    \data_reg[62][0] ,
    \data_reg[62][0]_0 ,
    \data_reg[61][0] ,
    \data_reg[16][0] ,
    \data_reg[40][0] ,
    \data_reg[49][0] ,
    \data_reg[45][0] ,
    \data_reg[58][0] ,
    \data_reg[27][0] ,
    \data_reg[53][0] ,
    \data_reg[30][0] ,
    \data_reg[35][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[34][0] ,
    \data_reg[46][0] ,
    \data_reg[39][0] ,
    \data_reg[59][0] ,
    \data_reg[47][0] ,
    \data_reg[37][0] ,
    \data_reg[35][0]_0 ,
    \data_reg[8][0] ,
    \data_reg[19][0] ,
    \data_reg[19][0]_0 ,
    \data_reg[14][0] ,
    \data_reg[22][0] ,
    \data_reg[11][0] ,
    \data_reg[14][0]_0 ,
    \data_reg[47][0]_0 ,
    \data_reg[21][0] ,
    \data_reg[32][0] ,
    \data_reg[38][0] ,
    \data_reg[33][0] ,
    \data_reg[13][0] ,
    \data_reg[42][0] ,
    \data_reg[45][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[50][0] ,
    \data_reg[3][5] ,
    \data_reg[9][0] ,
    \data_reg[52][0] ,
    \data_reg[43][0] ,
    \data_reg[36][0] ,
    \data_reg[36][0]_0 ,
    \data_reg[12][0] ,
    \data_reg[3][5]_0 ,
    \data_reg[63][0] ,
    \data_reg[6][4] ,
    \data_reg[0][0] ,
    \data_reg[15][0] ,
    \data_reg[5][4] ,
    \data_reg[5][0] ,
    \data_reg[1][0] ,
    \data_reg[0][0]_0 ,
    \data_reg[0][3] ,
    \data_reg[2][0] ,
    \data_reg[2][0]_0 ,
    sda_o_reg_0,
    sda_i,
    scl_i);
  output [1:0]D;
  output scl_reg;
  output i2c_rw_reg;
  output update_t_reg;
  output sda_o;
  output [5:0]rtc_0_rd_reg_o;
  output [2:0]Q;
  output ack_reg;
  output \bcnt_reg[0] ;
  output [10:0]\wr_reg_o_reg[3] ;
  output update_t_reg_0;
  output \data_o_reg[0] ;
  output [4:0]\data_o_reg[7] ;
  output [0:0]\wr_reg_o_reg[4] ;
  output [0:0]\wr_reg_o_reg[4]_0 ;
  output [0:0]\wr_reg_o_reg[5] ;
  output [0:0]\wr_reg_o_reg[5]_0 ;
  output [0:0]\wr_reg_o_reg[4]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output [0:0]\wr_reg_o_reg[5]_1 ;
  output [0:0]\wr_reg_o_reg[1] ;
  output [0:0]\wr_reg_o_reg[5]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  output [0:0]\wr_reg_o_reg[3]_0 ;
  output [0:0]\wr_reg_o_reg[4]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]update_t_reg_1;
  output [0:0]update_t_reg_2;
  output [0:0]\wr_reg_o_reg[4]_3 ;
  output [0:0]\wr_reg_o_reg[3]_1 ;
  output [0:0]\guf.guf1.underflow_i_reg ;
  output [0:0]\wr_reg_o_reg[5]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[11] ;
  output [0:0]\goreg_bm.dout_i_reg[10] ;
  output [0:0]\wr_reg_o_reg[5]_4 ;
  output [0:0]\wr_reg_o_reg[0] ;
  output [0:0]\wr_reg_o_reg[3]_2 ;
  output [0:0]update_i_reg;
  output [0:0]\wr_reg_o_reg[3]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  output [0:0]\wr_reg_o_reg[5]_5 ;
  output \wr_reg_o_reg[5]_6 ;
  output [0:0]\wr_reg_o_reg[5]_7 ;
  output [0:0]\goreg_bm.dout_i_reg[8] ;
  output [0:0]\wr_reg_o_reg[4]_4 ;
  output [0:0]\wr_reg_o_reg[3]_4 ;
  output [0:0]\wr_reg_o_reg[3]_5 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  output [0:0]\wr_reg_o_reg[5]_8 ;
  output [0:0]\wr_reg_o_reg[4]_5 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  output [0:0]\wr_reg_o_reg[3]_6 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[9] ;
  output [0:0]\wr_reg_o_reg[4]_6 ;
  output [0:0]\wr_reg_o_reg[5]_9 ;
  output [0:0]\wr_reg_o_reg[4]_7 ;
  output \wr_reg_o_reg[1]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  output [7:0]\data_o_reg[7]_0 ;
  output \goreg_bm.dout_i_reg[6] ;
  output [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  output [0:0]\wr_reg_o_reg[5]_10 ;
  output [0:0]\wr_reg_o_reg[0]_0 ;
  output [0:0]E;
  output [0:0]\wr_reg_o_reg[3]_7 ;
  output \wr_reg_o_reg[5]_11 ;
  output [1:0]\data_o_reg[4] ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \wr_reg_o_reg[5]_12 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output [0:0]\wr_reg_o_reg[3]_8 ;
  output [0:0]\wr_reg_o_reg[4]_8 ;
  output [0:0]\wr_reg_o_reg[4]_9 ;
  output \wr_reg_o_reg[4]_10 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \wr_reg_o_reg[4]_11 ;
  output \data_o_reg[3] ;
  output \wr_reg_o_reg[2] ;
  output \data_o_reg[4]_0 ;
  output \data_o_reg[0]_0 ;
  output \data_o_reg[0]_1 ;
  output \data_o_reg[0]_2 ;
  output \data_o_reg[3]_0 ;
  output \wr_reg_o_reg[2]_0 ;
  output \data_o_reg[0]_3 ;
  output \goreg_bm.dout_i_reg[0] ;
  output \goreg_bm.dout_i_reg[1] ;
  output \goreg_bm.dout_i_reg[2] ;
  output [2:0]\cnt_reg[2] ;
  output \bcnt_reg[1] ;
  output old_scl_reg;
  output \cnt_reg[1] ;
  output \bcnt_reg[1]_0 ;
  output ack14_out;
  output \bcnt_reg[0]_0 ;
  output \cnt_reg[0] ;
  output \wr_reg_o_reg[2]_1 ;
  output [1:0]\sda_sr_reg[1] ;
  output [1:0]\scl_sr_reg[1] ;
  input clk_peripheral;
  input sda_reg;
  input scl_reg_0;
  input i2c_rw_reg_0;
  input update_t_reg_3;
  input reset;
  input sda_o_reg;
  input \wr_data_reg[11] ;
  input [13:0]dout;
  input [2:0]\wr_data_reg[8] ;
  input [0:0]\wr_data_reg[11]_0 ;
  input \data_reg[4][0] ;
  input \data_reg[4][0]_0 ;
  input underflow;
  input \data_reg[20][0] ;
  input \data_reg[62][0] ;
  input \data_reg[62][0]_0 ;
  input \data_reg[61][0] ;
  input \data_reg[16][0] ;
  input \data_reg[40][0] ;
  input \data_reg[49][0] ;
  input \data_reg[45][0] ;
  input \data_reg[58][0] ;
  input \data_reg[27][0] ;
  input \data_reg[53][0] ;
  input \data_reg[30][0] ;
  input \data_reg[35][0] ;
  input \data_reg[18][0] ;
  input \data_reg[17][0] ;
  input \data_reg[34][0] ;
  input \data_reg[46][0] ;
  input \data_reg[39][0] ;
  input \data_reg[59][0] ;
  input \data_reg[47][0] ;
  input \data_reg[37][0] ;
  input \data_reg[35][0]_0 ;
  input \data_reg[8][0] ;
  input \data_reg[19][0] ;
  input \data_reg[19][0]_0 ;
  input \data_reg[14][0] ;
  input \data_reg[22][0] ;
  input \data_reg[11][0] ;
  input \data_reg[14][0]_0 ;
  input \data_reg[47][0]_0 ;
  input \data_reg[21][0] ;
  input \data_reg[32][0] ;
  input \data_reg[38][0] ;
  input \data_reg[33][0] ;
  input \data_reg[13][0] ;
  input \data_reg[42][0] ;
  input \data_reg[45][0]_0 ;
  input \data_reg[33][0]_0 ;
  input \data_reg[50][0] ;
  input \data_reg[3][5] ;
  input \data_reg[9][0] ;
  input \data_reg[52][0] ;
  input \data_reg[43][0] ;
  input \data_reg[36][0] ;
  input \data_reg[36][0]_0 ;
  input \data_reg[12][0] ;
  input \data_reg[3][5]_0 ;
  input \data_reg[63][0] ;
  input [1:0]\data_reg[6][4] ;
  input \data_reg[0][0] ;
  input \data_reg[15][0] ;
  input \data_reg[5][4] ;
  input \data_reg[5][0] ;
  input [0:0]\data_reg[1][0] ;
  input [0:0]\data_reg[0][0]_0 ;
  input \data_reg[0][3] ;
  input \data_reg[2][0] ;
  input \data_reg[2][0]_0 ;
  input sda_o_reg_0;
  input sda_i;
  input scl_i;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ack14_out;
  wire ack_reg;
  wire \bcnt_reg[0] ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[1] ;
  wire \bcnt_reg[1]_0 ;
  wire clk_peripheral;
  wire \cnt_reg[0] ;
  wire \cnt_reg[1] ;
  wire [2:0]\cnt_reg[2] ;
  wire \data_o_reg[0] ;
  wire \data_o_reg[0]_0 ;
  wire \data_o_reg[0]_1 ;
  wire \data_o_reg[0]_2 ;
  wire \data_o_reg[0]_3 ;
  wire \data_o_reg[3] ;
  wire \data_o_reg[3]_0 ;
  wire [1:0]\data_o_reg[4] ;
  wire \data_o_reg[4]_0 ;
  wire [4:0]\data_o_reg[7] ;
  wire [7:0]\data_o_reg[7]_0 ;
  wire \data_reg[0][0] ;
  wire [0:0]\data_reg[0][0]_0 ;
  wire \data_reg[0][3] ;
  wire \data_reg[11][0] ;
  wire \data_reg[12][0] ;
  wire \data_reg[13][0] ;
  wire \data_reg[14][0] ;
  wire \data_reg[14][0]_0 ;
  wire \data_reg[15][0] ;
  wire \data_reg[16][0] ;
  wire \data_reg[17][0] ;
  wire \data_reg[18][0] ;
  wire \data_reg[19][0] ;
  wire \data_reg[19][0]_0 ;
  wire [0:0]\data_reg[1][0] ;
  wire \data_reg[20][0] ;
  wire \data_reg[21][0] ;
  wire \data_reg[22][0] ;
  wire \data_reg[27][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[30][0] ;
  wire \data_reg[32][0] ;
  wire \data_reg[33][0] ;
  wire \data_reg[33][0]_0 ;
  wire \data_reg[34][0] ;
  wire \data_reg[35][0] ;
  wire \data_reg[35][0]_0 ;
  wire \data_reg[36][0] ;
  wire \data_reg[36][0]_0 ;
  wire \data_reg[37][0] ;
  wire \data_reg[38][0] ;
  wire \data_reg[39][0] ;
  wire \data_reg[3][5] ;
  wire \data_reg[3][5]_0 ;
  wire \data_reg[40][0] ;
  wire \data_reg[42][0] ;
  wire \data_reg[43][0] ;
  wire \data_reg[45][0] ;
  wire \data_reg[45][0]_0 ;
  wire \data_reg[46][0] ;
  wire \data_reg[47][0] ;
  wire \data_reg[47][0]_0 ;
  wire \data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[50][0] ;
  wire \data_reg[52][0] ;
  wire \data_reg[53][0] ;
  wire \data_reg[58][0] ;
  wire \data_reg[59][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][4] ;
  wire \data_reg[61][0] ;
  wire \data_reg[62][0] ;
  wire \data_reg[62][0]_0 ;
  wire \data_reg[63][0] ;
  wire [1:0]\data_reg[6][4] ;
  wire \data_reg[8][0] ;
  wire \data_reg[9][0] ;
  wire [13:0]dout;
  wire \goreg_bm.dout_i_reg[0] ;
  wire [0:0]\goreg_bm.dout_i_reg[10] ;
  wire [0:0]\goreg_bm.dout_i_reg[11] ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire [0:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  wire \goreg_bm.dout_i_reg[1] ;
  wire \goreg_bm.dout_i_reg[2] ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire [0:0]\goreg_bm.dout_i_reg[8] ;
  wire [0:0]\goreg_bm.dout_i_reg[9] ;
  wire [0:0]\guf.guf1.underflow_i_reg ;
  wire i2c_rw_reg;
  wire i2c_rw_reg_0;
  wire old_scl_reg;
  wire reset;
  wire [5:0]rtc_0_rd_reg_o;
  wire scl_i;
  wire scl_reg;
  wire scl_reg_0;
  wire [1:0]\scl_sr_reg[1] ;
  wire sda_i;
  wire sda_o;
  wire sda_o_reg;
  wire sda_o_reg_0;
  wire sda_reg;
  wire [1:0]\sda_sr_reg[1] ;
  wire underflow;
  wire [0:0]update_i_reg;
  wire update_t_reg;
  wire update_t_reg_0;
  wire [0:0]update_t_reg_1;
  wire [0:0]update_t_reg_2;
  wire update_t_reg_3;
  wire \wr_data_reg[11] ;
  wire [0:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[8] ;
  wire [0:0]\wr_reg_o_reg[0] ;
  wire [0:0]\wr_reg_o_reg[0]_0 ;
  wire [0:0]\wr_reg_o_reg[1] ;
  wire \wr_reg_o_reg[1]_0 ;
  wire \wr_reg_o_reg[2] ;
  wire \wr_reg_o_reg[2]_0 ;
  wire \wr_reg_o_reg[2]_1 ;
  wire [10:0]\wr_reg_o_reg[3] ;
  wire [0:0]\wr_reg_o_reg[3]_0 ;
  wire [0:0]\wr_reg_o_reg[3]_1 ;
  wire [0:0]\wr_reg_o_reg[3]_2 ;
  wire [0:0]\wr_reg_o_reg[3]_3 ;
  wire [0:0]\wr_reg_o_reg[3]_4 ;
  wire [0:0]\wr_reg_o_reg[3]_5 ;
  wire [0:0]\wr_reg_o_reg[3]_6 ;
  wire [0:0]\wr_reg_o_reg[3]_7 ;
  wire [0:0]\wr_reg_o_reg[3]_8 ;
  wire [0:0]\wr_reg_o_reg[4] ;
  wire [0:0]\wr_reg_o_reg[4]_0 ;
  wire [0:0]\wr_reg_o_reg[4]_1 ;
  wire \wr_reg_o_reg[4]_10 ;
  wire \wr_reg_o_reg[4]_11 ;
  wire [0:0]\wr_reg_o_reg[4]_2 ;
  wire [0:0]\wr_reg_o_reg[4]_3 ;
  wire [0:0]\wr_reg_o_reg[4]_4 ;
  wire [0:0]\wr_reg_o_reg[4]_5 ;
  wire [0:0]\wr_reg_o_reg[4]_6 ;
  wire [0:0]\wr_reg_o_reg[4]_7 ;
  wire [0:0]\wr_reg_o_reg[4]_8 ;
  wire [0:0]\wr_reg_o_reg[4]_9 ;
  wire [0:0]\wr_reg_o_reg[5] ;
  wire [0:0]\wr_reg_o_reg[5]_0 ;
  wire [0:0]\wr_reg_o_reg[5]_1 ;
  wire [0:0]\wr_reg_o_reg[5]_10 ;
  wire \wr_reg_o_reg[5]_11 ;
  wire \wr_reg_o_reg[5]_12 ;
  wire [0:0]\wr_reg_o_reg[5]_2 ;
  wire [0:0]\wr_reg_o_reg[5]_3 ;
  wire [0:0]\wr_reg_o_reg[5]_4 ;
  wire [0:0]\wr_reg_o_reg[5]_5 ;
  wire \wr_reg_o_reg[5]_6 ;
  wire [0:0]\wr_reg_o_reg[5]_7 ;
  wire [0:0]\wr_reg_o_reg[5]_8 ;
  wire [0:0]\wr_reg_o_reg[5]_9 ;

  zxnexys_zxrtc_0_0_rtc inst
       (.D(rtc_0_rd_reg_o),
        .E(E),
        .Q(Q),
        .ack14_out(ack14_out),
        .ack_reg_0(ack_reg),
        .\bcnt_reg[0]_0 (\bcnt_reg[0] ),
        .\bcnt_reg[0]_1 (\bcnt_reg[0]_0 ),
        .\bcnt_reg[1]_0 (\bcnt_reg[1] ),
        .\bcnt_reg[1]_1 (\bcnt_reg[1]_0 ),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0]_0 (\cnt_reg[0] ),
        .\cnt_reg[1]_0 (\cnt_reg[1] ),
        .\cnt_reg[2]_0 (\cnt_reg[2] ),
        .\data_o_reg[0]_0 (\data_o_reg[0] ),
        .\data_o_reg[0]_1 (\data_o_reg[0]_0 ),
        .\data_o_reg[0]_2 (\data_o_reg[0]_1 ),
        .\data_o_reg[0]_3 (\data_o_reg[0]_2 ),
        .\data_o_reg[0]_4 (\data_o_reg[0]_3 ),
        .\data_o_reg[3]_0 (\data_o_reg[3] ),
        .\data_o_reg[3]_1 (\data_o_reg[3]_0 ),
        .\data_o_reg[4]_0 (\data_o_reg[4] ),
        .\data_o_reg[4]_1 (\data_o_reg[4]_0 ),
        .\data_o_reg[7]_0 (\data_o_reg[7]_0 ),
        .\data_o_reg[7]_1 (\data_o_reg[7] ),
        .\data_reg[0][0] (\data_reg[0][0] ),
        .\data_reg[0][0]_0 (\data_reg[0][0]_0 ),
        .\data_reg[0][3] (\data_reg[0][3] ),
        .\data_reg[11][0] (\data_reg[11][0] ),
        .\data_reg[12][0] (\data_reg[12][0] ),
        .\data_reg[13][0] (\data_reg[13][0] ),
        .\data_reg[14][0] (\data_reg[14][0] ),
        .\data_reg[14][0]_0 (\data_reg[14][0]_0 ),
        .\data_reg[15][0] (\data_reg[15][0] ),
        .\data_reg[16][0] (\data_reg[16][0] ),
        .\data_reg[17][0] (\data_reg[17][0] ),
        .\data_reg[18][0] (\data_reg[18][0] ),
        .\data_reg[19][0] (\data_reg[19][0] ),
        .\data_reg[19][0]_0 (\data_reg[19][0]_0 ),
        .\data_reg[1][0] (\data_reg[1][0] ),
        .\data_reg[20][0] (\data_reg[20][0] ),
        .\data_reg[21][0] (\data_reg[21][0] ),
        .\data_reg[22][0] (\data_reg[22][0] ),
        .\data_reg[27][0] (\data_reg[27][0] ),
        .\data_reg[2][0] (\data_reg[2][0] ),
        .\data_reg[2][0]_0 (\data_reg[2][0]_0 ),
        .\data_reg[30][0] (\data_reg[30][0] ),
        .\data_reg[32][0] (\data_reg[32][0] ),
        .\data_reg[33][0] (\data_reg[33][0] ),
        .\data_reg[33][0]_0 (\data_reg[33][0]_0 ),
        .\data_reg[34][0] (\data_reg[34][0] ),
        .\data_reg[35][0] (\data_reg[35][0] ),
        .\data_reg[35][0]_0 (\data_reg[35][0]_0 ),
        .\data_reg[36][0] (\data_reg[36][0] ),
        .\data_reg[36][0]_0 (\data_reg[36][0]_0 ),
        .\data_reg[37][0] (\data_reg[37][0] ),
        .\data_reg[38][0] (\data_reg[38][0] ),
        .\data_reg[39][0] (\data_reg[39][0] ),
        .\data_reg[3][5] (\data_reg[3][5] ),
        .\data_reg[3][5]_0 (\data_reg[3][5]_0 ),
        .\data_reg[40][0] (\data_reg[40][0] ),
        .\data_reg[42][0] (\data_reg[42][0] ),
        .\data_reg[43][0] (\data_reg[43][0] ),
        .\data_reg[45][0] (\data_reg[45][0] ),
        .\data_reg[45][0]_0 (\data_reg[45][0]_0 ),
        .\data_reg[46][0] (\data_reg[46][0] ),
        .\data_reg[47][0] (\data_reg[47][0] ),
        .\data_reg[47][0]_0 (\data_reg[47][0]_0 ),
        .\data_reg[49][0] (\data_reg[49][0] ),
        .\data_reg[4][0] (\data_reg[4][0] ),
        .\data_reg[4][0]_0 (\data_reg[4][0]_0 ),
        .\data_reg[50][0] (\data_reg[50][0] ),
        .\data_reg[52][0] (\data_reg[52][0] ),
        .\data_reg[53][0] (\data_reg[53][0] ),
        .\data_reg[58][0] (\data_reg[58][0] ),
        .\data_reg[59][0] (\data_reg[59][0] ),
        .\data_reg[5][0] (\data_reg[5][0] ),
        .\data_reg[5][4] (\data_reg[5][4] ),
        .\data_reg[61][0] (\data_reg[61][0] ),
        .\data_reg[62][0] (\data_reg[62][0] ),
        .\data_reg[62][0]_0 (\data_reg[62][0]_0 ),
        .\data_reg[63][0] (\data_reg[63][0] ),
        .\data_reg[6][4] (\data_reg[6][4] ),
        .\data_reg[8][0] (\data_reg[8][0] ),
        .\data_reg[9][0] (\data_reg[9][0] ),
        .dout(dout),
        .\goreg_bm.dout_i_reg[0] (\goreg_bm.dout_i_reg[0] ),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\goreg_bm.dout_i_reg[11]_1 ),
        .\goreg_bm.dout_i_reg[11]_2 (\goreg_bm.dout_i_reg[11]_2 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11]_3 ),
        .\goreg_bm.dout_i_reg[11]_4 (\goreg_bm.dout_i_reg[11]_4 ),
        .\goreg_bm.dout_i_reg[11]_5 (\goreg_bm.dout_i_reg[11]_5 ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\goreg_bm.dout_i_reg[12]_1 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_2 ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .\goreg_bm.dout_i_reg[13]_0 (\goreg_bm.dout_i_reg[13]_0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\goreg_bm.dout_i_reg[13]_1 ),
        .\goreg_bm.dout_i_reg[13]_2 (\goreg_bm.dout_i_reg[13]_2 ),
        .\goreg_bm.dout_i_reg[13]_3 (\goreg_bm.dout_i_reg[13]_3 ),
        .\goreg_bm.dout_i_reg[13]_4 (\goreg_bm.dout_i_reg[13]_4 ),
        .\goreg_bm.dout_i_reg[1] (\goreg_bm.dout_i_reg[1] ),
        .\goreg_bm.dout_i_reg[2] (\goreg_bm.dout_i_reg[2] ),
        .\goreg_bm.dout_i_reg[6] (\goreg_bm.dout_i_reg[6] ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\guf.guf1.underflow_i_reg (\guf.guf1.underflow_i_reg ),
        .i2c_rw_reg_0(i2c_rw_reg),
        .i2c_rw_reg_1(i2c_rw_reg_0),
        .old_scl_reg_0(old_scl_reg),
        .reset(reset),
        .scl_i(scl_i),
        .scl_reg_0(scl_reg),
        .scl_reg_1(scl_reg_0),
        .\scl_sr_reg[1]_0 (\scl_sr_reg[1] ),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg_0(sda_o_reg),
        .sda_o_reg_1(sda_o_reg_0),
        .sda_reg_0(D[0]),
        .sda_reg_1(sda_reg),
        .\sda_sr_reg[1]_0 (\sda_sr_reg[1] ),
        .\tmp_reg[0]_0 (D[1]),
        .underflow(underflow),
        .update_i_reg(update_i_reg),
        .update_t_reg_0(update_t_reg),
        .update_t_reg_1(update_t_reg_0),
        .update_t_reg_2(update_t_reg_1),
        .update_t_reg_3(update_t_reg_2),
        .update_t_reg_4(update_t_reg_3),
        .\wr_data_reg[11] (\wr_data_reg[11] ),
        .\wr_data_reg[11]_0 (\wr_data_reg[11]_0 ),
        .\wr_data_reg[8] (\wr_data_reg[8] ),
        .\wr_reg_o_reg[0]_0 (\wr_reg_o_reg[0] ),
        .\wr_reg_o_reg[0]_1 (\wr_reg_o_reg[0]_0 ),
        .\wr_reg_o_reg[1]_0 (\wr_reg_o_reg[1] ),
        .\wr_reg_o_reg[1]_1 (\wr_reg_o_reg[1]_0 ),
        .\wr_reg_o_reg[2]_0 (\wr_reg_o_reg[2] ),
        .\wr_reg_o_reg[2]_1 (\wr_reg_o_reg[2]_0 ),
        .\wr_reg_o_reg[2]_2 (\wr_reg_o_reg[2]_1 ),
        .\wr_reg_o_reg[3]_0 (\wr_reg_o_reg[3] ),
        .\wr_reg_o_reg[3]_1 (\wr_reg_o_reg[3]_0 ),
        .\wr_reg_o_reg[3]_2 (\wr_reg_o_reg[3]_1 ),
        .\wr_reg_o_reg[3]_3 (\wr_reg_o_reg[3]_2 ),
        .\wr_reg_o_reg[3]_4 (\wr_reg_o_reg[3]_3 ),
        .\wr_reg_o_reg[3]_5 (\wr_reg_o_reg[3]_4 ),
        .\wr_reg_o_reg[3]_6 (\wr_reg_o_reg[3]_5 ),
        .\wr_reg_o_reg[3]_7 (\wr_reg_o_reg[3]_6 ),
        .\wr_reg_o_reg[3]_8 (\wr_reg_o_reg[3]_7 ),
        .\wr_reg_o_reg[3]_9 (\wr_reg_o_reg[3]_8 ),
        .\wr_reg_o_reg[4]_0 (\wr_reg_o_reg[4] ),
        .\wr_reg_o_reg[4]_1 (\wr_reg_o_reg[4]_0 ),
        .\wr_reg_o_reg[4]_10 (\wr_reg_o_reg[4]_9 ),
        .\wr_reg_o_reg[4]_11 (\wr_reg_o_reg[4]_10 ),
        .\wr_reg_o_reg[4]_12 (\wr_reg_o_reg[4]_11 ),
        .\wr_reg_o_reg[4]_2 (\wr_reg_o_reg[4]_1 ),
        .\wr_reg_o_reg[4]_3 (\wr_reg_o_reg[4]_2 ),
        .\wr_reg_o_reg[4]_4 (\wr_reg_o_reg[4]_3 ),
        .\wr_reg_o_reg[4]_5 (\wr_reg_o_reg[4]_4 ),
        .\wr_reg_o_reg[4]_6 (\wr_reg_o_reg[4]_5 ),
        .\wr_reg_o_reg[4]_7 (\wr_reg_o_reg[4]_6 ),
        .\wr_reg_o_reg[4]_8 (\wr_reg_o_reg[4]_7 ),
        .\wr_reg_o_reg[4]_9 (\wr_reg_o_reg[4]_8 ),
        .\wr_reg_o_reg[5]_0 (\wr_reg_o_reg[5] ),
        .\wr_reg_o_reg[5]_1 (\wr_reg_o_reg[5]_0 ),
        .\wr_reg_o_reg[5]_10 (\wr_reg_o_reg[5]_9 ),
        .\wr_reg_o_reg[5]_11 (\wr_reg_o_reg[5]_10 ),
        .\wr_reg_o_reg[5]_12 (\wr_reg_o_reg[5]_11 ),
        .\wr_reg_o_reg[5]_13 (\wr_reg_o_reg[5]_12 ),
        .\wr_reg_o_reg[5]_2 (\wr_reg_o_reg[5]_1 ),
        .\wr_reg_o_reg[5]_3 (\wr_reg_o_reg[5]_2 ),
        .\wr_reg_o_reg[5]_4 (\wr_reg_o_reg[5]_3 ),
        .\wr_reg_o_reg[5]_5 (\wr_reg_o_reg[5]_4 ),
        .\wr_reg_o_reg[5]_6 (\wr_reg_o_reg[5]_5 ),
        .\wr_reg_o_reg[5]_7 (\wr_reg_o_reg[5]_6 ),
        .\wr_reg_o_reg[5]_8 (\wr_reg_o_reg[5]_7 ),
        .\wr_reg_o_reg[5]_9 (\wr_reg_o_reg[5]_8 ));
endmodule

(* ORIG_REF_NAME = "rtcc_rtc_reset_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0
   (s_axi_aresetn,
    clk_peripheral,
    reset);
  output s_axi_aresetn;
  input clk_peripheral;
  input reset;

  wire clk_peripheral;
  wire reset;
  wire s_axi_aresetn;

  zxnexys_zxrtc_0_0_rtc_reset inst
       (.clk_peripheral(clk_peripheral),
        .reset(reset),
        .s_axi_aresetn(s_axi_aresetn));
endmodule

(* ORIG_REF_NAME = "rtcc_wrapper" *) 
module zxnexys_zxrtc_0_0_rtcc_wrapper
   (iic_rtcc_sda_t,
    iic_rtcc_scl_t,
    sda_o,
    clk_peripheral,
    reset,
    iic_rtcc_sda_i,
    iic_rtcc_scl_i,
    sda_i,
    scl_i);
  output iic_rtcc_sda_t;
  output iic_rtcc_scl_t;
  output sda_o;
  input clk_peripheral;
  input reset;
  input iic_rtcc_sda_i;
  input iic_rtcc_scl_i;
  input sda_i;
  input scl_i;

  wire [5:0]\axi_controller_0/inst/cState ;
  wire clk_peripheral;
  wire \data[0][4]_i_1_n_0 ;
  wire \data[0][5]_i_1_n_0 ;
  wire \data[0][6]_i_1_n_0 ;
  wire \data[0][7]_i_1_n_0 ;
  wire \data[1][4]_i_1_n_0 ;
  wire \data[1][5]_i_1_n_0 ;
  wire \data[1][6]_i_1_n_0 ;
  wire \data[1][7]_i_1_n_0 ;
  wire \data[2][4]_i_1_n_0 ;
  wire \data[2][5]_i_1_n_0 ;
  wire \data[2][6]_i_1_n_0 ;
  wire \data[2][7]_i_1_n_0 ;
  wire \data[3][0]_i_1_n_0 ;
  wire \data[3][1]_i_1_n_0 ;
  wire \data[3][2]_i_1_n_0 ;
  wire \data[4][4]_i_1_n_0 ;
  wire \data[4][5]_i_1_n_0 ;
  wire \data[4][6]_i_1_n_0 ;
  wire \data[4][7]_i_1_n_0 ;
  wire \data[5][4]_i_1_n_0 ;
  wire \data[5][5]_i_1_n_0 ;
  wire \data[5][6]_i_1_n_0 ;
  wire \data[5][7]_i_1_n_0 ;
  wire fifo_generator_1_underflow;
  wire i2c_rw_i_1_n_0;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire [0:0]\registers_0/data3 ;
  wire [7:4]\registers_0/data_reg[0]_1 ;
  wire [7:4]\registers_0/data_reg[1]_0 ;
  wire [2:0]\registers_0/data_reg[3]_3 ;
  wire \registers_0/inst/update_i ;
  wire [7:4]registers_0_fifo_read_RD_DATA;
  wire reset;
  wire \rtc_0/inst/ack14_out ;
  wire \rtc_0/p_0_in0_in ;
  wire [0:0]\rtc_0/tmp ;
  wire [7:4]rtc_0_data_o;
  wire rtc_0_update_t;
  wire rtcc_i_n_10;
  wire rtcc_i_n_11;
  wire rtcc_i_n_12;
  wire rtcc_i_n_13;
  wire rtcc_i_n_18;
  wire rtcc_i_n_20;
  wire rtcc_i_n_21;
  wire rtcc_i_n_26;
  wire rtcc_i_n_27;
  wire rtcc_i_n_28;
  wire rtcc_i_n_29;
  wire rtcc_i_n_30;
  wire rtcc_i_n_34;
  wire rtcc_i_n_35;
  wire rtcc_i_n_36;
  wire rtcc_i_n_37;
  wire rtcc_i_n_43;
  wire rtcc_i_n_45;
  wire rtcc_i_n_46;
  wire rtcc_i_n_48;
  wire rtcc_i_n_49;
  wire rtcc_i_n_51;
  wire rtcc_i_n_52;
  wire rtcc_i_n_53;
  wire rtcc_i_n_58;
  wire rtcc_i_n_59;
  wire rtcc_i_n_60;
  wire rtcc_i_n_61;
  wire rtcc_i_n_62;
  wire rtcc_i_n_63;
  wire rtcc_i_n_64;
  wire rtcc_i_n_65;
  wire rtcc_i_n_66;
  wire rtcc_i_n_67;
  wire rtcc_i_n_68;
  wire rtcc_i_n_69;
  wire rtcc_i_n_70;
  wire rtcc_i_n_71;
  wire rtcc_i_n_72;
  wire rtcc_i_n_73;
  wire rtcc_i_n_74;
  wire rtcc_i_n_75;
  wire rtcc_i_n_76;
  wire rtcc_i_n_77;
  wire rtcc_i_n_78;
  wire rtcc_i_n_79;
  wire rtcc_i_n_80;
  wire rtcc_i_n_81;
  wire rtcc_i_n_82;
  wire rtcc_i_n_83;
  wire rtcc_i_n_84;
  wire rtcc_i_n_86;
  wire rtcc_i_n_87;
  wire rtcc_i_n_88;
  wire rtcc_i_n_89;
  wire rtcc_i_n_9;
  wire rtcc_i_n_90;
  wire rtcc_i_n_91;
  wire rtcc_i_n_92;
  wire scl_i;
  wire scl_i_1_n_0;
  wire sda_i;
  wire sda_i_1_n_0;
  wire sda_o;
  wire sda_o_i_1_n_0;
  wire \timeout[13]_i_1_n_0 ;
  wire update_t_i_1_n_0;

  LUT6 #(
    .INIT(64'h88B8FFFFBBB80000)) 
    \data[0][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(registers_0_fifo_read_RD_DATA[4]),
        .I3(fifo_generator_1_underflow),
        .I4(rtcc_i_n_69),
        .I5(\registers_0/data_reg[0]_1 [4]),
        .O(\data[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[0][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_91),
        .I4(rtcc_i_n_69),
        .I5(\registers_0/data_reg[0]_1 [5]),
        .O(\data[0][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \data[0][6]_i_1 
       (.I0(rtcc_i_n_46),
        .I1(rtcc_i_n_67),
        .I2(rtcc_i_n_69),
        .I3(\registers_0/data_reg[0]_1 [6]),
        .O(\data[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[0][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_70),
        .I5(\registers_0/data_reg[0]_1 [7]),
        .O(\data[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFFBBB80000)) 
    \data[1][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(registers_0_fifo_read_RD_DATA[4]),
        .I3(fifo_generator_1_underflow),
        .I4(rtcc_i_n_73),
        .I5(\registers_0/data_reg[1]_0 [4]),
        .O(\data[1][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[1][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_92),
        .I4(rtcc_i_n_73),
        .I5(\registers_0/data_reg[1]_0 [5]),
        .O(\data[1][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \data[1][6]_i_1 
       (.I0(rtcc_i_n_67),
        .I1(rtcc_i_n_45),
        .I2(rtcc_i_n_73),
        .I3(\registers_0/data_reg[1]_0 [6]),
        .O(\data[1][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[1][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_74),
        .I5(\registers_0/data_reg[1]_0 [7]),
        .O(\data[1][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \data[2][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(rtcc_i_n_90),
        .I3(rtcc_i_n_89),
        .I4(rtcc_i_n_71),
        .I5(rtcc_i_n_21),
        .O(\data[2][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_88),
        .I4(rtcc_i_n_71),
        .I5(rtcc_i_n_20),
        .O(\data[2][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_72),
        .I5(\registers_0/data3 ),
        .O(\data[2][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_72),
        .I5(rtcc_i_n_18),
        .O(\data[2][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEE0)) 
    \data[3][0]_i_1 
       (.I0(rtcc_i_n_80),
        .I1(rtcc_i_n_78),
        .I2(rtcc_i_n_76),
        .I3(rtcc_i_n_34),
        .I4(\registers_0/data_reg[3]_3 [0]),
        .O(\data[3][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAFFEAEAEA00)) 
    \data[3][1]_i_1 
       (.I0(rtcc_i_n_64),
        .I1(\registers_0/data_reg[3]_3 [0]),
        .I2(rtcc_i_n_61),
        .I3(rtcc_i_n_76),
        .I4(rtcc_i_n_34),
        .I5(\registers_0/data_reg[3]_3 [1]),
        .O(\data[3][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEE0)) 
    \data[3][2]_i_1 
       (.I0(rtcc_i_n_60),
        .I1(rtcc_i_n_79),
        .I2(rtcc_i_n_76),
        .I3(rtcc_i_n_34),
        .I4(\registers_0/data_reg[3]_3 [2]),
        .O(\data[3][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \data[4][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(rtcc_i_n_62),
        .I3(rtcc_i_n_9),
        .I4(rtcc_i_n_65),
        .I5(rtcc_i_n_13),
        .O(\data[4][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \data[4][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtcc_i_n_58),
        .I2(rtcc_i_n_63),
        .I3(rtcc_i_n_9),
        .I4(rtcc_i_n_65),
        .I5(rtcc_i_n_12),
        .O(\data[4][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[4][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_75),
        .I5(rtcc_i_n_11),
        .O(\data[4][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[4][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_75),
        .I5(rtcc_i_n_10),
        .O(\data[4][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \data[5][4]_i_1 
       (.I0(rtcc_i_n_77),
        .I1(rtcc_i_n_26),
        .I2(rtcc_i_n_68),
        .I3(rtcc_i_n_66),
        .I4(rtcc_i_n_30),
        .O(\data[5][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[5]),
        .I4(rtcc_i_n_59),
        .I5(rtcc_i_n_29),
        .O(\data[5][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_59),
        .I5(rtcc_i_n_28),
        .O(\data[5][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_59),
        .I5(rtcc_i_n_27),
        .O(\data[5][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBA338A00)) 
    i2c_rw_i_1
       (.I0(\rtc_0/tmp ),
        .I1(\rtc_0/inst/ack14_out ),
        .I2(reset),
        .I3(rtcc_i_n_81),
        .I4(rtcc_i_n_37),
        .O(i2c_rw_i_1_n_0));
  zxnexys_zxrtc_0_0_rtcc rtcc_i
       (.Q({\axi_controller_0/inst/cState [5:2],rtcc_i_n_43,\axi_controller_0/inst/cState [0]}),
        .ack14_out(\rtc_0/inst/ack14_out ),
        .ack_reg(rtcc_i_n_48),
        .\bcnt_reg[0] (rtcc_i_n_49),
        .\bcnt_reg[0]_0 (rtcc_i_n_86),
        .\bcnt_reg[1] (rtcc_i_n_81),
        .\bcnt_reg[1]_0 (rtcc_i_n_84),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0] (rtcc_i_n_87),
        .\cnt_reg[1] (rtcc_i_n_83),
        .data3(\registers_0/data3 ),
        .\data_o_reg[4] (rtcc_i_n_77),
        .\data_o_reg[7] (rtc_0_data_o),
        .\data_reg[0][0] (rtcc_i_n_69),
        .\data_reg[0][4] (\data[0][4]_i_1_n_0 ),
        .\data_reg[0][5] (\data[0][5]_i_1_n_0 ),
        .\data_reg[0][6] (\data[0][6]_i_1_n_0 ),
        .\data_reg[0][7] (\registers_0/data_reg[0]_1 ),
        .\data_reg[0][7]_0 (\data[0][7]_i_1_n_0 ),
        .\data_reg[1][4] (\data[1][4]_i_1_n_0 ),
        .\data_reg[1][5] (rtcc_i_n_76),
        .\data_reg[1][5]_0 (\data[1][5]_i_1_n_0 ),
        .\data_reg[1][6] (rtcc_i_n_9),
        .\data_reg[1][6]_0 (\data[1][6]_i_1_n_0 ),
        .\data_reg[1][7] (\registers_0/data_reg[1]_0 ),
        .\data_reg[1][7]_0 (\data[1][7]_i_1_n_0 ),
        .\data_reg[2][1] (rtcc_i_n_89),
        .\data_reg[2][4] (rtcc_i_n_21),
        .\data_reg[2][4]_0 (rtcc_i_n_88),
        .\data_reg[2][4]_1 (\data[2][4]_i_1_n_0 ),
        .\data_reg[2][5] (rtcc_i_n_20),
        .\data_reg[2][5]_0 (\data[2][5]_i_1_n_0 ),
        .\data_reg[2][6] (\data[2][6]_i_1_n_0 ),
        .\data_reg[2][7] (rtcc_i_n_18),
        .\data_reg[2][7]_0 (\data[2][7]_i_1_n_0 ),
        .\data_reg[3][0] (\data[3][0]_i_1_n_0 ),
        .\data_reg[3][1] (\data[3][1]_i_1_n_0 ),
        .\data_reg[3][2] (\registers_0/data_reg[3]_3 ),
        .\data_reg[3][2]_0 (\data[3][2]_i_1_n_0 ),
        .\data_reg[4][4] (rtcc_i_n_13),
        .\data_reg[4][4]_0 (\data[4][4]_i_1_n_0 ),
        .\data_reg[4][5] (rtcc_i_n_12),
        .\data_reg[4][5]_0 (\data[4][5]_i_1_n_0 ),
        .\data_reg[4][6] (rtcc_i_n_11),
        .\data_reg[4][6]_0 (\data[4][6]_i_1_n_0 ),
        .\data_reg[4][7] (rtcc_i_n_10),
        .\data_reg[4][7]_0 (\data[4][7]_i_1_n_0 ),
        .\data_reg[5][4] (rtcc_i_n_30),
        .\data_reg[5][4]_0 (rtcc_i_n_66),
        .\data_reg[5][4]_1 (\data[5][4]_i_1_n_0 ),
        .\data_reg[5][5] (rtcc_i_n_29),
        .\data_reg[5][5]_0 (\data[5][5]_i_1_n_0 ),
        .\data_reg[5][6] (rtcc_i_n_28),
        .\data_reg[5][6]_0 (\data[5][6]_i_1_n_0 ),
        .\data_reg[5][7] (rtcc_i_n_27),
        .\data_reg[5][7]_0 (\data[5][7]_i_1_n_0 ),
        .dout(registers_0_fifo_read_RD_DATA),
        .\goreg_bm.dout_i_reg[0] (rtcc_i_n_80),
        .\goreg_bm.dout_i_reg[11] (rtcc_i_n_26),
        .\goreg_bm.dout_i_reg[11]_0 (rtcc_i_n_59),
        .\goreg_bm.dout_i_reg[11]_1 (rtcc_i_n_70),
        .\goreg_bm.dout_i_reg[12] (rtcc_i_n_73),
        .\goreg_bm.dout_i_reg[12]_0 (rtcc_i_n_74),
        .\goreg_bm.dout_i_reg[1] (rtcc_i_n_64),
        .\goreg_bm.dout_i_reg[2] (rtcc_i_n_60),
        .\goreg_bm.dout_i_reg[4] (rtcc_i_n_62),
        .\goreg_bm.dout_i_reg[4]_0 (rtcc_i_n_90),
        .\goreg_bm.dout_i_reg[5] (rtcc_i_n_63),
        .\goreg_bm.dout_i_reg[5]_0 (rtcc_i_n_91),
        .\goreg_bm.dout_i_reg[5]_1 (rtcc_i_n_92),
        .\goreg_bm.dout_i_reg[6] (rtcc_i_n_67),
        .\goreg_bm.dout_i_reg[9] (rtcc_i_n_65),
        .\guf.guf1.underflow_i_reg (rtcc_i_n_61),
        .i2c_rw_reg(rtcc_i_n_37),
        .i2c_rw_reg_0(i2c_rw_i_1_n_0),
        .iic_rtcc_scl_i(iic_rtcc_scl_i),
        .iic_rtcc_scl_t(iic_rtcc_scl_t),
        .iic_rtcc_sda_i(iic_rtcc_sda_i),
        .iic_rtcc_sda_t(iic_rtcc_sda_t),
        .old_scl_reg(rtcc_i_n_82),
        .reset(reset),
        .rtc_0_update_t(rtc_0_update_t),
        .scl_i(scl_i),
        .scl_reg(rtcc_i_n_36),
        .scl_reg_0(scl_i_1_n_0),
        .\scl_sr_reg[1] ({rtcc_i_n_52,rtcc_i_n_53}),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg(sda_o_i_1_n_0),
        .sda_reg(rtcc_i_n_35),
        .sda_reg_0(sda_i_1_n_0),
        .\sda_sr_reg[1] ({\rtc_0/p_0_in0_in ,rtcc_i_n_51}),
        .\timeout_reg[13] (\timeout[13]_i_1_n_0 ),
        .\tmp_reg[0] (\rtc_0/tmp ),
        .underflow(fifo_generator_1_underflow),
        .update_i(\registers_0/inst/update_i ),
        .update_i_reg(rtcc_i_n_45),
        .update_i_reg_0(rtcc_i_n_46),
        .update_t_reg(rtcc_i_n_58),
        .update_t_reg_0(rtcc_i_n_71),
        .update_t_reg_1(rtcc_i_n_78),
        .update_t_reg_2(rtcc_i_n_79),
        .update_t_reg_3(update_t_i_1_n_0),
        .\wr_reg_o_reg[2] (rtcc_i_n_75),
        .\wr_reg_o_reg[4] (rtcc_i_n_72),
        .\wr_reg_o_reg[5] (rtcc_i_n_34),
        .\wr_reg_o_reg[5]_0 (rtcc_i_n_68));
  LUT4 #(
    .INIT(16'hFE40)) 
    scl_i_1
       (.I0(reset),
        .I1(rtcc_i_n_52),
        .I2(rtcc_i_n_53),
        .I3(rtcc_i_n_36),
        .O(scl_i_1_n_0));
  LUT4 #(
    .INIT(16'hFE40)) 
    sda_i_1
       (.I0(reset),
        .I1(\rtc_0/p_0_in0_in ),
        .I2(rtcc_i_n_51),
        .I3(rtcc_i_n_35),
        .O(sda_i_1_n_0));
  LUT6 #(
    .INIT(64'hBABAFFFFBABAFF00)) 
    sda_o_i_1
       (.I0(rtcc_i_n_83),
        .I1(rtcc_i_n_84),
        .I2(rtcc_i_n_49),
        .I3(rtcc_i_n_87),
        .I4(rtcc_i_n_82),
        .I5(sda_o),
        .O(sda_o_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000101084)) 
    \timeout[13]_i_1 
       (.I0(rtcc_i_n_43),
        .I1(\axi_controller_0/inst/cState [5]),
        .I2(\axi_controller_0/inst/cState [3]),
        .I3(\axi_controller_0/inst/cState [2]),
        .I4(\axi_controller_0/inst/cState [4]),
        .I5(\axi_controller_0/inst/cState [0]),
        .O(\timeout[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0040)) 
    update_t_i_1
       (.I0(rtcc_i_n_37),
        .I1(rtcc_i_n_86),
        .I2(rtcc_i_n_48),
        .I3(reset),
        .I4(rtc_0_update_t),
        .O(update_t_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "shift8" *) 
module zxnexys_zxrtc_0_0_shift8
   (\data_int_reg[7]_0 ,
    Q,
    \data_int_reg[7]_1 ,
    shift_reg_en,
    \data_int_reg[1]_0 ,
    \LEVEL_1_GEN.master_sda_reg ,
    slave_sda_reg,
    state__0,
    \LEVEL_1_GEN.master_sda_reg_0 ,
    Tx_fifo_data_0,
    \data_int_reg[7]_2 ,
    s_axi_aclk,
    \data_int_reg[0]_0 );
  output \data_int_reg[7]_0 ;
  output [7:0]Q;
  output \data_int_reg[7]_1 ;
  input shift_reg_en;
  input \data_int_reg[1]_0 ;
  input \LEVEL_1_GEN.master_sda_reg ;
  input slave_sda_reg;
  input [2:0]state__0;
  input \LEVEL_1_GEN.master_sda_reg_0 ;
  input [6:0]Tx_fifo_data_0;
  input \data_int_reg[7]_2 ;
  input s_axi_aclk;
  input [0:0]\data_int_reg[0]_0 ;

  wire \LEVEL_1_GEN.master_sda_reg ;
  wire \LEVEL_1_GEN.master_sda_reg_0 ;
  wire [7:0]Q;
  wire [6:0]Tx_fifo_data_0;
  wire \data_int[7]_i_1_n_0 ;
  wire [0:0]\data_int_reg[0]_0 ;
  wire \data_int_reg[1]_0 ;
  wire \data_int_reg[7]_0 ;
  wire \data_int_reg[7]_1 ;
  wire \data_int_reg[7]_2 ;
  wire [7:1]p_2_in__0;
  wire s_axi_aclk;
  wire shift_reg_en;
  wire slave_sda_reg;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'hFACFFFFFFACFFCFF)) 
    \LEVEL_1_GEN.master_sda_i_1 
       (.I0(\LEVEL_1_GEN.master_sda_reg ),
        .I1(Q[7]),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\LEVEL_1_GEN.master_sda_reg_0 ),
        .O(\data_int_reg[7]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[1]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[0]),
        .O(p_2_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[2]_i_1 
       (.I0(Tx_fifo_data_0[1]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[1]),
        .O(p_2_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[3]_i_1 
       (.I0(Tx_fifo_data_0[2]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[2]),
        .O(p_2_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[4]_i_1 
       (.I0(Tx_fifo_data_0[3]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[3]),
        .O(p_2_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[5]_i_1 
       (.I0(Tx_fifo_data_0[4]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[4]),
        .O(p_2_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[6]_i_1 
       (.I0(Tx_fifo_data_0[5]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[5]),
        .O(p_2_in__0[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \data_int[7]_i_1 
       (.I0(shift_reg_en),
        .I1(\data_int_reg[1]_0 ),
        .O(\data_int[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[7]_i_2 
       (.I0(Tx_fifo_data_0[6]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[6]),
        .O(p_2_in__0[7]));
  FDRE \data_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(\data_int_reg[0]_0 ),
        .Q(Q[0]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[1]),
        .Q(Q[1]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[2]),
        .Q(Q[2]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[3]),
        .Q(Q[3]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[4]),
        .Q(Q[4]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[5]),
        .Q(Q[5]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[6]),
        .Q(Q[6]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[7]),
        .Q(Q[7]),
        .R(\data_int_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hFFCFCCAAFFFFFFFF)) 
    slave_sda_i_1
       (.I0(Q[7]),
        .I1(\LEVEL_1_GEN.master_sda_reg ),
        .I2(slave_sda_reg),
        .I3(state__0[0]),
        .I4(state__0[2]),
        .I5(state__0[1]),
        .O(\data_int_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "shift8" *) 
module zxnexys_zxrtc_0_0_shift8_7
   (shift_reg_ld0,
    master_slave_reg,
    abgc_i_reg,
    detect_start_reg,
    \FSM_sequential_state_reg[1] ,
    detect_start_reg_0,
    aas_i_reg,
    \data_int_reg[0]_0 ,
    detect_start,
    state__0,
    shift_reg_ld_reg,
    Q,
    master_slave,
    \FSM_sequential_state_reg[1]_0 ,
    \FSM_sequential_state_reg[1]_1 ,
    Ro_prev,
    arb_lost,
    sda_sample,
    \FSM_sequential_state[2]_i_4_0 ,
    abgc_i_reg_0,
    abgc_i_reg_1,
    aas_i,
    aas_i_reg_0,
    srw_i_reg,
    \data_int_reg[0]_1 ,
    E,
    s_axi_aclk,
    \data_int_reg[0]_2 );
  output shift_reg_ld0;
  output master_slave_reg;
  output abgc_i_reg;
  output detect_start_reg;
  output \FSM_sequential_state_reg[1] ;
  output detect_start_reg_0;
  output aas_i_reg;
  output \data_int_reg[0]_0 ;
  input detect_start;
  input [2:0]state__0;
  input shift_reg_ld_reg;
  input [2:0]Q;
  input master_slave;
  input \FSM_sequential_state_reg[1]_0 ;
  input \FSM_sequential_state_reg[1]_1 ;
  input Ro_prev;
  input arb_lost;
  input sda_sample;
  input \FSM_sequential_state[2]_i_4_0 ;
  input abgc_i_reg_0;
  input abgc_i_reg_1;
  input aas_i;
  input aas_i_reg_0;
  input [0:0]srw_i_reg;
  input \data_int_reg[0]_1 ;
  input [0:0]E;
  input s_axi_aclk;
  input \data_int_reg[0]_2 ;

  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[2]_i_4_0 ;
  wire \FSM_sequential_state[2]_i_8_n_0 ;
  wire \FSM_sequential_state[2]_i_9_n_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire [2:0]Q;
  wire Ro_prev;
  wire aas_i;
  wire aas_i_reg;
  wire aas_i_reg_0;
  wire abgc_i_i_2_n_0;
  wire abgc_i_i_3_n_0;
  wire abgc_i_reg;
  wire abgc_i_reg_0;
  wire abgc_i_reg_1;
  wire arb_lost;
  wire \data_int_reg[0]_0 ;
  wire \data_int_reg[0]_1 ;
  wire \data_int_reg[0]_2 ;
  wire detect_start;
  wire detect_start_reg;
  wire detect_start_reg_0;
  wire [7:0]i2c_header;
  wire master_slave;
  wire master_slave_reg;
  wire s_axi_aclk;
  wire sda_sample;
  wire shift_reg_ld0;
  wire shift_reg_ld_i_2_n_0;
  wire shift_reg_ld_reg;
  wire slave_sda_i_3_n_0;
  wire [0:0]srw_i_reg;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'h000E000EFF0F0F0F)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(detect_start),
        .I1(\FSM_sequential_state[2]_i_8_n_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(Ro_prev),
        .I5(state__0[2]),
        .O(detect_start_reg));
  LUT6 #(
    .INIT(64'hDDDDDCDCFFFFFCDC)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\FSM_sequential_state_reg[1]_1 ),
        .I2(master_slave),
        .I3(Q[1]),
        .I4(abgc_i_reg),
        .I5(\FSM_sequential_state[1]_i_5_n_0 ),
        .O(master_slave_reg));
  LUT6 #(
    .INIT(64'hEFEFFFFFEFFFEFFF)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(sda_sample),
        .I1(arb_lost),
        .I2(aas_i),
        .I3(i2c_header[0]),
        .I4(Q[1]),
        .I5(master_slave),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000007171FF71)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(detect_start),
        .I3(\FSM_sequential_state[2]_i_8_n_0 ),
        .I4(\FSM_sequential_state[2]_i_9_n_0 ),
        .I5(state__0[0]),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \FSM_sequential_state[2]_i_8 
       (.I0(master_slave),
        .I1(i2c_header[6]),
        .I2(i2c_header[4]),
        .I3(i2c_header[5]),
        .I4(slave_sda_i_3_n_0),
        .I5(abgc_i_reg_0),
        .O(\FSM_sequential_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD8FFFFFFFF)) 
    \FSM_sequential_state[2]_i_9 
       (.I0(master_slave),
        .I1(Q[1]),
        .I2(i2c_header[0]),
        .I3(arb_lost),
        .I4(sda_sample),
        .I5(\FSM_sequential_state[2]_i_4_0 ),
        .O(\FSM_sequential_state[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00A80000)) 
    aas_i_i_1
       (.I0(abgc_i_reg),
        .I1(aas_i),
        .I2(aas_i_reg_0),
        .I3(abgc_i_reg_1),
        .I4(Q[0]),
        .O(aas_i_reg));
  LUT6 #(
    .INIT(64'h0000000044440400)) 
    abgc_i_i_1
       (.I0(detect_start),
        .I1(Q[0]),
        .I2(abgc_i_i_2_n_0),
        .I3(abgc_i_i_3_n_0),
        .I4(abgc_i_reg_0),
        .I5(abgc_i_reg_1),
        .O(detect_start_reg_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    abgc_i_i_2
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(i2c_header[0]),
        .I4(Q[2]),
        .O(abgc_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    abgc_i_i_3
       (.I0(i2c_header[6]),
        .I1(i2c_header[4]),
        .I2(i2c_header[5]),
        .I3(slave_sda_i_3_n_0),
        .O(abgc_i_i_3_n_0));
  FDRE \data_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\data_int_reg[0]_2 ),
        .Q(i2c_header[0]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[0]),
        .Q(i2c_header[1]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[1]),
        .Q(i2c_header[2]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[2]),
        .Q(i2c_header[3]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[3]),
        .Q(i2c_header[4]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[4]),
        .Q(i2c_header[5]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[5]),
        .Q(i2c_header[6]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[6]),
        .Q(i2c_header[7]),
        .R(\data_int_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0320)) 
    shift_reg_ld_i_1
       (.I0(detect_start),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(shift_reg_ld_reg),
        .I5(shift_reg_ld_i_2_n_0),
        .O(shift_reg_ld0));
  LUT6 #(
    .INIT(64'h00C0000F00A00000)) 
    shift_reg_ld_i_2
       (.I0(i2c_header[0]),
        .I1(Q[1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(state__0[2]),
        .I5(master_slave),
        .O(shift_reg_ld_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    slave_sda_i_2
       (.I0(abgc_i_reg_0),
        .I1(slave_sda_i_3_n_0),
        .I2(i2c_header[5]),
        .I3(i2c_header[4]),
        .I4(i2c_header[6]),
        .O(abgc_i_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    slave_sda_i_3
       (.I0(i2c_header[3]),
        .I1(i2c_header[1]),
        .I2(i2c_header[7]),
        .I3(i2c_header[2]),
        .O(slave_sda_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    srw_i_i_1
       (.I0(i2c_header[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(srw_i_reg),
        .O(\data_int_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module zxnexys_zxrtc_0_0_slave_attachment
   (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ,
    Bus_RNW_reg_reg,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    Q,
    is_write_reg_0,
    is_read_reg_0,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    AXI_Bus2IP_Reset,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7_0 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[7]_i_6_1 ,
    \s_axi_rdata_i[6]_i_4_0 ,
    s_axi_aresetn,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    s_axi_wvalid,
    s_axi_awvalid,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1]_0 ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7]_0 ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    \s_axi_rdata_i_reg[2]_i_2_0 ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3]_0 ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_1 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0]_0 ,
    p_1_in16_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    \s_axi_rdata_i_reg[0]_i_2_1 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ;
  output Bus_RNW_reg_reg;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output [1:0]Q;
  output is_write_reg_0;
  output is_read_reg_0;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input AXI_Bus2IP_Reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7_0 ;
  input [5:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_1 ;
  input [5:0]\s_axi_rdata_i[6]_i_4_0 ;
  input s_axi_aresetn;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input [0:0]\s_axi_rdata_i_reg[1]_0 ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7]_0 ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input \s_axi_rdata_i_reg[2]_i_2_0 ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3]_0 ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_1 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0]_0 ;
  input p_1_in16_in;
  input p_1_in7_in;
  input p_1_in4_in;
  input p_1_in1_in;
  input p_1_in;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input \s_axi_rdata_i_reg[0]_i_2_1 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire [24:31]AXI_IP2Bus_Data;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:6]Bus2IIC_Addr;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg_reg;
  wire Dtre;
  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ;
  wire [1:0]Q;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[5]_i_1_n_0 ;
  wire \bus2ip_addr_i[6]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_2_n_0 ;
  wire bus2ip_rnw_i_reg_n_0;
  wire clear;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_i_1_n_0;
  wire is_read_reg_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_0;
  wire is_write_reg_n_0;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire [3:0]plusOp;
  wire reset_trig0;
  wire rst;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [7:0]s_axi_rdata;
  wire \s_axi_rdata_i[0]_i_3_n_0 ;
  wire \s_axi_rdata_i[0]_i_4_n_0 ;
  wire \s_axi_rdata_i[1]_i_2_n_0 ;
  wire \s_axi_rdata_i[1]_i_3_n_0 ;
  wire \s_axi_rdata_i[1]_i_4_n_0 ;
  wire \s_axi_rdata_i[1]_i_6_n_0 ;
  wire \s_axi_rdata_i[2]_i_3_n_0 ;
  wire \s_axi_rdata_i[2]_i_4_n_0 ;
  wire \s_axi_rdata_i[2]_i_6_n_0 ;
  wire \s_axi_rdata_i[3]_i_4_n_0 ;
  wire \s_axi_rdata_i[3]_i_5_n_0 ;
  wire \s_axi_rdata_i[3]_i_6_n_0 ;
  wire \s_axi_rdata_i[4]_i_3_n_0 ;
  wire \s_axi_rdata_i[4]_i_4_n_0 ;
  wire \s_axi_rdata_i[4]_i_5_n_0 ;
  wire \s_axi_rdata_i[4]_i_6_n_0 ;
  wire \s_axi_rdata_i[5]_i_3_n_0 ;
  wire \s_axi_rdata_i[5]_i_4_n_0 ;
  wire \s_axi_rdata_i[5]_i_5_n_0 ;
  wire \s_axi_rdata_i[5]_i_6_n_0 ;
  wire \s_axi_rdata_i[6]_i_3_n_0 ;
  wire [5:0]\s_axi_rdata_i[6]_i_4_0 ;
  wire \s_axi_rdata_i[6]_i_4_n_0 ;
  wire \s_axi_rdata_i[6]_i_5_n_0 ;
  wire \s_axi_rdata_i[6]_i_6_n_0 ;
  wire \s_axi_rdata_i[7]_i_10_n_0 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_1 ;
  wire \s_axi_rdata_i[7]_i_6_n_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7_0 ;
  wire \s_axi_rdata_i[7]_i_7_n_0 ;
  wire \s_axi_rdata_i[7]_i_9_n_0 ;
  wire \s_axi_rdata_i_reg[0]_0 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire \s_axi_rdata_i_reg[0]_i_2_1 ;
  wire \s_axi_rdata_i_reg[0]_i_2_n_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1]_0 ;
  wire \s_axi_rdata_i_reg[2]_i_2_0 ;
  wire \s_axi_rdata_i_reg[2]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[3]_0 ;
  wire \s_axi_rdata_i_reg[4]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[5]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[6]_i_2_n_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_1 ;
  wire \s_axi_rdata_i_reg[7]_i_2_n_0 ;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [4:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  LUT6 #(
    .INIT(64'h88888F888F888F88)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state[3]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(s_axi_wvalid),
        .I5(s_axi_awvalid),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_arvalid),
        .I2(is_read_reg_0),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(s_axi_wvalid),
        .I3(s_axi_awvalid),
        .I4(is_write_reg_0),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(is_write_reg_0),
        .I1(s_axi_bresp_i),
        .I2(s_axi_rresp_i),
        .I3(is_read_reg_0),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_state[3]_i_2_n_0 ),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_rvalid_i_reg_0),
        .I1(s_axi_rready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_bready),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .O(plusOp[3]));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .R(clear));
  zxnexys_zxrtc_0_0_address_decoder I_DECODER
       (.AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .AXI_IP2Bus_WrAck2_reg(bus2ip_rnw_i_reg_n_0),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg_reg_0(Bus_RNW_reg_reg),
        .D({AXI_IP2Bus_Data[24],AXI_IP2Bus_Data[25],AXI_IP2Bus_Data[26],AXI_IP2Bus_Data[27],AXI_IP2Bus_Data[28],AXI_IP2Bus_Data[29],AXI_IP2Bus_Data[30],AXI_IP2Bus_Data[31]}),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ({Bus2IIC_Addr[0],Q,Bus2IIC_Addr[5],Bus2IIC_Addr[6]}),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 (is_read_reg_n_0),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 (is_write_reg_n_0),
        .Q(start2),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 ({\s_axi_rdata_i[7]_i_6_0 [3],\s_axi_rdata_i[7]_i_6_0 [1]}),
        .\cr_i_reg[2]_1 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg(is_read_reg_0),
        .is_write_reg(is_write_reg_0),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready_INST_0_0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ),
        .\s_axi_rdata_i_reg[0] (\s_axi_rdata_i_reg[0]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[0]_0 (\s_axi_rdata_i_reg[0]_0 ),
        .\s_axi_rdata_i_reg[1] (\s_axi_rdata_i[1]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[1]_0 (\s_axi_rdata_i[1]_i_3_n_0 ),
        .\s_axi_rdata_i_reg[1]_1 (\s_axi_rdata_i[1]_i_4_n_0 ),
        .\s_axi_rdata_i_reg[2] (\s_axi_rdata_i_reg[2]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[3] (\s_axi_rdata_i_reg[3]_0 ),
        .\s_axi_rdata_i_reg[3]_0 (\s_axi_rdata_i[3]_i_4_n_0 ),
        .\s_axi_rdata_i_reg[3]_1 (\s_axi_rdata_i[3]_i_5_n_0 ),
        .\s_axi_rdata_i_reg[4] (\s_axi_rdata_i_reg[4]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[5] (\s_axi_rdata_i_reg[5]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[6] (\s_axi_rdata_i_reg[6]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[7] (\s_axi_rdata_i_reg[7]_0 ),
        .\s_axi_rdata_i_reg[7]_0 (\s_axi_rdata_i_reg[7]_i_2_n_0 ),
        .s_axi_wdata(s_axi_wdata),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[0]),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[1]),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[2]),
        .O(\bus2ip_addr_i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[6]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[3]),
        .O(\bus2ip_addr_i[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03020202)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(s_axi_wvalid),
        .I4(s_axi_awvalid),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[4]),
        .O(\bus2ip_addr_i[8]_i_2_n_0 ));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(Bus2IIC_Addr[6]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(Bus2IIC_Addr[5]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[5]_i_1_n_0 ),
        .Q(Q[0]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[6]_i_1_n_0 ),
        .Q(Q[1]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[8]_i_2_n_0 ),
        .Q(Bus2IIC_Addr[0]),
        .R(rst));
  FDRE bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_n_0),
        .R(rst));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_state[3]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(rst));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    is_write_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    is_write_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_rvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_bvalid_i_reg_0),
        .I4(s_axi_bready),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(is_write_i_2_n_0));
  FDRE is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(rst));
  FDRE rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_Bus2IP_Reset),
        .Q(rst),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h75553000)) 
    s_axi_bvalid_i_i_1
       (.I0(s_axi_bready),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(is_write_reg_0),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(rst));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s_axi_rdata_i[0]_i_3 
       (.I0(Tx_fifo_data_0[0]),
        .I1(Q[0]),
        .I2(\s_axi_rdata_i_reg[7]_i_2_0 [0]),
        .I3(Q[1]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[0]_i_2_1 ),
        .O(\s_axi_rdata_i[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s_axi_rdata_i[0]_i_4 
       (.I0(Rc_fifo_data[7]),
        .I1(Q[0]),
        .I2(\s_axi_rdata_i_reg[7]_i_2_1 [0]),
        .I3(Q[1]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[0]_i_2_0 ),
        .O(\s_axi_rdata_i[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEFFFFFFFEF)) 
    \s_axi_rdata_i[1]_i_2 
       (.I0(Bus2IIC_Addr[5]),
        .I1(Bus2IIC_Addr[6]),
        .I2(\s_axi_rdata_i[7]_i_6_0 [0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\s_axi_rdata_i_reg[1]_0 ),
        .O(\s_axi_rdata_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00C00FA000C000A0)) 
    \s_axi_rdata_i[1]_i_3 
       (.I0(Tx_fifo_data_0[1]),
        .I1(\s_axi_rdata_i_reg[7]_i_2_0 [1]),
        .I2(Bus2IIC_Addr[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_axi_rdata_i[7]_i_6_1 [0]),
        .O(\s_axi_rdata_i[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF22200020)) 
    \s_axi_rdata_i[1]_i_4 
       (.I0(Bus2IIC_Addr[5]),
        .I1(Q[1]),
        .I2(Rc_fifo_data[6]),
        .I3(Q[0]),
        .I4(\s_axi_rdata_i_reg[7]_i_2_1 [1]),
        .I5(\s_axi_rdata_i[1]_i_6_n_0 ),
        .O(\s_axi_rdata_i[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \s_axi_rdata_i[1]_i_6 
       (.I0(Bus2IIC_Addr[5]),
        .I1(\s_axi_rdata_i[7]_i_7_0 [0]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[6]_i_4_0 [0]),
        .I4(Q[0]),
        .O(\s_axi_rdata_i[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[2]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[2]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [2]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[2]_i_2_0 ),
        .O(\s_axi_rdata_i[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[2]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[5]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [2]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[2]_i_6_n_0 ),
        .O(\s_axi_rdata_i[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[2]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [1]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [1]),
        .O(\s_axi_rdata_i[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0404040000000400)) 
    \s_axi_rdata_i[3]_i_4 
       (.I0(Q[1]),
        .I1(Bus2IIC_Addr[5]),
        .I2(Bus2IIC_Addr[6]),
        .I3(Tx_fifo_data_0[3]),
        .I4(Q[0]),
        .I5(\s_axi_rdata_i_reg[7]_i_2_0 [3]),
        .O(\s_axi_rdata_i[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[3]_i_5 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[4]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [3]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[3]_i_6_n_0 ),
        .O(\s_axi_rdata_i[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[3]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [2]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [2]),
        .O(\s_axi_rdata_i[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[4]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[4]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [4]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[4]_i_5_n_0 ),
        .O(\s_axi_rdata_i[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[4]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[3]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [4]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[4]_i_6_n_0 ),
        .O(\s_axi_rdata_i[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[4]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [2]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [1]),
        .O(\s_axi_rdata_i[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[4]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [3]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [3]),
        .O(\s_axi_rdata_i[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[5]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[5]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [5]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[5]_i_5_n_0 ),
        .O(\s_axi_rdata_i[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[5]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[2]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [5]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[5]_i_6_n_0 ),
        .O(\s_axi_rdata_i[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[5]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [3]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [2]),
        .O(\s_axi_rdata_i[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[5]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [4]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [4]),
        .O(\s_axi_rdata_i[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[6]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[6]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [6]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[6]_i_5_n_0 ),
        .O(\s_axi_rdata_i[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[6]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[1]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [6]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[6]_i_6_n_0 ),
        .O(\s_axi_rdata_i[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[6]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [4]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [3]),
        .O(\s_axi_rdata_i[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[6]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [5]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [5]),
        .O(\s_axi_rdata_i[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[7]_i_10 
       (.I0(Q[0]),
        .I1(Dtre),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [6]),
        .O(\s_axi_rdata_i[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[7]_i_6 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[7]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [7]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[7]_i_9_n_0 ),
        .O(\s_axi_rdata_i[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[7]_i_7 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[0]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [7]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[7]_i_10_n_0 ),
        .O(\s_axi_rdata_i[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[7]_i_9 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [5]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [4]),
        .O(\s_axi_rdata_i[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[31]),
        .Q(s_axi_rdata[0]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[0]_i_2 
       (.I0(\s_axi_rdata_i[0]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[0]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[0]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[30]),
        .Q(s_axi_rdata[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[29]),
        .Q(s_axi_rdata[2]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[2]_i_2 
       (.I0(\s_axi_rdata_i[2]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[2]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[2]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[28]),
        .Q(s_axi_rdata[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[27]),
        .Q(s_axi_rdata[4]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[4]_i_2 
       (.I0(\s_axi_rdata_i[4]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[4]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[4]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[26]),
        .Q(s_axi_rdata[5]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[5]_i_2 
       (.I0(\s_axi_rdata_i[5]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[5]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[5]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[25]),
        .Q(s_axi_rdata[6]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[6]_i_2 
       (.I0(\s_axi_rdata_i[6]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[6]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[6]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[24]),
        .Q(s_axi_rdata[7]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[7]_i_2 
       (.I0(\s_axi_rdata_i[7]_i_6_n_0 ),
        .I1(\s_axi_rdata_i[7]_i_7_n_0 ),
        .O(\s_axi_rdata_i_reg[7]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  LUT5 #(
    .INIT(32'h75553000)) 
    s_axi_rvalid_i_i_1
       (.I0(s_axi_rready),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(is_read_reg_0),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00000F08)) 
    start2_i_1
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(\state_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .I4(\state_reg_n_0_[1] ),
        .O(start2_i_1_n_0));
  FDRE start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(rst));
  LUT5 #(
    .INIT(32'h3FBB3F88)) 
    \state[0]_i_1 
       (.I0(is_write_reg_0),
        .I1(\state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state[3]_i_2_n_0 ),
        .I3(\state_reg_n_0_[0] ),
        .I4(s_axi_arvalid),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFA3A30FFFA0A0)) 
    \state[1]_i_1 
       (.I0(is_read_reg_0),
        .I1(s_axi_arvalid),
        .I2(\state_reg_n_0_[0] ),
        .I3(\FSM_onehot_state[3]_i_2_n_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state[1]_i_2_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .O(\state[1]_i_2_n_0 ));
  FDRE \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(rst));
  FDRE \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "soft_reset" *) 
module zxnexys_zxrtc_0_0_soft_reset
   (sw_rst_cond_d1,
    AXI_Bus2IP_Reset,
    \RESET_FLOPS[3].RST_FLOPS_0 ,
    \RESET_FLOPS[3].RST_FLOPS_1 ,
    ctrlFifoDin,
    Bus2IIC_Reset,
    sw_rst_cond,
    s_axi_aclk,
    reset_trig0,
    s_axi_aresetn,
    Msms_set,
    \RD_FIFO_CNTRL.ro_prev_i_reg ,
    s_axi_wdata,
    Tx_fifo_rst);
  output sw_rst_cond_d1;
  output AXI_Bus2IP_Reset;
  output \RESET_FLOPS[3].RST_FLOPS_0 ;
  output \RESET_FLOPS[3].RST_FLOPS_1 ;
  output [0:1]ctrlFifoDin;
  output Bus2IIC_Reset;
  input sw_rst_cond;
  input s_axi_aclk;
  input reset_trig0;
  input s_axi_aresetn;
  input Msms_set;
  input \RD_FIFO_CNTRL.ro_prev_i_reg ;
  input [1:0]s_axi_wdata;
  input Tx_fifo_rst;

  wire AXI_Bus2IP_Reset;
  wire Bus2IIC_Reset;
  wire Msms_set;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg ;
  wire \RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ;
  wire \RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ;
  wire \RESET_FLOPS[3].RST_FLOPS_0 ;
  wire \RESET_FLOPS[3].RST_FLOPS_1 ;
  wire \RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ;
  wire S;
  wire Tx_fifo_rst;
  wire [0:1]ctrlFifoDin;
  wire [1:3]flop_q_chain;
  wire reset_trig0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]s_axi_wdata;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \FIFO_RAM[0].SRL16E_I_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I2(s_axi_aresetn),
        .I3(Tx_fifo_rst),
        .O(ctrlFifoDin[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \FIFO_RAM[1].SRL16E_I_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I2(s_axi_aresetn),
        .I3(Tx_fifo_rst),
        .O(ctrlFifoDin[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_1 
       (.I0(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I1(s_axi_aresetn),
        .I2(Msms_set),
        .I3(\RD_FIFO_CNTRL.ro_prev_i_reg ),
        .O(\RESET_FLOPS[3].RST_FLOPS_1 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[0].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(S),
        .Q(flop_q_chain[1]),
        .R(AXI_Bus2IP_Reset));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[1].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ),
        .Q(flop_q_chain[2]),
        .R(AXI_Bus2IP_Reset));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[1].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[1]),
        .O(\RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[2].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ),
        .Q(flop_q_chain[3]),
        .R(AXI_Bus2IP_Reset));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[2].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[2]),
        .O(\RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[3].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ),
        .Q(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .R(AXI_Bus2IP_Reset));
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[3].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[3]),
        .O(\RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ip_irpt_enable_reg[7]_i_1 
       (.I0(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I1(s_axi_aresetn),
        .O(Bus2IIC_Reset));
  FDRE reset_trig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(reset_trig0),
        .Q(S),
        .R(AXI_Bus2IP_Reset));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(AXI_Bus2IP_Reset));
  FDRE sw_rst_cond_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sw_rst_cond),
        .Q(sw_rst_cond_d1),
        .R(AXI_Bus2IP_Reset));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zxnexys_zxrtc_0_0_upcnt_n
   (Q,
    S,
    \q_int_reg[0]_0 ,
    \FSM_onehot_scl_state_reg[1] ,
    E,
    D,
    DI,
    \q_int_reg[1]_0 ,
    \q_int_reg[0]_1 ,
    \q_int_reg[2]_0 ,
    \FSM_onehot_scl_state_reg[0] ,
    \FSM_onehot_scl_state_reg[0]_0 ,
    CO,
    \FSM_onehot_scl_state_reg[1]_0 ,
    \FSM_onehot_scl_state_reg[1]_1 ,
    \FSM_onehot_scl_state_reg[1]_2 ,
    \FSM_onehot_scl_state_reg[2] ,
    arb_lost,
    scndry_out,
    \q_int_reg[0]_2 ,
    \FSM_onehot_scl_state_reg[2]_0 ,
    \FSM_onehot_scl_state_reg[2]_1 ,
    \q_int_reg[0]_3 ,
    stop_scl_reg,
    \q_int_reg[0]_4 ,
    \q_int_reg[0]_5 ,
    \q_int_reg[0]_6 ,
    \q_int_reg[0]_7 ,
    s_axi_aclk);
  output [8:0]Q;
  output [2:0]S;
  output [2:0]\q_int_reg[0]_0 ;
  output \FSM_onehot_scl_state_reg[1] ;
  output [0:0]E;
  output [1:0]D;
  output [2:0]DI;
  output [3:0]\q_int_reg[1]_0 ;
  output [0:0]\q_int_reg[0]_1 ;
  output [2:0]\q_int_reg[2]_0 ;
  input [9:0]\FSM_onehot_scl_state_reg[0] ;
  input \FSM_onehot_scl_state_reg[0]_0 ;
  input [0:0]CO;
  input \FSM_onehot_scl_state_reg[1]_0 ;
  input \FSM_onehot_scl_state_reg[1]_1 ;
  input \FSM_onehot_scl_state_reg[1]_2 ;
  input \FSM_onehot_scl_state_reg[2] ;
  input arb_lost;
  input scndry_out;
  input [0:0]\q_int_reg[0]_2 ;
  input \FSM_onehot_scl_state_reg[2]_0 ;
  input [0:0]\FSM_onehot_scl_state_reg[2]_1 ;
  input [0:0]\q_int_reg[0]_3 ;
  input stop_scl_reg;
  input [0:0]\q_int_reg[0]_4 ;
  input [0:0]\q_int_reg[0]_5 ;
  input [0:0]\q_int_reg[0]_6 ;
  input \q_int_reg[0]_7 ;
  input s_axi_aclk;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_scl_state[2]_i_3_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_5_n_0 ;
  wire [9:0]\FSM_onehot_scl_state_reg[0] ;
  wire \FSM_onehot_scl_state_reg[0]_0 ;
  wire \FSM_onehot_scl_state_reg[1] ;
  wire \FSM_onehot_scl_state_reg[1]_0 ;
  wire \FSM_onehot_scl_state_reg[1]_1 ;
  wire \FSM_onehot_scl_state_reg[1]_2 ;
  wire \FSM_onehot_scl_state_reg[2] ;
  wire \FSM_onehot_scl_state_reg[2]_0 ;
  wire [0:0]\FSM_onehot_scl_state_reg[2]_1 ;
  wire [8:0]Q;
  wire [2:0]S;
  wire arb_lost;
  wire [8:0]p_0_in;
  wire \q_int[0]_i_1__0_n_0 ;
  wire \q_int[0]_i_4_n_0 ;
  wire \q_int[0]_i_5__0_n_0 ;
  wire \q_int[0]_i_6_n_0 ;
  wire \q_int[0]_i_7_n_0 ;
  wire \q_int[1]_i_2_n_0 ;
  wire \q_int[2]_i_2_n_0 ;
  wire \q_int[3]_i_2_n_0 ;
  wire \q_int[4]_i_2_n_0 ;
  wire \q_int[5]_i_2_n_0 ;
  wire \q_int[6]_i_2_n_0 ;
  wire [2:0]\q_int_reg[0]_0 ;
  wire [0:0]\q_int_reg[0]_1 ;
  wire [0:0]\q_int_reg[0]_2 ;
  wire [0:0]\q_int_reg[0]_3 ;
  wire [0:0]\q_int_reg[0]_4 ;
  wire [0:0]\q_int_reg[0]_5 ;
  wire [0:0]\q_int_reg[0]_6 ;
  wire \q_int_reg[0]_7 ;
  wire [3:0]\q_int_reg[1]_0 ;
  wire [2:0]\q_int_reg[2]_0 ;
  wire s_axi_aclk;
  wire scndry_out;
  wire stop_scl_reg;

  LUT6 #(
    .INIT(64'h4F4444444F444F44)) 
    \FSM_onehot_scl_state[1]_i_1 
       (.I0(CO),
        .I1(\FSM_onehot_scl_state_reg[0] [1]),
        .I2(\FSM_onehot_scl_state_reg[1]_0 ),
        .I3(\FSM_onehot_scl_state_reg[1]_1 ),
        .I4(\FSM_onehot_scl_state[2]_i_3_n_0 ),
        .I5(\FSM_onehot_scl_state_reg[1]_2 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFF1511)) 
    \FSM_onehot_scl_state[2]_i_1 
       (.I0(\FSM_onehot_scl_state_reg[1]_0 ),
        .I1(\FSM_onehot_scl_state_reg[1]_1 ),
        .I2(\FSM_onehot_scl_state[2]_i_3_n_0 ),
        .I3(\FSM_onehot_scl_state_reg[1]_2 ),
        .I4(\FSM_onehot_scl_state_reg[2] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \FSM_onehot_scl_state[2]_i_3 
       (.I0(\FSM_onehot_scl_state_reg[2]_0 ),
        .I1(\FSM_onehot_scl_state_reg[0] [5]),
        .I2(\FSM_onehot_scl_state_reg[0] [0]),
        .I3(\FSM_onehot_scl_state_reg[2]_1 ),
        .I4(\FSM_onehot_scl_state_reg[0] [1]),
        .I5(CO),
        .O(\FSM_onehot_scl_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \FSM_onehot_scl_state[9]_i_2 
       (.I0(\FSM_onehot_scl_state_reg[0]_0 ),
        .I1(\FSM_onehot_scl_state_reg[0] [1]),
        .I2(\FSM_onehot_scl_state_reg[0] [4]),
        .I3(\FSM_onehot_scl_state_reg[0] [9]),
        .I4(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h555557F7FFFF57F7)) 
    \FSM_onehot_scl_state[9]_i_5 
       (.I0(\FSM_onehot_scl_state_reg[0] [7]),
        .I1(\q_int_reg[0]_3 ),
        .I2(stop_scl_reg),
        .I3(\q_int_reg[0]_4 ),
        .I4(\q_int_reg[0]_5 ),
        .I5(\q_int_reg[0]_6 ),
        .O(\FSM_onehot_scl_state[9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    clk_cnt_en1_carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .O(\q_int_reg[2]_0 [2]));
  LUT3 #(
    .INIT(8'h01)) 
    clk_cnt_en1_carry_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\q_int_reg[2]_0 [1]));
  LUT3 #(
    .INIT(8'h08)) 
    clk_cnt_en1_carry_i_3
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q_int_reg[2]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(Q[8]),
        .O(\q_int_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry_i_1__3
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(\q_int_reg[0]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_2
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .O(\q_int_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_3__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q_int_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\q_int_reg[1]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\q_int_reg[1]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_6
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\q_int_reg[1]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q_int_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \q_int[0]_i_1__0 
       (.I0(\FSM_onehot_scl_state_reg[1] ),
        .I1(\FSM_onehot_scl_state_reg[0] [5]),
        .I2(\FSM_onehot_scl_state_reg[0] [0]),
        .I3(\FSM_onehot_scl_state_reg[0] [7]),
        .I4(\FSM_onehot_scl_state_reg[0] [3]),
        .I5(\q_int[0]_i_4_n_0 ),
        .O(\q_int[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[0]_i_2 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[0]_i_7_n_0 ),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \q_int[0]_i_3__0 
       (.I0(\FSM_onehot_scl_state_reg[0] [1]),
        .I1(\FSM_onehot_scl_state_reg[0] [4]),
        .I2(\FSM_onehot_scl_state_reg[0] [9]),
        .O(\FSM_onehot_scl_state_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \q_int[0]_i_4 
       (.I0(\FSM_onehot_scl_state_reg[0] [2]),
        .I1(\FSM_onehot_scl_state_reg[0] [8]),
        .I2(\FSM_onehot_scl_state_reg[0] [6]),
        .O(\q_int[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \q_int[0]_i_5__0 
       (.I0(\FSM_onehot_scl_state_reg[0] [0]),
        .I1(\FSM_onehot_scl_state_reg[2]_1 ),
        .I2(\FSM_onehot_scl_state_reg[1]_1 ),
        .O(\q_int[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \q_int[0]_i_6 
       (.I0(\FSM_onehot_scl_state_reg[0] [6]),
        .I1(\FSM_onehot_scl_state_reg[0] [8]),
        .I2(\FSM_onehot_scl_state_reg[0] [2]),
        .I3(scndry_out),
        .I4(\q_int_reg[0]_2 ),
        .I5(\FSM_onehot_scl_state_reg[0] [4]),
        .O(\q_int[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \q_int[0]_i_7 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\q_int[2]_i_2_n_0 ),
        .O(\q_int[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[1]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[1]_i_2_n_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \q_int[1]_i_2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\q_int[2]_i_2_n_0 ),
        .O(\q_int[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000111011100000)) 
    \q_int[2]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[2]_i_2_n_0 ),
        .I5(Q[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \q_int[2]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\q_int[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[3]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[3]_i_2_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \q_int[3]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\q_int[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1110000000001110)) 
    \q_int[4]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[4]_i_2_n_0 ),
        .I5(Q[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \q_int[4]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\q_int[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[5]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[5]_i_2_n_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \q_int[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\q_int[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1110000000001110)) 
    \q_int[6]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[6]_i_2_n_0 ),
        .I5(Q[2]),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h7)) 
    \q_int[6]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q_int[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000111011100000)) 
    \q_int[7]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[8]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(Q[0]),
        .O(p_0_in[0]));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(\q_int_reg[0]_7 ));
  LUT3 #(
    .INIT(8'h04)) 
    stop_start_wait1_carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h10)) 
    stop_start_wait1_carry_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h10)) 
    stop_start_wait1_carry_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zxnexys_zxrtc_0_0_upcnt_n_8
   (S,
    tx_under_prev_i_reg,
    sda_setup,
    sda_rin_d1,
    \q_int_reg[8]_0 ,
    rsta_d1,
    Q,
    gen_stop,
    gen_stop_d1,
    tx_under_prev_d1,
    sda_setup_reg,
    CO,
    scndry_out,
    \q_int_reg[8]_1 ,
    s_axi_aclk);
  output [2:0]S;
  output tx_under_prev_i_reg;
  input sda_setup;
  input sda_rin_d1;
  input \q_int_reg[8]_0 ;
  input rsta_d1;
  input [0:0]Q;
  input gen_stop;
  input gen_stop_d1;
  input tx_under_prev_d1;
  input sda_setup_reg;
  input [0:0]CO;
  input scndry_out;
  input \q_int_reg[8]_1 ;
  input s_axi_aclk;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [2:0]S;
  wire gen_stop;
  wire gen_stop_d1;
  wire [4:0]p_0_in__0;
  wire \q_int[0]_i_1_n_0 ;
  wire \q_int[0]_i_2__1_n_0 ;
  wire \q_int[0]_i_3_n_0 ;
  wire \q_int[0]_i_4__0_n_0 ;
  wire \q_int[0]_i_5_n_0 ;
  wire \q_int[1]_i_1__1_n_0 ;
  wire \q_int[2]_i_1__1_n_0 ;
  wire \q_int[2]_i_2__0_n_0 ;
  wire \q_int[3]_i_1__1_n_0 ;
  wire [0:8]q_int_reg;
  wire \q_int_reg[8]_0 ;
  wire \q_int_reg[8]_1 ;
  wire rsta_d1;
  wire s_axi_aclk;
  wire scndry_out;
  wire sda_rin_d1;
  wire sda_setup;
  wire sda_setup_reg;
  wire tx_under_prev_d1;
  wire tx_under_prev_i_reg;

  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_1__4
       (.I0(q_int_reg[0]),
        .I1(q_int_reg[1]),
        .I2(q_int_reg[2]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry_i_2__4
       (.I0(q_int_reg[3]),
        .I1(q_int_reg[5]),
        .I2(q_int_reg[4]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_3__4
       (.I0(q_int_reg[6]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[7]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \q_int[0]_i_1 
       (.I0(sda_setup),
        .I1(\q_int[0]_i_3_n_0 ),
        .O(\q_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h45551000)) 
    \q_int[0]_i_2__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(\q_int[0]_i_4__0_n_0 ),
        .I2(q_int_reg[2]),
        .I3(q_int_reg[1]),
        .I4(q_int_reg[0]),
        .O(\q_int[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \q_int[0]_i_3 
       (.I0(sda_rin_d1),
        .I1(\q_int_reg[8]_0 ),
        .I2(\q_int[0]_i_5_n_0 ),
        .O(\q_int[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \q_int[0]_i_4__0 
       (.I0(q_int_reg[4]),
        .I1(q_int_reg[6]),
        .I2(q_int_reg[8]),
        .I3(q_int_reg[7]),
        .I4(q_int_reg[5]),
        .I5(q_int_reg[3]),
        .O(\q_int[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \q_int[0]_i_5 
       (.I0(rsta_d1),
        .I1(Q),
        .I2(gen_stop),
        .I3(gen_stop_d1),
        .I4(tx_under_prev_d1),
        .I5(sda_setup_reg),
        .O(\q_int[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h5104)) 
    \q_int[1]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[2]),
        .I2(\q_int[0]_i_4__0_n_0 ),
        .I3(q_int_reg[1]),
        .O(\q_int[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5155555504000000)) 
    \q_int[2]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[4]),
        .I2(\q_int[2]_i_2__0_n_0 ),
        .I3(q_int_reg[5]),
        .I4(q_int_reg[3]),
        .I5(q_int_reg[2]),
        .O(\q_int[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \q_int[2]_i_2__0 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[6]),
        .O(\q_int[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h51550400)) 
    \q_int[3]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[5]),
        .I2(\q_int[2]_i_2__0_n_0 ),
        .I3(q_int_reg[4]),
        .I4(q_int_reg[3]),
        .O(\q_int[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \q_int[4]_i_1 
       (.I0(q_int_reg[6]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[7]),
        .I3(q_int_reg[5]),
        .I4(q_int_reg[4]),
        .I5(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \q_int[5]_i_1 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[6]),
        .I3(q_int_reg[5]),
        .I4(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \q_int[6]_i_1 
       (.I0(q_int_reg[8]),
        .I1(q_int_reg[7]),
        .I2(q_int_reg[6]),
        .I3(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \q_int[7]_i_1 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \q_int[8]_i_1 
       (.I0(q_int_reg[8]),
        .I1(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[0]));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[0]_i_2__1_n_0 ),
        .Q(q_int_reg[0]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[1]_i_1__1_n_0 ),
        .Q(q_int_reg[1]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[2]_i_1__1_n_0 ),
        .Q(q_int_reg[2]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[3]_i_1__1_n_0 ),
        .Q(q_int_reg[3]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(q_int_reg[4]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(q_int_reg[5]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(q_int_reg[6]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(q_int_reg[7]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[0]),
        .Q(q_int_reg[8]),
        .R(\q_int_reg[8]_1 ));
  LUT5 #(
    .INIT(32'h55FD00FC)) 
    sda_setup_i_1
       (.I0(CO),
        .I1(sda_setup_reg),
        .I2(\q_int[0]_i_3_n_0 ),
        .I3(scndry_out),
        .I4(sda_setup),
        .O(tx_under_prev_i_reg));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zxnexys_zxrtc_0_0_upcnt_n__parameterized0
   (\q_int_reg[2]_0 ,
    \q_int_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    EarlyAckDataState_reg,
    EarlyAckDataState_reg_0,
    detect_start,
    state__0,
    bit_cnt_en,
    \FSM_sequential_state_reg[0]_0 ,
    scl_falling_edge,
    dtc_i_reg,
    \FSM_sequential_state_reg[2]_0 ,
    \FSM_sequential_state_reg[2]_1 ,
    state0,
    \FSM_sequential_state_reg[1]_0 ,
    Q,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[0]_1 ,
    \q_int_reg[0]_1 ,
    s_axi_aclk);
  output \q_int_reg[2]_0 ;
  output \q_int_reg[0]_0 ;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  input EarlyAckDataState_reg;
  input EarlyAckDataState_reg_0;
  input detect_start;
  input [2:0]state__0;
  input bit_cnt_en;
  input \FSM_sequential_state_reg[0]_0 ;
  input scl_falling_edge;
  input dtc_i_reg;
  input \FSM_sequential_state_reg[2]_0 ;
  input \FSM_sequential_state_reg[2]_1 ;
  input state0;
  input \FSM_sequential_state_reg[1]_0 ;
  input [0:0]Q;
  input \FSM_sequential_state_reg[1]_1 ;
  input \FSM_sequential_state_reg[0]_1 ;
  input \q_int_reg[0]_1 ;
  input s_axi_aclk;

  wire EarlyAckDataState_reg;
  wire EarlyAckDataState_reg_0;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_6_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire [0:0]Q;
  wire [3:0]bit_cnt;
  wire bit_cnt_en;
  wire detect_start;
  wire dtc_i_reg;
  wire \q_int[0]_i_1__1_n_0 ;
  wire \q_int[0]_i_2__0_n_0 ;
  wire \q_int[0]_i_3__1_n_0 ;
  wire \q_int[1]_i_1__0_n_0 ;
  wire \q_int[2]_i_1__0_n_0 ;
  wire \q_int[3]_i_1__0_n_0 ;
  wire \q_int_reg[0]_0 ;
  wire \q_int_reg[0]_1 ;
  wire \q_int_reg[2]_0 ;
  wire s_axi_aclk;
  wire scl_falling_edge;
  wire state0;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'h00000180FFFFFFFF)) 
    EarlyAckDataState_i_1
       (.I0(bit_cnt[1]),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[2]),
        .I3(bit_cnt[3]),
        .I4(EarlyAckDataState_reg),
        .I5(EarlyAckDataState_reg_0),
        .O(\q_int_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[0]_1 ),
        .I3(Q),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[1]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(Q),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000EEEE62A2)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(state__0[2]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[2]_1 ),
        .I5(state0),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'h000000000FFECFEA)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(detect_start),
        .I1(\FSM_sequential_state[2]_i_6_n_0 ),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state_reg[0]_0 ),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(bit_cnt[1]),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[3]),
        .I3(bit_cnt[2]),
        .O(\FSM_sequential_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40000000)) 
    dtc_i_i_1
       (.I0(bit_cnt[3]),
        .I1(bit_cnt[2]),
        .I2(bit_cnt[0]),
        .I3(bit_cnt[1]),
        .I4(scl_falling_edge),
        .I5(dtc_i_reg),
        .O(\q_int_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hEFFEEFEF)) 
    \q_int[0]_i_1__1 
       (.I0(bit_cnt_en),
        .I1(detect_start),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(\q_int[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \q_int[0]_i_2__0 
       (.I0(\q_int[0]_i_3__1_n_0 ),
        .I1(bit_cnt[1]),
        .I2(bit_cnt[0]),
        .I3(bit_cnt[2]),
        .I4(bit_cnt[3]),
        .O(\q_int[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \q_int[0]_i_3__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .I3(detect_start),
        .O(\q_int[0]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \q_int[1]_i_1__0 
       (.I0(\q_int[0]_i_3__1_n_0 ),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[1]),
        .I3(bit_cnt[2]),
        .O(\q_int[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000414441440000)) 
    \q_int[2]_i_1__0 
       (.I0(detect_start),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(bit_cnt[0]),
        .I5(bit_cnt[1]),
        .O(\q_int[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00004144)) 
    \q_int[3]_i_1__0 
       (.I0(detect_start),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(bit_cnt[0]),
        .O(\q_int[3]_i_1__0_n_0 ));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[0]_i_2__0_n_0 ),
        .Q(bit_cnt[3]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[1]_i_1__0_n_0 ),
        .Q(bit_cnt[2]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[2]_i_1__0_n_0 ),
        .Q(bit_cnt[1]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[3]_i_1__0_n_0 ),
        .Q(bit_cnt[0]),
        .R(\q_int_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "write" *) 
module zxnexys_zxrtc_0_0_write
   (BREADY_reg_0,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    D,
    \FSM_sequential_cState_reg[5] ,
    \FSM_onehot_cState_reg[4]_0 ,
    rtc_rw_reg,
    \AWADDR_reg[8]_0 ,
    \WDATA_reg[9]_0 ,
    clk_peripheral,
    \FSM_onehot_cState_reg[4]_1 ,
    s_axi_bvalid,
    s_axi_wready,
    \FSM_sequential_cState_reg[5]_0 ,
    \FSM_sequential_cState_reg[2] ,
    \FSM_sequential_cState_reg[2]_0 ,
    \FSM_sequential_cState_reg[0] ,
    \FSM_sequential_cState_reg[0]_0 ,
    \FSM_sequential_cState_reg[4] ,
    \FSM_sequential_cState_reg[4]_0 ,
    \FSM_sequential_cState_reg[5]_1 ,
    \FSM_sequential_cState_reg[5]_2 ,
    \FSM_sequential_cState_reg[5]_3 ,
    \FSM_sequential_cState_reg[0]_1 ,
    \FSM_sequential_cState_reg[1] ,
    \FSM_sequential_cState_reg[2]_1 ,
    wr_ack,
    \FSM_sequential_cState_reg[2]_2 ,
    \FSM_sequential_cState[3]_i_2_0 ,
    \FSM_sequential_cState[1]_i_5 ,
    reset,
    \AWADDR_reg[8]_1 ,
    \WDATA_reg[9]_1 );
  output BREADY_reg_0;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output [0:0]Q;
  output [4:0]D;
  output \FSM_sequential_cState_reg[5] ;
  output \FSM_onehot_cState_reg[4]_0 ;
  output rtc_rw_reg;
  output [4:0]\AWADDR_reg[8]_0 ;
  output [9:0]\WDATA_reg[9]_0 ;
  input clk_peripheral;
  input \FSM_onehot_cState_reg[4]_1 ;
  input s_axi_bvalid;
  input s_axi_wready;
  input [5:0]\FSM_sequential_cState_reg[5]_0 ;
  input \FSM_sequential_cState_reg[2] ;
  input \FSM_sequential_cState_reg[2]_0 ;
  input \FSM_sequential_cState_reg[0] ;
  input \FSM_sequential_cState_reg[0]_0 ;
  input \FSM_sequential_cState_reg[4] ;
  input \FSM_sequential_cState_reg[4]_0 ;
  input \FSM_sequential_cState_reg[5]_1 ;
  input \FSM_sequential_cState_reg[5]_2 ;
  input \FSM_sequential_cState_reg[5]_3 ;
  input \FSM_sequential_cState_reg[0]_1 ;
  input [0:0]\FSM_sequential_cState_reg[1] ;
  input \FSM_sequential_cState_reg[2]_1 ;
  input wr_ack;
  input \FSM_sequential_cState_reg[2]_2 ;
  input \FSM_sequential_cState[3]_i_2_0 ;
  input \FSM_sequential_cState[1]_i_5 ;
  input reset;
  input [4:0]\AWADDR_reg[8]_1 ;
  input [9:0]\WDATA_reg[9]_1 ;

  wire [4:0]\AWADDR_reg[8]_0 ;
  wire [4:0]\AWADDR_reg[8]_1 ;
  wire AWVALID_i_1_n_0;
  wire BREADY_i_1_n_0;
  wire BREADY_reg_0;
  wire [4:0]D;
  wire \FSM_onehot_cState[0]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[1]_i_1_n_0 ;
  wire \FSM_onehot_cState[2]_i_1_n_0 ;
  wire \FSM_onehot_cState[3]_i_1_n_0 ;
  wire \FSM_onehot_cState[4]_i_1_n_0 ;
  wire \FSM_onehot_cState_reg[4]_0 ;
  wire \FSM_onehot_cState_reg[4]_1 ;
  wire \FSM_onehot_cState_reg_n_0_[0] ;
  wire \FSM_onehot_cState_reg_n_0_[1] ;
  wire \FSM_onehot_cState_reg_n_0_[2] ;
  wire \FSM_onehot_cState_reg_n_0_[3] ;
  wire \FSM_sequential_cState[0]_i_11_n_0 ;
  wire \FSM_sequential_cState[0]_i_12_n_0 ;
  wire \FSM_sequential_cState[0]_i_13_n_0 ;
  wire \FSM_sequential_cState[0]_i_4_n_0 ;
  wire \FSM_sequential_cState[1]_i_5 ;
  wire \FSM_sequential_cState[2]_i_2_n_0 ;
  wire \FSM_sequential_cState[2]_i_3_n_0 ;
  wire \FSM_sequential_cState[2]_i_5_n_0 ;
  wire \FSM_sequential_cState[3]_i_2_0 ;
  wire \FSM_sequential_cState[3]_i_2_n_0 ;
  wire \FSM_sequential_cState[3]_i_3_n_0 ;
  wire \FSM_sequential_cState[3]_i_4_n_0 ;
  wire \FSM_sequential_cState[3]_i_5_n_0 ;
  wire \FSM_sequential_cState[5]_i_2_n_0 ;
  wire \FSM_sequential_cState_reg[0] ;
  wire \FSM_sequential_cState_reg[0]_0 ;
  wire \FSM_sequential_cState_reg[0]_1 ;
  wire [0:0]\FSM_sequential_cState_reg[1] ;
  wire \FSM_sequential_cState_reg[2] ;
  wire \FSM_sequential_cState_reg[2]_0 ;
  wire \FSM_sequential_cState_reg[2]_1 ;
  wire \FSM_sequential_cState_reg[2]_2 ;
  wire \FSM_sequential_cState_reg[4] ;
  wire \FSM_sequential_cState_reg[4]_0 ;
  wire \FSM_sequential_cState_reg[5] ;
  wire [5:0]\FSM_sequential_cState_reg[5]_0 ;
  wire \FSM_sequential_cState_reg[5]_1 ;
  wire \FSM_sequential_cState_reg[5]_2 ;
  wire \FSM_sequential_cState_reg[5]_3 ;
  wire [0:0]Q;
  wire [9:0]\WDATA_reg[9]_0 ;
  wire [9:0]\WDATA_reg[9]_1 ;
  wire WVALID_i_1_n_0;
  wire clk_peripheral;
  wire reset;
  wire rtc_rw_reg;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire wr_ack;

  FDRE \AWADDR_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [0]),
        .Q(\AWADDR_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \AWADDR_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [1]),
        .Q(\AWADDR_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \AWADDR_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [2]),
        .Q(\AWADDR_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \AWADDR_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [3]),
        .Q(\AWADDR_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \AWADDR_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [4]),
        .Q(\AWADDR_reg[8]_0 [4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    AWVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[1] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(s_axi_awvalid),
        .O(AWVALID_i_1_n_0));
  FDRE AWVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(AWVALID_i_1_n_0),
        .Q(s_axi_awvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    BREADY_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[3] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg_n_0_[1] ),
        .I3(BREADY_reg_0),
        .O(BREADY_i_1_n_0));
  FDRE BREADY_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(BREADY_i_1_n_0),
        .Q(BREADY_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h54)) 
    \FSM_onehot_cState[0]_i_1__0 
       (.I0(\FSM_onehot_cState_reg[4]_1 ),
        .I1(Q),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[1]_i_1 
       (.I0(s_axi_wready),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .I3(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[2]_i_1 
       (.I0(s_axi_bvalid),
        .I1(\FSM_onehot_cState_reg_n_0_[2] ),
        .I2(s_axi_wready),
        .I3(\FSM_onehot_cState_reg_n_0_[1] ),
        .O(\FSM_onehot_cState[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[3]_i_1 
       (.I0(BREADY_reg_0),
        .I1(\FSM_onehot_cState_reg_n_0_[3] ),
        .I2(s_axi_bvalid),
        .I3(\FSM_onehot_cState_reg_n_0_[2] ),
        .O(\FSM_onehot_cState[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_cState[4]_i_1 
       (.I0(Q),
        .I1(\FSM_onehot_cState_reg[4]_1 ),
        .I2(BREADY_reg_0),
        .I3(\FSM_onehot_cState_reg_n_0_[3] ),
        .O(\FSM_onehot_cState[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\FSM_onehot_cState[0]_i_1__0_n_0 ),
        .PRE(reset),
        .Q(\FSM_onehot_cState_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[1]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[2]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[3]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[4]_i_1_n_0 ),
        .Q(Q));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEEEFE)) 
    \FSM_sequential_cState[0]_i_1 
       (.I0(\FSM_sequential_cState_reg[0] ),
        .I1(\FSM_sequential_cState_reg[2]_0 ),
        .I2(\FSM_sequential_cState_reg[0]_0 ),
        .I3(\FSM_sequential_cState_reg[5]_0 [0]),
        .I4(\FSM_sequential_cState[0]_i_4_n_0 ),
        .I5(\FSM_sequential_cState_reg[5] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \FSM_sequential_cState[0]_i_11 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[1] ),
        .I2(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h005500110F550011)) 
    \FSM_sequential_cState[0]_i_12 
       (.I0(Q),
        .I1(\FSM_sequential_cState[1]_i_5 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[5]_0 [2]),
        .I4(\FSM_sequential_cState_reg[5]_0 [3]),
        .I5(wr_ack),
        .O(\FSM_sequential_cState[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000003010D310D0)) 
    \FSM_sequential_cState[0]_i_13 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[5]_0 [2]),
        .I2(\FSM_sequential_cState_reg[5]_0 [3]),
        .I3(\FSM_sequential_cState_reg[1] ),
        .I4(\FSM_sequential_cState_reg[5]_0 [5]),
        .I5(\FSM_sequential_cState_reg[5]_0 [4]),
        .O(\FSM_sequential_cState[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \FSM_sequential_cState[0]_i_4 
       (.I0(\FSM_sequential_cState_reg[0]_1 ),
        .I1(\FSM_sequential_cState[0]_i_11_n_0 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState[0]_i_12_n_0 ),
        .I4(\FSM_sequential_cState_reg[5]_0 [1]),
        .I5(\FSM_sequential_cState[0]_i_13_n_0 ),
        .O(\FSM_sequential_cState[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04070004)) 
    \FSM_sequential_cState[0]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_0 [5]),
        .I1(\FSM_sequential_cState_reg[5]_0 [4]),
        .I2(Q),
        .I3(\FSM_sequential_cState_reg[5]_0 [3]),
        .I4(\FSM_sequential_cState_reg[5]_0 [2]),
        .O(\FSM_sequential_cState_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \FSM_sequential_cState[1]_i_10 
       (.I0(\FSM_sequential_cState[1]_i_5 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [3]),
        .I2(Q),
        .I3(\FSM_sequential_cState_reg[5]_0 [2]),
        .O(rtc_rw_reg));
  LUT6 #(
    .INIT(64'hFFFF737FFFFF7474)) 
    \FSM_sequential_cState[1]_i_4 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[5]_0 [4]),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(\FSM_sequential_cState_reg[1] ),
        .I4(\FSM_sequential_cState_reg[5]_0 [1]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_onehot_cState_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF4F)) 
    \FSM_sequential_cState[2]_i_1 
       (.I0(\FSM_sequential_cState[2]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [0]),
        .I2(\FSM_sequential_cState_reg[5]_0 [1]),
        .I3(\FSM_sequential_cState[2]_i_3_n_0 ),
        .I4(\FSM_sequential_cState_reg[2] ),
        .I5(\FSM_sequential_cState_reg[2]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAAAAA8A8AAAAA8)) 
    \FSM_sequential_cState[2]_i_2 
       (.I0(\FSM_sequential_cState[2]_i_5_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[5]_0 [3]),
        .I4(Q),
        .I5(wr_ack),
        .O(\FSM_sequential_cState[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000E00EE000ECEEE)) 
    \FSM_sequential_cState[2]_i_3 
       (.I0(\FSM_sequential_cState_reg[5]_3 ),
        .I1(\FSM_sequential_cState_reg[2]_1 ),
        .I2(wr_ack),
        .I3(\FSM_sequential_cState_reg[5]_0 [0]),
        .I4(\FSM_sequential_cState_reg[2]_2 ),
        .I5(Q),
        .O(\FSM_sequential_cState[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBABFBBBFBFBFBBB)) 
    \FSM_sequential_cState[2]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_0 [2]),
        .I1(Q),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [3]),
        .I5(\FSM_sequential_cState_reg[1] ),
        .O(\FSM_sequential_cState[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFAAAAAAAA)) 
    \FSM_sequential_cState[3]_i_1 
       (.I0(\FSM_sequential_cState_reg[2]_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [2]),
        .I2(\FSM_sequential_cState_reg[5]_0 [1]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_3 ),
        .I5(\FSM_sequential_cState[3]_i_2_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \FSM_sequential_cState[3]_i_2 
       (.I0(\FSM_sequential_cState[3]_i_3_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [1]),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState[3]_i_4_n_0 ),
        .I4(\FSM_sequential_cState[3]_i_5_n_0 ),
        .O(\FSM_sequential_cState[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC00005F5CFFFF)) 
    \FSM_sequential_cState[3]_i_3 
       (.I0(Q),
        .I1(\FSM_sequential_cState[1]_i_5 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [0]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000770F00000000)) 
    \FSM_sequential_cState[3]_i_4 
       (.I0(Q),
        .I1(\FSM_sequential_cState[3]_i_2_0 ),
        .I2(wr_ack),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [5]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80000000)) 
    \FSM_sequential_cState[3]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_1 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [1]),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(Q),
        .I4(\FSM_sequential_cState_reg[5]_0 [0]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011101010)) 
    \FSM_sequential_cState[4]_i_1 
       (.I0(\FSM_sequential_cState[5]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[4] ),
        .I4(\FSM_sequential_cState_reg[4]_0 ),
        .I5(\FSM_sequential_cState_reg[2]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFE2FFE2FFE2FFFF)) 
    \FSM_sequential_cState[5]_i_1 
       (.I0(\FSM_sequential_cState[5]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_1 ),
        .I3(\FSM_sequential_cState_reg[2]_0 ),
        .I4(\FSM_sequential_cState_reg[5]_2 ),
        .I5(\FSM_sequential_cState_reg[5]_3 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_cState[5]_i_2 
       (.I0(\FSM_sequential_cState_reg[5]_0 [4]),
        .I1(\FSM_sequential_cState_reg[5]_0 [3]),
        .I2(\FSM_sequential_cState_reg[5]_0 [0]),
        .I3(Q),
        .I4(\FSM_sequential_cState_reg[5]_0 [2]),
        .I5(\FSM_sequential_cState_reg[5]_0 [1]),
        .O(\FSM_sequential_cState[5]_i_2_n_0 ));
  FDRE \WDATA_reg[0] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [0]),
        .Q(\WDATA_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \WDATA_reg[1] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [1]),
        .Q(\WDATA_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \WDATA_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [2]),
        .Q(\WDATA_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \WDATA_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [3]),
        .Q(\WDATA_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \WDATA_reg[4] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [4]),
        .Q(\WDATA_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \WDATA_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [5]),
        .Q(\WDATA_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \WDATA_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [6]),
        .Q(\WDATA_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \WDATA_reg[7] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [7]),
        .Q(\WDATA_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \WDATA_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [8]),
        .Q(\WDATA_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \WDATA_reg[9] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [9]),
        .Q(\WDATA_reg[9]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF1F0)) 
    WVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[2] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg_n_0_[1] ),
        .I3(s_axi_wvalid),
        .O(WVALID_i_1_n_0));
  FDRE WVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(WVALID_i_1_n_0),
        .Q(s_axi_wvalid),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 145856)
`pragma protect data_block
1E1emUtxBzVeKMZUj/KWzxopx6kTEcW/v6w66QsL09Dgkg2ejCwScSGCvdYpzPUVqDtgQFw9mbrX
i56atu9Uw1cLWG94cbgTp5OSTGy4G5wHa5QlPbPpOJd7yMgbGcFUEIw0DBhl3XAVcLTHzAVarNuq
LT/ww7zQIUcw/S40oh+GxSsJjL4hWYtRV8CwiBF3FFKd25RzikjEsH0IocGLQ7/vAuZlCMy81vX5
WIEvswCPmgxzF2uus1MLGcCZRr5EMbXCQ/PenNz3TYxs7ptnw7tHUho/gP4m0v49sy8TdgL6a4GN
TntOFNHEodZ8R0klXXunooS8dUr/f72n4xYA8W9yYwk48Z9v0wOj9MzJIjHM7SDbjpwJsCZw/0yx
912o6ENxfqWhDP++0/T9CVMxoEEwE3JtBaKkIgds+r9dnTm0f0zm452BIim+Qqx/J/uEVfAlZWme
KDngJmGpOPfGqUOdfqchl/hcJVR2lmKHeWVaBqhvzsKGrFiaEkEdQhhnxH+q27jsp7W95WnBrFDi
Q9x2cyCaxoW2lrQT4mJqwWtiphUGfgrzNAzCZOqWaeylH9PcP2C0vmE1nk9fC0a/MhiqTUxJxbXb
/UyTOQw1ATF4lFGua0oQsK91RtzkoCaUbyAZ6OgKiINn/jrLyotPrxV3W/KP0eYp3SplMCBcYnnj
ZuWMGoeZwAPPH79S4x+IiltW/HWONdMkAx3o5WOUNd81Nf/L8rrNeEO3DzNnqfDVNwePq2IU4M4E
IbMjhC1NiwNu7FXRmzhM20k/aGHkcuNDBhOz1bm/IIc9EaDb0SCym3y5AayQesKAgRvROazMe9XZ
3R6Hx8zLcIEdyINrLFW9hq4rGjUWhrWykVc10XS+nT5dJEFZegG/Dt/hbRdhadpcVhiGW2Y+HH3p
CYUb0eerghRFXSAZwFsdCVC7xC3BFwOnAzuxu/Ogq9ZE2GvWDaX653S+1ljZZd6y99TblWcjYWwU
7hIdpBHPA2aoVlY3Og+4+c5rxWZPCMbSE3fLTWKXeneY4TLwloCHDcvYfSfx2hSf5aOmvhV7vUkp
ONXy8VpFBwRyMImKGqit7j7Z9hw1eeCY7fEtDXQUU2vAocO8SFLpYcsUz0WyIsTSm2gzzYf+Igkp
7YsPz300h1dNrR5KEa5EULhgWoilczf4FALngY00TpIqsktNAXl3NUN3JgK5d2+Xu03IABro6nWs
KeoSYAxl/QaMnNhc51v9kt+VrdFdRz+tVi00phjEOXhvHdK0PnM/vnP6pqnsU6Eo0dEesLO+V5sQ
0qxBG87okImGRQcZDMNemuH3UB+gmIdSB4vtQB72gjCCKLREme7N+6Skm9QrLC0iwzCOPv/js5dp
ur0gZh59keU7hU4UlFTAszA2V+XSPGr0kF42yldVy6dX7yf++vZjZTNXFpkouS4MSlfc0rRc+z2c
Ws7M9HtMRtPjjaHNOMns8aM0VGsbP8yF6WHfOKShgy3eP1x6VmZkev7rhQ9y0OoA9Ib0UTLXlYFV
u6FHkpYz4qt1cCshadTf+XCd1WZwFheKy5cIU4Q5+5yn4rjxPuBtakQ3AFWudtQPZHPq0ZVz6s20
EZUwzeHCUliHQi6SRIRACqBdIedvoEl2usCLJfykQPwK+pzPKFTOYesPnNFYOIGVoJ6rlWOMVo7j
Tj/1cGSRHI51nTroJlcYMJjF8B6P/Vr9mQFz9gP7DpW1GUAiK/5ilchuzkBWqv5KDqJSn2GKXcT3
TdBJvq0M6fRhBZGiJmt8yOZUpCdm9x+Qox9UgRRr4LKOsxhHPTXdcn07O0ROTjVJV0IfdoOwoUI6
z8MM6oDdGbnDiog5wvelB1zcYXB+9CxpkEwCZQ7WaD5rpQewl42WsQP8nYpTHLAjYGsypKFFbVJf
xNUmAzwbXQlCHyO7UTNoaiOd7EM4Ff4kOl1I6qAIhzoKKN+9K1p038kXMS/BfdTULI16LHzR9ssp
BHeg7+8/hiS8se2F17jpx3l4knq3BXeSbA5tCwq5RTgj7zFyP0gyjkVd4lO5treXCwtY1Han27Hb
K5xoRP9P2Ae2K1LU8bYgmDE/6MWki09ck9b1niNdUzo6DOMsFkV/nwK8kfCdBydsGMdLOjxBVaQt
23AcRFH7SUH1mdb4DWWhXbNQg/W1pVzpqDKag8+yVFQC/EEwaQu+E3+K6d9Am/mRTFf0PYKWVipr
FoSi6sMP7tdXOBbOo8ZTFCasTrYjdl974X14iDqUxQUOQ/Drxb6/8CVtNljQI77Tm9D6krXUmePs
YlEwlrmJ3PA9tCAcQ8PPqSS4KIIjacANZ+MwyIciQDPBtAxieqnT3+1l4/XE49lTGu/wBlYolyW3
ipU1prIcKFoIBkAHo1wP04XsYTzlfVEPgjMni5ofnB/auCnAMr9p3HLHkexJSwY1RXofWsyr7Sz2
U0EeWyRxaTMNyQKvjdOySaShzoNPyJzmU8OuPdOp1Dv2Gjz50NkZM++p5rGXk627Xp53PCUnErW9
+VuVhWn0M9x8S0c/wfcK3urHAdqGFvekEwuQetJA8mIpPTesmxVAl4/VEVCkFKlSkxr+aleduGGT
wUY2iGZld3IoXKe7nmgLFLYykzwvHMRdiS6NpqZCdlQurr53UmrjxwwkzetUAm1NBcVFcerjdEpS
dmK6WIHZYwHwelzjSR8xPgQ+SG2GUZMUB+LvwqB6rHiOqn7Hn4s1ZBMpgTg3KnCtKdRVkmDCkSq+
b9dUn8EdXtSve/T57Nn+vkdu61ipKgdzrIyi1tSW57j/47OgScE3p4Nf31ef/DHgwQYSOKjiHyzg
2vWig8u2lsZnW3NyG5sTMM7c56moxYRZFq13Z9RjgEVHzNXiA+axW0FXEFyFb1pYiNWnGkPn8SFc
5qzlMIFkGpYF0VdL29dh+ppvEoj52U/xv4BtzdU4JkW7yc+fC87AqjbQQFVc2HHA0zIuX+ELIrt6
xG2aSPE/NC1QduJSiA5y7nq5h/UgISTGvNGj/cpT6Ot2S8MzmZTbf+IehJoKYlOqCVw5PwewDXz/
86eGXbFMXnnb2nm+Q9UqUgCJIG/4fgNa0OHV0pZNEaOzWg4yKkv1KqGBdebNNMvdCLudmrFp77X6
tt/g+q9wSE7EMewg0GwVaWvl69jX2RhKxSwUu+2Srx/CgB8xxOwAlukVqfrT8jCpH6dEqXS0giTi
hzj+oBuNS2Cxn2rLw6J6c4163DgmBWN9/tKaFAnwZPFTFpMR9Cj9PJcN6pRVXgQtEfRGdUgQk9ha
LSx4NZiECrHv/a6d0iwVl89EHCb8obc9T+P0cyMuqT0Dap20U2eyjaw91aIiB2gcUES+wASkHLmx
e0zTLGGSe12HTnB1x7h98rWZOmSaakZknj5fTjY10NzSFj4/HAPjGtJfyqkdzXEbzPIUCeoTc6of
BG2JEtj4d+hq0fjR9vJCbgEmjnTsbQZoJLb18KAHgcEnXwkYX3qFkGAakVE8fpMkg7EYfBa7DhS2
ILK2/ZdBd3tvnFOJ4CsW9OuY3C/8X64q/YkybV3nEVPh+YZ7CpBTBBT0XHJQTRGE3c48a+/6qKvV
4HvvkDRZlNE5a4K6xsw2bWzgNgc6Ikq2e1c8V7/vpnIUbPK/9LS7uolU6MI0XSBTbOBNFoW/6EIZ
h7FV8hGT9xyEHD6RlMfa9gNXcMmcVg8zforC9GD7nRnLka1gh2UFAAJFY5sNeAR00757MqYi6mIH
0OLfYcGbUYQtAedmd5PPxUhklvfs8odrQGGCFTV5po/4h7E8SPlL0U9U6FwFPc9u10N28Tt86rOC
K1DL7AtKeAgZnGdE9B+zM34ElxspkCyUPHtGvuPSwc6JkurLr+iYlImEhN6oN0P8sLF53ginp5ZV
Gkoe2aFu7qBI/G/7OOgqToq6ng8MeWch8JNc/hk8BXBEU1N99fPKaV1Gf5p/zDqXn/zLFZyFmK/M
xU7fVwcC1l4h+1ev2rXXP9k5QJ5GzcCmr225pk8EDoTt+U79fHeP6gP6RglX6nQKuJfVjEfHcjkj
slPm5QGrWC/DdC9hlsp9mHZZr1O8of32ftDahnKlUuh2l3iT3j4+YkNFCHP7BKEchymUUiOWdZon
22/a1d7IdEqf5UCjiCcO85+RXoDtRcKrZ1gCgWN4bhbzAX5YpOZj0opR4JzHwFWECyrZms0T5y0M
o1kCoJm5N3ek/D/tjB09xVUwSwWUN2uL1rDAJzEXwPyR4aeqtgLyzCV+nsOuw5WT+3jbWHX1B2Sw
my3YJCnpzmq24yDlvxIIIZ8Y1nieQHcQiBzirQgpXLeNru6kl3KNvTNPoO8LdCDMwj74OY0m7+oQ
g5TVz83zWaETYEe8cRcq5S69rsYV8+/Jv8x0ruTw74BTJJjmSeKXxpthVNxlAu772ohkTTSYyfH6
wnMJK4ewa8naWpz2IQ87YtIH1hKpDQM8xZmaWkx+QBkat3HCoKxsgFHJfCBJHZ53JdQe+lfSUuFO
aCSEl4S1cJ7ffRYJUGbFKZgD0RTLeXG1X+NxeVsi2FMaCkRe/o6fOjpmb+oURzXbZrB1KDRWsa+I
3qa6pjzt7ImWmHNiEW8Ffd3z3JXwNvj9OAjpmHZzFCPMKufTtVag7rNx1/oAG3RpwKHGSH4TC1VW
Wit/2r9fUMQ98/69wUtJ3a/lMUj64syzWELAlqxOV1Jw69y7XsBcDnSEuBQU+UBXLLqgoobzNsdU
FziAZbmWdkpZdnQR8VDaPn1sTCaLLTWqQeC51B0PqBVcrhBT69MT8oViRrf90wHcS1W4fFvtygud
bBZOO8v8HaK8jwses9iH5KjzORH3Fzr0uPVE/PReqwEDoDXaxFUBh0ZwFdLRuO55yFW+mK1c5ZEO
yVdsgXTjJFb4SEzgNul38xcfDphdk0tBSZB/6jySsL2Q1EU1ZEgLxKoznr0ZyTKALmcg+iT/9jUY
Cj5/AuEHwFQ/RZYY5zzaMeLOEXLbalnA4vqf8CUhTkmS3ILK/5ZbadTITpMWaQyB3DR3dD7WkaRz
J/Apm1MTU+vOJF71q/+/frhpzkGEPuf++einnn4inT9D98Uj4vSHhGZm56Frk0aNY/0273tl/sZc
c0YB7ew4QyiLQ4moVBNAVxce1eEMRdyELm055J953KTJyv8WE+6kEuT6anseFfyd/1kAyuMcZJOJ
6Kymc5bzicsvpUWF4DnMIbbp1mDY7nMlPqbFq9dWQXs0VLHldabxIwZhSti18oyImNW1UH+IkXVW
LSw4JV+q6aycfUnXH7z0opPCB42Bi13XO0zURcelkgh8iBzk3Zj0WXq9g5bFv+Lzxw8YBqmimA94
cRH9/yxXuEYqvchZieTVU6uVUrXQcRqnvpZLoBQUmusXdOlzntVtEbVmngnzKdIuludff/OalrDL
4+l8k4Z8yQ41G3rLv8u7jtI21H2caTos5XmwQBcJ0V26THXIjZny+rNYYKLVtxIJGfdyQxUHmInZ
sX+BYMvTxqJv2FJht0SondmnK0po54wsc2XOxwKR3uTK09YXNHsNph4n5Llfbk4hlAtfgleD3C41
b7EOUvcBX2dpr+6S4zsURCaLc3TVsQEuoTSiyW3JXAI34S260IwD2Tud2R6gGwB4tIMg36yZkyiJ
rUgRX0tSACBK7ZSbmPvbHGZAwW7y/Ms6WjdEavTdrvdUX32I+vCV+sdJpYp9pZT6Kd39oxVfecRa
AqeKLqrI/+bMNkE830EcLzUDYOuQMNZkemV0KkHm6YmbQiiJCsihG/EvXirBpI/L3bmhxGO68YoM
uDcXH+mcqJ9ecKRdJIyWr63tVDGidwBhL2EWoMbhV6Z9l5FYp0LuDJ4U4fsH9WNJ32TpR//zK9ry
+VxqUn28VuuDRU/kqwdfcb2qJB74MYlrDyvxlFnvSFazQALjy7TxR+F2xKygMaiXdPP2wfV40IKf
8Xx47vz0cRnXrOPyR0GiAem02rzuvY2z6GgXfXHs9QnEsOvyqK8xRILEIPnro80ZwAuKCWv1yUSK
f3lkWI8P8zWfkK9AxeC3r/ISVroEXfoA8U9AYmSU8iSE8NLXiihjKhFieZQnPk/RkIPBPKofMP1D
38fKNO7y02jcg8Yxra6lcDgc99Z1iKAQe+oRC+Gr7JMZI4oZ7ta9AP8d3cELgSAK7XS9ATmHGMjb
t0wJkknb550TcHBzGds7d/JfXQERwgriLZhqsyYan71opgi7dffAmAlhtF/EoDehdlv/V2BMnQya
fPr7feqDG5KSWvDZGMs7J/igx0WXiocWZuWAjkqwNxKhP2su9sHtf8C8ZgpRccjUEIoUBle/M70B
WB2kjzOn9WL6egjckAKmezgKq1c9v2bkHoIFMro1VKJntUzfPXPs9kQ3kj0CKEKooSZn3YMBNBUY
jPy8FnC9FtHvO6jvqky3uENcz12yydd0BdzdH4TsfUy0p0SHshzpzlEjBUdumo6hvvL+hKFvEseG
0qQnteVKqz8/5LOOFAD/1AWn6dUpY5wdQbym0ff5hAe5AcW1Cb7jf9t/SaCcoMr+w6cNuqMeR2zB
SI8P+qgsruu0Vvg6yuyFvz+JhZsIAipoIRKa0ZY9YQYZi93BqBPTDIGZ+OfNLMzrh6H051z050vp
zVgs2lmNZlUjimUOjTkzlO6qk3jcu3eoRNiYmzakPj1Zp5N9DXbxU5aMsy7pATKbN7AV7tdksQ+D
/ri17o031yyvl+rljVfi8xe0+3Rs8kfmUPrPl0NGMlE1SNn5MBDj6wAw8+7U0swOxOKXdsV33UUJ
Dj0tLgJd9z3jyqyTMau7cGb8hVa0xOfjTov4iwb9Kl7mG0NWYjU7axio+4Pe2PyfKAG8V5l1wiCk
3h12ybi6Un649VG8/ZJFSOK9Ru8b0EnUE8y0agqoXwn5PKlzqKwC4j2eNrnnjHTKtCfL5IBIixtl
2fnfKySaOQeJHnp24mm9UU3M446pDks6spHyTOa5y4qoMsuIJeD36zL74rZoVgt7EVa6pcxw6zJH
N73TMkP8ezujfDVLNPe89EWQcwq0wOdkIGTMVTh3IyofhZr8f9UdoyLHwu5AEvmT42VROsWQW4Ln
toY9woDWPfDuJ2OlRrxnjSsQYQ2XyTO/wPmYxNVChQLuA4lkSCMyDp3/66V9Xz7qBTZ7jqHxBYag
r2EJjVOYmyXqA55b3i4cmY3SAD5lpnPIzv3KXf362l4ee7TdugNgrgFjFrY3/F2/z9vXT+ETS7Xt
RrqIlGN/DKHtvDXK1otAHkRlshXvz1kFaGBfQ6rUg3GuyqaJOt+E4HUjDGElq4MrQQSqj8ASiPrI
Se2m8VurLsL53Rvt2Vr+UixOul/OEFSYZwr3rqLshOYJGUglTvme9fK9acUiPkdjaAEfW8opEUfA
sdsprX64X9cX9L0Xv1A3ayC9R3ec/0eKmb1YZPs5rqGCepCM8gZfi84WKcMtWvPT0PU45vxGGCej
i7B5Sa0zMmWUwJiyc9gt3bj7dZOiHB8JQR/BTNZ9w9MQXlrt/1VwRHHR5cDM+AUGY19mMXvMqL8s
orfweddbhb3rAkj6ZPZfl4kUIE/1PYXKZgM/F6rfkuE85NcbZSpvmIcXG9s9l9x4mhrr2MoNUKh6
HZSSst3vXms8J+YqpnOT1e1z/oxIGji+D+WVBvZvpvCRdW+Tb4hn1Ss/jEwZNkjLAOq55v6m1TCA
AIrc7sc9ByJ3enfY/gkwPE+Sul3o5aBRQhvkB3PJ+1lxjNSVxmKhXgEcZoGFEgp7z2Oyrf6byE5T
IKVIanGDPIBh4WKUpKF/55ZXxzmocaxLBAbFlTdyCwzObWFQrlDZNGkYPSAdeHmQboWC9b0X7XcU
zFB/PTwGh8bwJfwIsbT6rkCpt2Z+243bU3ym9JroF3KoQ7DmM1i42MW3dl+Y1fWvqVYxdJAqeID0
OpBqD4GdYCC58Twnxo6QI5wKNrGCavY/Cr8c30DybVm9oBlKfhVqsVKIWn3JZfUlFOvbcQHKANvN
z7bZPcYStwXQR9ObHSYZMWnWv4xqPtVf83y3xvmG2t/b5gOmHtXkVUAcHp3pYQ6CjRgoVT99423R
tuhVQlipCieVRJuDP76IKKShja7skqfppO/PnL4uJoMVtFo7jw3sShL/35vCwjNuidGOwG0h2DAp
KxrhQ+5gaCcIYGXzWaGQcR1wba3jHZESmK66Ha2nyYfb+fwJik16UFM8u0jzkOLp1QHapzKk9zo/
nlz4GnZmgX5u8qTNPU9zFyNYSw2U5VCRTyej4seqEmXQG6zeoZ36nnafbTl9VMjK2BAhzwT7iq4Y
c1zYHGqsJxHHyHGzLx1JTYhhrLoAvkzc6DKvjsc52nhyFMG8hgtkPfrMagEvRZN26Aj3BmzL4d6d
DplGwnYdxiN6UVB37gi8v6eUNWQkaAq/gy6PhXinFgtZdWf40danL3ZBGiYEt3zlebuGfFYsCKoD
TK4WDZ823bi/sP1s8G0/RY/2txGe9B2a52gZ3M0paZxnVlKqhpEbigHFrBli5Qm7+CxpUAwiqWtM
1YIAtTV8bHHPiNzPcZSYnYUFHYk94l3o0BVUZ5+Z8+t/F5pPj96nE+07m3u2AM3H1n7r9g2Uaoia
8k6vDU5wKIh0lKHEtzBfk398I8V8WR6N/Z56CTkLLqepzMDlv2Xy3BYUEvNzbmyqIFIfDx7QrUBS
Uw8LoC2/kwuV9AP/nZ2iQp1uCL46lTF93LM5ttsaG34ZeMoBMZCApqlDNZ3/Hj1TEoJGxw4C7kpf
VqpI0gSDRXeUig+mOeAxyx09f458mXnURPH4o6PEVFVTVW183XQCiKmJDBYLVzcDlBE2CpE9z0uM
vVi+5NahhyuXMF2xs9L0i0Z0prpbQME8eutE1OQZc9KdUCfvehHAvz6Cf5v79diEuivrHXRn9ii4
JRQrza7FsdPeizfqEebd4YRQpCv8FO74oekWgITCTCvOkB0UiBi97gwtYg5iiKWFdBOXQ/v6d3An
9O8E2MXNz6iO+FMKvIwRHPaAcQARIZSM6mdZAw+hL+oQkjeUZOK0S+QCZG2BV7jT/eUCFY9RlE1G
jaVmf6XFkKbIrnvl349ohAq4RSbnYXJ0nJ0Kr3d5Xu6EdWDcX+xMWT9U7y0y8RtmmBBu3x/YagqE
IJ1ywb8/o0d7qnoLSx1ezQ02CmEpbhsA89SzcZ9mHGtAYuturJHrIi0etQc6l8Xe1qgOjAhbX69K
inz5S20FJcB0Smw4gjVt48fsJNSDkoWQmhBA92sp/mTQ/cuRcHbzXS1GFSXwNuPu58pqfMwYjKGH
1d6sHKCWzdybxdHNAx3NQfdb+psGK5pH6iUWO3+1OvapRDBM12UoeAMN72t0mC88uWm694YxC8Wa
IqFXHkH+DYJNGDylPHxvvVpnQe7ZW67yl6M8umeRSfjc/NQ6Y7XRNapLiHH046aqvoFh5rl487FC
mCJW9BYzRkR0MrsYTy5gPLjk00gHWpyQAOgO4fjnPVBExcJZ/6MSwitNaX4NRMdoC/VPyn8jy9yW
ib7qjXlgwLbynBbiRPmGA/znHh5MiiMlvTJs2Jp02cB/bgNfXx2iGc4vqWgr3F4wPqFF7ZMOxN0+
X+zabM5r0RaTyHr7hjU+DVrRpPnR4onA7u1KZ5wJNuP/Dr+lbTrtjNthValUwlxAYVXAFsx0yXoQ
X9VKKjq7p7qUTyf80awoOtnD897OiuD086yDrGYEn6jYmsicQLjsn6FF0CPVOMxFz8GU9xprmXic
zYhEUGzb7v/eU7g9WzC6+pdhsSkkPDJzv03/nsL5isbdftl56S1xY7uQrfIJa7fJ94NB+LXZy1K4
8tnLJaKmPZg8699RpSOAK8eR/wwBfN66p7reaRqtqgBx/P3ZVdmXNVtjtfcR3SjKxc0Nv+EJxZUl
tvwg2CNTA6cwnRLiJZXSyRtunqiDKmOVZoq1rZ5aA3FIMs2QY3WkWPH/hVXw/iSVZUq1TsPVtEAJ
al5Mz2JWFIgfOPFmOZj6D7Bjv7nOuHibIGjTIkJXKSU+QRB+py/KtIwZzUz+0LcceJATs7kFcXMg
szIos8gYlmWcoPtm8Y+eM0+rJGHl+DkkLSRaqmqom7AoGoNEfLpClB5xzShTVdnBXRJGWB+GOXsg
oST1xhN001JOcePap1r6ed3KtgXwjiZJVqhXC3VgofTmFTWCkyaR1uNcOS3EY0VZUvgPZkSuv/KZ
fVcncWRMjIf72DF71VlbLIpNptbcws6Ph59jv2MCtGrWI7gui1+UA4qr5CC/67aUVH1ldKGZcRxg
5+78XMfCDEclYIebORqtYQoP4mszKzHf121FDucRumuc711En5H8pGln64vFW8xsgqYSYi9tOMij
V4JeWkstLpB4lWgpY3v34pw8IEjN51M51eOANHU0FlrbymR0bvtFRHMDmSQJeH+4l9tfqzMZowYV
JIOcN4ItTljX5fZlo+w5s1qbsG9L7d/EhXfQkPl7R3zDrozzek2JvLdICg7cwBjlBbWZfcWYVtZq
f9Y7Kl60yWHSHtLhZ2RUIMgYQrVsND1bHf/Yil8PB5k85t/rXkgWYCqpeJDb06MI1lgkkoXzh0vf
7l/FHaLL1hCH9+vSee7F0KrxsZMESwNYl1VzFOuti18aEB0zK2DAztoAPu6Te9H+F6xXjiFfHtdD
wTLuW+aP/0Vua2oZEDJIP5d0Fb34FvFdpx8zM6WKK6FJu79lnGanmDDxUN0AeHaaELAXVUqNLmGQ
/KS0qG0OoS70jKp8bwWRKI4xNfFS9+aNRUQLZg1t08KtQX1TGn63YnCVS2jFFaYXObIlSd37wOAS
XL04UFnFSF7cpFXoR6Y4Luk2Js9j930UGyEXP6MlP/Ja52I29HH2z84mG6SNVQojgM+uYqIGh9ow
l/viCBaVoJNn+bkmPpgUuxSt29FZAJdH98fstD2viMnNg6Bkl3CblyOx9umFpxQMYXv5Uq5WAgq9
UJwhWX4CfDIBc1R9p+ZyUl4CH3a5fB9H04L5I6V4z1oK50q1iFEsoWTCPg8yXNOl9PUMVJEzqPH9
BVyNs+eMFS3pXtonNY0o4EDPyB9tsfJq1TcjqyVz34r2y6Df28s5FGyHuoEexdu6SXZ1XkvKARbx
26S/PLybRo71bqoc80Fl1beoi047rdP7gJSp/F7tFHeC3jCBQbGeg/1QRt74sfKlRgKfh56WNUal
+vehWTzaAdi5DgPqcd+S5mDQNLdKQ0vJVOki2dqK9mJGWDkYcYTLJM6/CiQetlNgqyUQdmZso6Za
94tIsua4aDQDksO9HOwP2XOru6WTB4/1Ghj1IwHExrOnyp1rfjVkVKOmaByqN6/j2QwZ6S1C6oOF
Lf5Sdq0fpMr3RmKQglke2c/j9oE0qIRXPyfiPsluWkPHdp2CIDkji1ukKxuTBPn10JnBPAlXQ5wg
/A9XrkQe86bE2hMK1T1ngRWTehnZh2IxjPYCfcD9MdDuA8f48JMZ+AsC4hQ9MkBUDB1mzEVYD432
MUuy6K67XPfPxf9dSGLeMhdozHwRBpYUGbKU6mQ7Fpnnf+aGSB+0cjuPF45sbldqUuhj86g6Gdsw
0d7J4HEdLVKDaj/t7A1iLmjt+E6lJUBBzm9RoXk3k5TuGv7YSiB26BhrZKsgBcMLgy0N1XpWPiW+
ADSqRfg1MUu6bZzW0n60dwx+tjYPfe1gLIizZ4DwbTnzqq6Gz+7JwfED+GoIgFDUfQsfyTyrS5PN
IoXJdBqFagaOyAj8ZYxBcbixId1IBI4BKfBv4m7jxTdCsLhi1VL6+ZKBRbI/PCHx0smbrpfO/d80
28iDFaC3Cj+u+/5moNJX6SVHqSJRboEklInAwIgUmzpg+81cROcTIQMNrr3X+s1+w1e5G6m7mzfV
lQ5KILn/ZpMqRXUcgLmMT5VJPyN7T40Jl2dZ34psCjoohKfFYjos/CJXqeHvU6MGSxbnsi34WqNC
kWQueqRizblfjbVEPeeRFZbEOcd1xTtv2Qj1EZfGG/0zPQCuYUNvayJ2ap5wkdmqy7YkGuKNkzra
ael1qsGoi2gHEjkK6VmvSoGPwgwSelA8zrlHT8e5luqKk1kQPCn7KfvWiyD2XUIIWsT/9qAjPgkl
gJTUO8RaMU4RJrDp1nFLZ63KoMalke8H8YzQ0tpyaPOQ11R8iMdO3q/Um5lxXLsqm62vs2I5Ge82
Pz/Ks10wVxi7Mp8ySPtieSu3vESDhZAs7By6+gmsp3Y7wiYKgZ+Hywp96tRdDry6YgpehjtJN9hA
W3Lqadf8HYmUvjLXD6x/vAgd9ysCJaV8hcsk84cu8toezuZ8ABpEMp9Im8az5nCuqMGUEnGF0Lhd
+Ep3FNX1h7c8GtsJF3BNsLh+OKmgSfJBz+VhW5j0Ns3gxBkjihlXsYntLtOgq2IuGmQwgE0UkLDL
zoMLD4FgaluV9k/8G+ESoC7UKH1RSqwY3cVXcywYHIfyUdX6LlF5kQNjj+/jeIwfcrzrzMqfkKrf
OP/AZbDZ6pagiswUcm3NQqGTwQHyvHrLFn9irRu/sG42SHE/ANIG5evS18Vh3JoNOoc1LNgz2t13
UP6EKGHO9HRlQKgW8dZHcNWOtocQ0FbkWrdhGnWZ7LXvqE9tkp2QIJvH86MP7SPw0dyBvyQ7L1ZD
d542/rHycFaedajKinna5Wu6Jz4ZCfT0Yrb334fg5AAzpDOCmx/zu+CvMAvS0gdW3HKk2rhXAOF9
4nd+7yN48+EpGrN9KzRoNO7LDbZGuIuklGE/48TqGYeCOIlgad1NpLiuBqXnSnzfhSjJVFpfjQTU
36e6VSNq4V0rqqHCBs3Q15BxRDRfIOavxWkdHANCL1XAtyXNFMsKStVG7DF2UoMwUSNc0s4GQQoj
tts/8ae2Qin3TfD186rPsYr12hVPKgkRQ35RismiHTW1uM/dtnP6OYM8CiLAxQC/vtF/2pmE0RE/
2TtCUHxrlXdJUU3oNEhrlAiQ7LgioT2NFmhTTWDm9C3McxI96gEwMm8BUXb+CtEuNvSObYqa+eLc
SdNkw3zZWXqIOh+rhFun4KlTo4jOGPBK8XvG/xRYF+7/wvE4GJxmnss7Ek3Gesv8CVTpvLyfCOQ9
Ow8RxY0PiywfwHxSt3gQTgwQ0P5+lWQYMkYrazGdxKBs6vm+H+cvoQLW4BifeBFM0bChpBZUmxEt
GhxR1RPjjwtRH1YHBslwAqLXLBbkWQ9OG3dCOai7LWKHoXU9PFyDpHNEKiCNB160nqlxApDFJ9CX
cGzpqtHgrJfYJRDYblPqwqA01+9/lHFKKXIWu2pw1BKMPLHdwY0HhRSBHbvf71AI1D4snQ9x8mYB
Sh2RzAQwhCch4mYKVWRh0CnunGKYIqtQl2ZXMdptk/BIqajnTf3PsyDc3tbhX6hQQ4tLCdcSUBOx
JCEOrbwY4dl5KyhidM7nZLNvc1z8FmNjni42Kz0ONuh+lCFw7WP4m8ZdtwpDiqVSZGNHi+fzbJa4
/ftDr6uRNEGq4XinEKai1IyNGcgOe1Kkz7haDr1YR8ph2uIkhMxmIbDgTbk7z88Vcr3Sb+dhhsHT
Is54bmPUXwetNNUubL+SEBvpKyv+Rwqgo9ZhjpDQXAJen5g5+o7VXt8783FaMmII6/a/iJbYg4jC
fV5DaPpvZvSoVy0hAC0xbpHkgWYnmlc6tvp2JKviqTIMpchesX+fX0COF6F5SDBY3rCPydc3yi/j
gR/AojVDgPruf1BUCeDVGsyaEIC5dUfCcPZo12+URE9vQuCCx/jAp/lKDBFp9bwMhYUXn3Y8MIWi
MQ47jxON2ksSiPuMoy5VCZBmYbBVG+FlJCtOx6Cpp5l8knYcCV5sa62sxbscrswItUFsP6yNhq7s
KCznPMILixTVbA/XUgLWuOLoy3jPKVhCog7inbNEm8l1PVKy/T5f/dwfTr/itBIClqcSplUL7PF0
Hid5UmIjCDbxjPWZakLl11FOpdeKjgEOUvs/qEiaGG1ZMyvRrEx8vIdmU9sVFXzClClQlvftrLvK
FcaRFnZJ3dLQFZzkYJkkSwUaGrOZBoYnzRL8xpJYplWEv3xh9uqGHm63tU9ssDloB4xwd6znZ3PI
n/SxaB8i8qKmcukCLL+4KvMCdNSFVEi6gjLvTAXySf4V62MWprk1GIzgAh6DpdIMmNUKo1wEbABx
EjVPuwha6Md3CvoFcab6WNTdtUsc5oMlY8vy/zwDCHl9B9uvXoT7p3aX8ez95m0HtIJ56cxtEpLL
rx5Q8ygRHm0aPjGrHAKCG3LmWSao149Feo/Nsy1Hj+zDnS6A16Xs2vmzGfXNvcB0SNSGolTtceWR
v5ClJqx1v1GcMYej0fw/TpyefIEnjSxeFntyNzzTy6nwLjNKhFOc10pzbCf8Xse9RT+JIV05NDAm
CPisePpNEueI7o3anNBi0V/e1sZNOrgeQTP/+e/l6CkoG9blMJysW6XAfTvFV7THUpj5Sze1cap9
1zSv6PlGlKLJqg/WOxab6jmOr2HImfGRb348X501Yk7aNmlKn2pGT/O/Mxp4v9S3iYV6lluhIiOJ
Et9Q4Ptq043myRjpmeaBNtCyXYVfKeaoI+1EaI5xUuUs8ezgXb8r2zu0nEMGB+wNhPYXxf51g6fT
E2hc1BNaPb+LG6MSQT1CbUILtdeiFnZz/Um5LYEScREfKImRCg7Al9TRZP1Q1eEIQNuVjJEhU8Aj
m1S+Vf6+wdUtxn/kw6WJKsgH8DLjrxYOCQyLi6lcMsZIYhRqj7emcE+p7ncjQsCxWHFUjluo1+DL
oS/edGFWXGyqOYf5FUT/041pYZYhD6VJN51fJppW6QTIArnqQXMleB5lIBt+cYsWXbHT82QW7u4w
G7RqAzg8yTcJTYXcpJRQNfsKOgim1dJ7IzZ13LtDHGTf267k+fa/ijEw/o5N0Eiul+7eBcKBdt1n
FWPLrWbxl+vZs2KsJdMKBhR+I5qGzx1jKURjg9lSQFFlF7ucs6crO/UG1FoO12z5kWmVuFSdMMao
vyOIMBPoLraelyrA+dsgcp/dwgPqt+4RWbcMUnIhqwNSzYbqOOv4eFK2EiFWl7385E6/IiBmHG7a
/wLre31I1/hEkF/EvOEAIB8qiZDFs3WaR2gWwPKJSpUVuAHhs5o6Mwf5h4l65D87p6JocaP8IUb+
940K9DWftlUW4TCltHXkkirVRzXRPtYqB3WjIO3qLee+qRfIcZVcbziWqQdvfKsCZ7UxqNjMvsEJ
a4D/svBiaucTpweSG+za3O3XfJzwxJGPaXQJXnmtaWEK+pA9bNyVrV6fSFGe2tVcajRx8oLuIJEn
OtTEZ3cPWNNPGNmAq99uXE5PE0KiYwlpIpdJg5ryu9QwTqPwZ5BNhU0Wa/GoiF0+QhoLg+KNZKsh
GQUPvM1nABTTVQ3ddM5x0vdTdvHK4iUhLe7kPdcxR5DG3SUglfvtrRbqhGqHzmXSdeTX3BLbaQ1t
fw3oJ4oWxMemUCQGFVpjrgwDa1HQCOEq656N7Qp7fopirXy3sq1e03djetznT2RogSBmkbsa6i2M
qk2yRZmdXXxod5mk7+c3N7ktydhbsbl9c0VyZaxV8e9wbmj7w1kPpnYxaANA7gStALgfNYGTVRUL
rgtL+TGQBXi+pWxO8mcPwu4DVXMDBtrUz62EV0NfsXgJfYGZuMgpVn2dvI5Fj0UPrFkKaqerk06L
+5pzCoYuH6trHqQtBusY5wisTtDNQkOEJTPQOrUCQ6QVtwLh7mgLqT/kUEP+UMjntSYSzvue7xcX
+AcN+2b/7p8Tl99lF7e8zgF/vtGes915pNud787kaDG1RV0E7TPpqQEOGaIAw/jfa62PsinsQHP3
LN3DL2UVR5jQOxHnG7lhqmJVQJC/1QlsoH+eH8On5BxKjSK7dItEIfnGvpfKF/vZHCtm9zlHlg0a
dVmW1oXzedhiHAeE5/HN3/2VFhS82ZEe7SJV6/CVbOL/9Q07ysHyHNsY5Wo1S2pW70MjEp68cYJ3
g02eNRzTUy1PdaK/ftqX2NlephKN0tN4QbVTZajW4q9Cao8Jo1g0mEFgbP2YTe2GpgzvmLKTpB8b
oD/HM8Deknkbts6Ge6Y8QDubYBdBgWipR0+mknJtrNezqSFxwIL4PbP6qZMP69g3V8wJOBDEjatL
EZoCNmrroh55tim0cd/gw8yiMfnBpVEoyhgqpsfHiM/h8NUDY3n97p/kKRmz3WPKaW07tVJgTY9F
18NHfL9dU+hDB/si3ur0w641uaGLoZWghHDjpffrpuxUOfEWoWBwZYQxpdZvZhtxt7jkuXnhZRqg
x+3j4oWIcTjYQMKxzllKINNpuM4fykTzYQO80iwB6hvFtg6d+5wbfiDvWLCTX9a2zEdKy7B6++LO
Y/alNVBUlGRmuzgQWkqth/aIFOnM1+xwvkdHraWeT8RVFEqyQBikYyQjV1UZlIffkK74aJrIpGg0
XNshaAC/HJf19UWtxFgmT8zJDaZFnnJ/xwVImmkxplQD10H2yM/08sHk2UvkyTD5Eki/2G6ifZeY
KoYKj3jW/9qVxBMrsaMX3S9RlKuUTOmKrPgU4L+HiqRHkmVP/txGFNko5leRPI8mJMLYQRggElK7
oeXHbX/bt3gB9Mp9H/4INggrMdrfaRGKhuRqOJ5vACAVcZrzGHxuDoCyAFfz3IsMFIoP0eyYO+hO
d9erVA8HuhokuHgt+c5oFKEBZwkmkTJNZTlNw203bke1w/DYCk2C3mBEOMwjC2wUTOTDPXRix0oc
Vx+as4juXWzks1lBYF5i37ch5MhYxFML5ON+oRmcBejuDskeyrI4z7BR6TxkiG5ojfLuyQYR7rGX
i35F+6QoBJI6xVfFz+WipzbgGmLGTPqF/MKQ0WNHkNrQpltdXfIuuXvVUOkF3xfTRecB1C0DP1+b
npiy2kilMlDC2BcL5XSjx9qTbir4eqSv5IYGI+TCzlGuqRJTgD02aZ6u/09/tGuLVSq5dzhVMpDL
u9AysXyzEo8F/g3tFi3LBbGaxfX8hl495Y02r+oi4NkF/ORRlCGYhtn0/7h3sTEE5PGRukA8eTCz
eG/CGHCPTB7zutqi9fGJEFRE11DxGC9viatbVMSLlQfNL+sAV4mxhKPFA6QbJIY8+tMwR6IhHFM8
Q6xWzmsJFGWPovvkKuyuFe+EU16gZD8LyP37GJSax7rgtxVTqDvWHjrMmdGgpkeO/snblAih9ldg
M028HphD1279ZHrnAEVoEdbqPO8meWwwCWpBXKlj4hgngSsicgHwRM7tnB/3y2E9LE0HCmfGNZ3J
cxtR/Y8LGyij8YmLEJpP6TaRQJryDRkqHsc33t55D9rZjBzpHn+yruIY00JrJLTFxSv1HZFVJ02J
CGJMi4vTNa2umaLmPAbpP0xcNXohV/ql4UUcALS8BhjN7VZ1wnq4fq4TkdLS80f91qDFhoyu0Cky
c/Aa1CJCXbQaT6gn0E5i9un1SAO2fCIMobjRnwRyp8X8FiVKWV2kBAXZd/k8bTPN5BYNf5X8S759
TgjlaagdLumespdJQ4ThBSfN4uFwBgCzM9aPpm/J5qFT3Aw2akQ796715i32yb19u1SeMdjPje/t
Tw/BWYgByUYdapYnvVekzExqutt+f33fuk4uC+yuLdHwu4P2vck/TOJrX5N5o84MX4YBd7KDljlC
uOxx7XSWyVWD1rJZW1OHt3l4DlA5qEE9O0S+GkRygjnqEeFoWlNWxDodT7GfKmQhOuzk2DCCaJbq
hiQs95/6BBAYCGWPmMmsN3fhipYp6EiJStIL3xDixORlSPLmtyjE30vKcY5oQREH7iy+XeHyJ1fE
5ySXYzD9dYjXUiwnLGysCcUOsdO0/b0tUtl2PXrHwAEcMe3GkwY6ZSFKWe0G7a+ux5A8vQxNkq4e
UFqUoseS9DwE3Fx0/iiJXRl7Mir+g5W4cd++JQGoNkP0sFkVM6XVNDEjaMenW8TR38sfaePmDpd4
kSKIriS3y2ieB5vaNkGIBIi7YKmty0S1nKh6Xzqi/QtZWXjplzt24EdyxI1f6JFm423j/hfvL0NO
aIjTIH0Qd3APRQmW82b8J3xzvPf4RtqbPT6nwRrEbxi5Nal2cialf35mKNxJKwMP1DF3YX6RUDrX
A5uo47y1of2oqD1uY3uZuq6J3g6pZpotznnH8EdhxnQHsZEG72M6q81P5Az+w8Lkgzv9ggo/JMTU
po7YRNrfHYXYSKAe9xRVfHAxtRRm2lBLDR53RwjT/pVZT/00Kh4DPepvI0zSUtUkuZqJllpWrdgc
0O61HJhbR5DcjOHZiCy6kRltDecZjz96ybzgHd8KfpQptRsI657OOOBBfkAy36xyGu8BmQxPFUzk
cSH62Jv2l+TjWPkdo5oI93q2q5BEMoY+mcokacsGyTN2E62Lzvrkuro1/nnyKkTZS0+87DA7PL7G
xhAWcdJHcgJZrL6rufYdbL+qzQv9G81jE3Ram15ZIiJ0iCLwAGqfqddCpuc1NczUcNJMSYzmRraO
oq02nMTGAw6lZS9roiLoBLso30rQeTP26dJokP8dWYi7FYboc7L5eFFsY88bPRB3zp6rBYo6NqJE
URbYGDNJMjmvP2E2B7jipKW43gEu+0HVyZPWxgI8/k2J3ueQCs+fIZ2sRSE3Zd5lm0WxOyxiUKMI
yl+s5JyKNqBW07ro4SzJDjV/J2RqjYoP9XuBmzEjZlA/lrbeblES3ZBYGoP39mmAa1KxfEh8G9WI
7k1u9eRkDfiE1QosMTANbPp7OgVzdgziDgEHD6lUzTiCIQKm2SXr8fwz2VVdyjrAhkWj1Es2z291
D5Epom05TciXP6eQ+E0OB0Pm2gOa1FHBO0C8ycKKidXMNuQBfW7MXOt6z8547WB/SG8x1u5dNlPr
r1CptqqgRX4dzEn8uaWnZpoXcSlgc5FfAWjw0GucPJSLhDr77DUmKzecUDlRqJH1yU2EkGiEVMh9
sn87hVZmqRM0FZ4UzLBnLgUHkmkQN9cKHrj1L4WypzwFYbMEUxI5z9ECN0vELvmppKdcj/WMarJQ
lL7kwE+3tqZoHzc5fEepQjVTCsMpIBrjChrMZKXSvQXjFCXRT5KbUjS0bYcMfp9NEfqXdVeij1Yd
tmduACgv8gL0CaAOkUOFm8qzDRMQcjpw8tnKqonJmS1WQWk1EPlt+8PZayyLQTr4pTT80n3lf/e7
Ok07jaYodGmk8eQLnqwjTlKu2Hy/FVuIBxfGjuC5GQa/bV7LTgY0aXpi9tb/q1U6tXvfZXB2MHNy
uAkWhP1qS6fpusFzb1tHtDry0Ww/qB79+89Z9Gz46bTKMCWpmXhl+sjsJXPY0j2/g1Y7oUSrqX7O
3tGC+IySJN9xXVFW4Q2CizxChRo93FFvfIcJ3RnKlVLz1gtCsyDHqzO0MPmLrJ4Z7D+yna128AF1
Vws3aoZZIJ3le5h9eQvGUC3uZlF9p2xVhov6uk4O6rrdJmgtkHStdmmoVJBlY8xI/iIyS6TK/Hw3
jVc2SaHyKDjB5x4ELalZQA1PaIWi1KBRcntnPXQhpf/CcoZDm0sFmOwWR2ttD4roPxEQF12rTETZ
y8bvcJynseUOxpZGJA3gPPGNM51Qk29JcIxyuOO0h1P4cqhPaHSX2g+f65vsqsY/L0/avzy6MXUg
ifwU4mnVh/kt/vX4UofRVW/5aMOHcGbtYMIRz4lh5pKQi+Y5LaLz0HZG1etSqNX+lNuGbQ11Rh0H
DKvFAT60dXVNEnZlAUHzjPPrr33w/txiumrqD8n5xzUS2q3xQ7McJOD7IpA1sstSMMzIoge985ot
q3Gm0DPSn7rXb0QPcZfDKHhoBw8PCIsMJjVu0eGFp2FDeZ7MISgoTO88Ar+OVFnfPO6yGCi1PVvp
d8JXlfPqQpo9sd6H0bKhfhdSYKnoSHbjw43Dh8c9U5RXrE8heU40v2PmD5T2j5Dkqm2Wi28WhXAb
jW6LEJzRPAz/4lADrKyxs0V+0hxFFUVi9xhK1u2wru6W4tZiFnwJcuy0eYt3G2Fmasld0cAoURoz
YnSPYur7ds9GUkXUac7tq8qlaBv9EMpd3KhJH60RcYZXDhUHi+rJWcaL0ir7lLEzO2HSJnDUAn4I
ufmb5p+ZwhRhKW3cnBrGpuEAiHjomNs50FY/+QE5ZpaUXM8aDfby3rc6fXJs4pjj2fen6jv86gn+
RwZmSbUHwR44iTu3aA3aiLlcdNQsQlOITxDnNL6Iy/anWgg+HVK+JQx9jeAd4X/68nvnJVJXE08r
xeUnM+iiJrl8zupdSH/mNgKJ7/tBieiNiOLS5+KCpRxclxm91Qcoo8kkLIkbViHx7VCU9JC5ikNW
OLNfGf7RQd1RJWw8yMP9z5oExtN3vf3m8PeYg9jVaQMtERL+IFp6xZfsndi3JOVDv4F5oD9oAjsD
J11/MTOO8hygcisMa/BIW9UVU8T/TnQ57yBosg+jP6+Bck/3KuZjuznsXetRc2oBPOmUa8z1IXXA
VSkRLsZx3msIm/flpKM50R2FStBChsA0yd2Oa3sSI3dUS9K7YPARnIfZI4rRP78VRhNMCoN4UuEV
3+BDcvZU9liCUPYW7uiAGbJ/o8WQFFQuDHvpvpFBNH3LGAnG1eJbxg2Mz+dDkWsUlbU2peNueyks
NVp3NjqT05l6Ual+4QXdBE9aMfSJy2gt9V/dp83rRKjA/wDHF+Up+IArXELAZQr1690zoAFig8xr
JChCKobs4qddmb7ntmIBdt4BZ9XwAdxSvx2PwBSdNtOMnjO4lH2c5XdRewIClWu+DmEWCNBq8piw
0s1lspVXO29Mb41ivOLjYR7K4wuJ0XuT0VzRnfYr/LRxHswXBYhOglynWfH/EX3dAPfUozosoq6v
kmSOlIg0RGNvonWcCxuUY/IDDHzwPjTjWDIDEzbx+edgE4tGgwNH3gNnlB8XQ4+GvvqonRx/TXHq
D5HZoynB8w//E8E78wAy4mkveRpip5Gm1qUSelhlwJBg6G/YkSHK0930ai4fpI8HdV7ZmSisGiRW
wqQUO5DDwtsGu6FoDvztHYawQiCw3SPSw+DEcAzdLGJuOEJxS+MwNh8UUxYqq9mmOEgc6E4uU/9Z
VbiZRDCKzUenZ+nChx0aMllwhK72dNlq0UcNUJtIcrOAMa9sAJf367BWnPdrep+Sjzi1nG2uDIxU
MKTVjQohu2kYGDAlj3aMVkXK+YgnDDCREyMZbrJSW9vg7qIrwKFYsN0hAMEVPca+zXuR65o7KzFr
V0HMI2yHKam6u19NOG5cAInoUgN6DTYNEoto4OSm1tsbtrS0+ivmIE/DqI9Cn3+WMRDj5Mew+EjS
zK9Aet1diWcNk8BdQGnEM9DZaRPr9sEavu2l38/+hVFKwIjD4hi3s+/5AlCIvQTPxu8two7sk3bp
T7H1m4tWDANEamW/dPbLvgj2nd7G1HLStg97710dSqIdbSxwBfvDyoFwXvuMujb2DymGAXEyOITH
j/lYpVD6itL4lulMORj4qEH6NFuhb7w9amy9eLZK9xBf73JYe1vQHlrCBRh8ovQ2dFVxTJLUk39z
jpdd1k3zoiwvABZDTGWIDpfgE7bgvS2fPvvi5XYSQzklFc1GoqXdirFqsvTHL2X5yqEGvlkxprFs
vFiLNjGd5uTTQ4PmtpMvILw2EN15CdXqEMKuLhP3yv6hTgQwT7HfhbPq/Jb8JvDqHnaj6dhNcVqX
6aYXW2aVILOndBcc1ArMlFNQ1jMw4zWE/JVm0Igq/GBVKOBchskkU17NhVvrz2ecKR+QwCyLpiex
xJ7yYBIGV5RaRnuYsqavs+yYTxps0r39u2xxjidZR5rWblKcEkkmyxeYaS6f/u2aAXYZ3CdIj10M
TfQ/X4DgvsMZXIuyDqSXk4CvRKb47Y+JOwbQzszrlFhbownyTfX7EcM2ykZBJTEKc6STmvtsEbHU
9Xr3w5O20w6+5V2IiuJuJgUplMa8uqJKyJsayp0jhHcD3DtN58EA5s/KGyrJVQGr0u009G6jiM5e
PTYa9207AdolmeYrHuMDTR8EllJSnPBAnrc8/SdlXi0ZsHYcfrP9RXdiO8sGl6MHefkk+vk2e/Ta
5p8yOufu3x2mIbis7ym7ScUJHkG97H9NgJT8IuP5mTEQA3nBI5grTkJZ/8NFaF8xGU5AN1x8sQaK
hPpMvnsjhlHnYOslxHCsqN90EOfwZh2Qv2ogIt2R4EAIYHv0bgvTGzeACd5q2RMCH856hW8S+reM
ANoBDG+0EvtC5jpAyWIBM58+A/3OgfLXBaZSjf0FMA2IG7CDN3n/1cJrIKl9UJmVYe0j6YZOrdmJ
e8yOlvy2iWVdPkxu0yi9qkvxz92xC0NXTjAI/lghQbLtuK2nwnJzSpL+BbAGu/+jN65GfpDF3fCc
e68K7JgwGtrbU5QKQvi/CKhd1v4QPaIDylMqY39MT6+YGA6RU3lW6TaCrz//eUtxBC1F6KI+1p6w
bOM2aVduUe2II+Xj0tTqwaMlTiLiwgwgMzlPlLSH9SJIzh7SWCsd4A3CNBDnK6AvXDSv8O6M3d4b
uXP10thHUe+12YXnbirYBwScrAokIssVflHpnWAmaM9xBL40g96thZb/IuTG7ebByCDig9XTEH6E
mE8hqLj81px+0NYk09vlElTcfNmc7lno306IuYy469VVa32GUh0wZksR/sWNlPru3uMeO03cxOsf
4w9yhxJF9YXYSvMkWeYuS6pJw2SRjd++36jeG/mkzpRha9m0nGCFw4V0d/yBE/lEGSzpvAACTg/x
1Q9gQGGPXEHWCnqVSBfxz/RzHlVNxmNJxDZKQ411Q2X/7r2JtG7TBZG1Q4wpXYEOax7j93njASsf
s7m4loeic7pNCHyXyJVbGBOma0ZBBF7+RpDyANrb0pMM+CVKljAXK0K+zM3BvFfjhfQSuYGcfaX+
OZhiHiDg09SP5jzRWEbqVnwd0EHhXbjxLpQDSEpTmgt8e3LScN9Ubr2xICJsmMXSDhl/dbvc6gXy
fYcXC3IjhRGPiIexBX27XGk/P7VwEEBc4Fa7lNSuDIXog1C2LydIafUKDMiCrXG4k/9wq8hJpHtt
tuKvINF6qxUZH5sPd0885idVceSQY5M0rx1G3gU/I+yEdRJ4O97EymEpWgeQxKlsNPZqsqL4HKWw
IgP6ulqJGf7Eu7xWRxUXVB72GXgFtImS32HGKCsXmFNjVAZwLFW95THl6b0DpAUcS1NlFs+25h7c
7Pqmeqk8pthSdxnmVyEHtGM+f+IN5aAVh5540PD3M9bedtlmXp1HJi+7YozEbwf39LP7goTVXdDd
E3V2JbhflgUqoaC64nNY/aj3tfyiI4X3N2VkQTW+1ir54L5nIOk8Q1blVj9L6Up5cDovwxQgbZcR
rchDupp8V559+GoyPFBvHE8XvCvPeW7oh2Z/+7tKlAmXm5EJtcyFPBGlDB8bNlddN+cyyH+r1W3C
DUekTiDeuKPWE9XQofMsNrWszzbI6Mt8+1yn/pdr6TavnNp6BaGR5xWcEM38VCaEnXNnaqAVcCG8
uIWe0j9iFjZgBVqZyE9yR7giB5/vzuGRnwfajvuaCb7lT2GOvnR2xefxxvst0/eXqDr1eHZFf9TR
bBZ2uSvhZlKcJqvVUcNeggYzWynWU8LZlgON27xgc8o9GIpBr4972rFDimsayHbSPWK+knnG0w0N
H2WZCDYHCeyaPQS9opTJ6qZJPzlY8QND2PMpVoiCtEHKPv0mR3BoN/LQGp4M7GFUXGSEnfl1cz+9
8ECVqle5mwCLgPsdxXVbU4DXmSRqx2tspO/gPhiTSyL6hefBuHDkWdk2A+mwN47uw6Hul/UnlTOG
dJbos3GmqjFh1bRZ0NX6U9Vp2i0SAoZBlh0/EjG4VBeRrOpTKwlcK0e4WWL8WFolXa7N/kTZiN9d
nloX7z9tfygapdwdP9VIZyZZeZsGfpv3Pr+usi95apMke4rJYMRIqL6n2vEhNVKaW+sSHilqKnp2
2K4yrK3MTlLezigD5ffyuzVNQJ4DbOCjBEsXKWA3pTcvx3UHRdOXWjYYkjAIgSGa7xbSa8gsjpFb
RvEUuHe07ciFp5hestQpBdAltE8UE+NpGR8QJz7W8P1VcsTdmeYfFgqeV91XYywAezWQApBG5cVQ
UJeRXEpu85XPLge6j9lpbYmbqSqdtrtzYZv0nnT7xOaRvTgRGcsVaYz9shCD62Hix3LYHzvyZaMy
BI4/6sqDk81RnrfBpmNdvE53LbhpzBfttdUobr9ekjVzbFnUN1AuiTuxud42yGHlA8v3AUhC1gYK
R6cq+FekEfVPm5UqV+dSgch3M1l7olDbaOIymjUk6278g5j/qS5S9+8kUZjnyOEBr070HeM7fs6b
Rs3mCOb1J8bKwwWFZr3Qd+798eMOqZGlJS+ALPGibD5zzCd7GhYexK0j00CwUaosR1rzL21ehvAx
ifYc/vDwUmnSyh4WmFdUkADL5LoUPVObQH66sANZ4wawF1WuF+kBnxOOV7qHtPbb7SwyBhky400D
vchmisi8ukHYbAAfUwbKyqykwcNK0p83FlMSuqTwrlI19us19CF2hryW0PvxvEA0omg/MFwFB0Ah
P94Oh9Gjzptp/hw/xmOnD2qugcryiMi1qh6YL3R3/n+x65cxApxstBNAtcPEQ0X8l7dU3SXqcCvC
nMgu28SwcdvAylRleElPV1NnGCrj9Z8yzYuH3oSVZhHOYesZjMzalFcfthwEn7Az/aSFWAqUzKBY
c+6//xbpkyOe1QxC9XRSt8DbGwMNKPJapbk6Y09G7AIwYlleJ4LNuXnrX30T05sNIRIMdHKZjlnl
vQdIrtApQAQsnR1aXmZpKtC0LkXMnLRTWSE4aEHeRiDHTXPp557WfRFTaGHF662+t+JbXYan4us/
5oqdALekMi4pIQOv7D/byQUdxWNWNwVFLuyEUTMhuHsGkMKOgN6WoP5pzaLYjM3XPBGxVNuRv98s
wpHgtKe9ic66gBC7Inp/x9PB8e8FQDLfouCpRdWyHfy1H1PQcVsXOviKCTqMvoIO9DfB3L53DDCi
3Vej+0dpO7Ixa+QujWll098/Z0po0l5QDdoIZZu81JSp2ElM9gqOs+3E73meJwJ0M9+0d5sLwbgO
e4hMmXAFIv23YOg7Y/+JjqH8Cu850vmZqg03oCJPWiuZo0pOm6sf8fGSU8EUEUhjjICZiC3EV/jL
fC3pgDjjnDTweiKhuvbS86VsWNCR7e3KWyNSymWeiIz64UNU2AzyfGmndXiMuw7jUyhoVCcm4O+t
J+ktsXp/oSBqSlyfyCDwoJZypE3IBTy3vuVxVGc+C1kATrwK9W+ogBRZMB8QZkaHki7gihr/QWea
NJrN/SwXZeSiYTr0oTt5P80vnQKJwo2AIROBBLmtLIbJ78mDddif4e+RYVTWLfszkbww14QBsN8h
YBYOR5oi7Izk1S+yn3swXMGLz9indVcjmIIJfwIKvZxWxQTx0QgCMPGsa9kQQODa13vp3W0GfzSq
KH1YeZu2kFx7ncGR7vopljq/TfDH5qrY+cikNV8Vwy4S9pCBzvcArV8IpU4qBRuImbDJ///Y6Diu
SN7xMGtoDlV52tKL3xSNbkj4zyv+9h+947eQj+nPfFfF/ifR9E1jk42fAOQWXwaDNdY5q+O43a5M
6R5nnPC0RWeAgsosZkU+oSy9/t62aWOSZwfmje0CrtmCkt3UqnCgOxbklDm0QMCyAt7Q+12/uav1
84eaCkIXRxMxkWXSedqJvywADlaCDKxQwEdauzOAndrzCYuBQrutdx6unfnFKbdeKouYRTAHNvxg
AzEGgg3LEe7HzSdlkyfBM0NKJNpq9BNrZKxHkVlGgo1EAUO5VwqZK7+1a15EFVr07Ddt45Yon9un
2RwgPzQrnfswsRdlV7QzarTvN77Pz7fwd0wrPuHGn2drK6w8ha8D2whhjgO3nQUxRNG+4EcFrPG1
2v0rRnFhFKpPVTNc3lGsPZM5zkd457oB8B9wUoDVZsA6h/KnHlKa9RAOy+Ohb+DKftwM33ZUcu68
LBiIYqCdsbHylIZ7GH8i4gfZeHjCcwElzC7o1L3X34rUVZY85D3YbdjawOoj5+YCkyIwlo+yBtNo
f2p4MOuxYjVA9hoqwFpCzSvrJw82qbpGhZmBYvkTM2YFiPt8GRmljaUSVe0YFZNWJN3x4gFwZrkH
HL+hxQDkRxDUY0wZufJ3Yu91jRbFLOzATXgOoAcMB6B9+fu4ieudQLFlJfTlxvNZKKgKSocjUSAR
D/IxD2sa3qUqM6NJ/GTpGaFwMhZNUH7HOTPbK1SK1gNMHYHUfPSM6I8Y+OcPBx6Oq/uBsRL/vLCJ
KWg3l+9yopBH4Q+d6I2/jYt+2fq6dBtHxIlw4fo+jx8f1zW8jR77bEDbQN4AqH3z/SHkyyytScOJ
gNOdbqsUUx31ZkTHOUxblXPDUj00DGkBbw8GJY+396hh2Tg8JwX86t0NgLCdsmvWZJ4rXd30F+LM
Eqgmekanrrf/7PzxaJn4SHuWYMVFIBEnf8cCNIlXf7+8XQJTUCIrzrfN/rv62P0JwSmadNR683Dk
Df7j4pG/GhsTSudaFugWx2DxYk6Z0kiY1rYQ1yv2ryNckbbLxNXYBWbv/6LBqZo1Hwt8XyXqu67j
ta2HeJId0J7Xfi5Sb0A7fdWv1KeX4f7nQczZhcVtq9a+ZNtQZiBONIqN00g4KaQ7DztliVeNphkT
WX7Oe5K/zuTMlisSshJC5ipo8ftFh7XOySxivJfMqRvLUXt2h5+hW/I2vXh/9Y12q9zpZ7Siq+zW
uSOvnzwH4H3ho9J2xeYTeshViiRYy/ialgmmc6DEaXpO0YCgsu2r9Ab5tj9chSt/JF9yj57slWDW
dpukinhDy0tKeM6qtvqZ8D+R9MOj0gQ+nMQuHRc0h9fvmxoO84B1lAYt3XNL6npjybOFI7g+/5Vf
SMXXCjrJ8r6q25L/XA0nhGfVetfJ/3za7cgM4/qtpcjsXVBKsbHLWrpUr+cRVLAqyh3mBIeC0ABh
9VjjEwmKc3GGEgPmXITYbofSpI0z1SAy9hOzSHLknyrD+n8EbDY3GOs8xJvMORGF9/Du0wWqwyLD
wH8fj+u1e47RitmjYG13UVXaPe0FnSSJcYGh0W/+A+X7DdxRNqoxzLMWKh3BEJZkGQDpyp8n2Mo0
Nw7rVOJd7xZZoknJp241XRwytNgrXg1yvsjNEqQ8H6DCAlZpVeeqlZ60MEInpoxfec7RDZ3pptHy
4BOqe0nQLKKBxl3KsqOy5qt8CI6yF788sQhriPV6xMDwKmrbYDpyv8CDu5aXFfRHJr02viipQwpw
EsO0EjmST5Kpw8ntPgKHe/brGXWSJItDT8JWz1EipLZtWT+dI12239UIkzAuZaibXYCRYnlHstSF
+LuqrTrhd4rI34N+OhnJz/lHLO5T64NQQu2h7/e/8+IE/C+2u0sdtcr7ZDlzFBt1amKGQmMgCrKp
Lpl3jI+RFyFQfYUbvLeY49rgEf97tQ4AAU8Xbp56n+yuLpy620dbSEOdJ35nr1JoWwQ57i6dDP5t
YNTL0vzZ0irMODXm7yly0ZOu38mwOzSQf2Graa0IqNvp2NXNEPWxUfk0fYPjJjFsiSTj23soau8Z
q02BIq6/kCqt2CWWEr8a5QAEs4yaSW/QpMiRP3XBrMvpCPQ9KNByhhW2xgNU92p5LdR0Em4ce8Yl
z8NTlyMEYWLNSyMDv/nmrBx2MSXww4xs5RF/mb11i93nD/kFHVj/b8EQaOkiSKsSK/2UVoCKAswp
KFKtIoVosMpOnSR0YJI06GoOk5iwStKRyXRRpo8eDRna3Y7osNOyK05Kdol7ZPNAl1qliS7hhtA6
jYKdz922XnYYN1RKkXTjKBuU0tahkT67IbHNghhIf9xdt8V3+M3+OvdUEishD+rF/HFw/CYXXnvF
ZMmysmv75e4RQH8omOuFReq8PV3NQgho9WMWpahA5isc7aZfrWpb4KKPIVb5bf3+JVc2NmKYqV6T
NlT6TVZaUOhEtke3q02VgxCTdxRJEDIpUk7zV/vqCamTMQMQJN9bKDsFl34c+I7ryS+BFW6SqBAM
s7I/kOjZi8oN0XWlccx2U2rCuu1/A2OXAPDmFR59dwSvHWe7EcTml48GKRgpB2VGSOnj4o765THE
6yFEp3plsEMpz80U5e9rTcy1uawpjQHDN2AtSdt44T9bRa9D4nIjmi7+gEDtCSHc0pXUYsjnfZJN
xvfgOpywYGa6xa5/teIpZzf68KRmWcO2O24k5+681wLQyhCz14h457/BdqXyMexvH5u234yo3hhn
uPe6fXDcbJpVN4Bp/b0Mv+Y0ysk6YulQIyuwZZpLYtNSTNjqUURnITZLrvfGqkCNA8ALxRf/aE/S
WAr1SPw2AAeSP4wQpOSoozsf6AjgKthxcnkVKNs02WgrIGXyyV4+PKLChr8CGgkcT7paosLM2inh
isSy9J4RIijI/QMeYS00DCkM0CUkZwQcetcHFeVAc2Ijit/zCMdPmgvzMXOmFz+X8OCW9fWuQVAP
++idLKAWiN8t9xAovvXaOMw7df2tJ9bxlMKAwBrnTPT8fTmktkduLV/bYJQ1sRLucVjSw3tqB3tN
xW/J1ptCNJD5Rop9xsdrnWPdn5lnT9T4VF0JefdaZe9QKMStTvIaBVM0SvswJ4Q2GKWxWRKrPwlp
dEfhlV77pSvoQiDjUUtCsEZK4vEf9UJvmIYkQygncmm+67fRvr0iwE/+DLgSlUDyWFtXxu+Cmomz
Pbqs2MRVfpQ3iTMzi8GD3oK8Myt4230U3Tf3bQ6JaOAV7Hfoq5vtLG75iMoqGf7SnGhRdsnFL+de
vRDF5D5/xy7395DxH9MvkzduPt0iwFLKH9C0pmSf3G3zWUalZBuhVJOjJxbS7CLjVxB5sEXQ717+
cR+4NOI4OvhXaOcR62YR5BgtR4nawoBxangxOGCBjzpq3E+BBIlQTZ70QueJRuGAKYo0nInj599R
60QPzztzHDFwiamDSB8zZWenYq514s0fsqAztQlvfUmAM4WqMsCcP1l0kDphg2HpDdQrdoRXwA7B
4AAkmR46TE60g2E4XAjeVCjNQTIAee/kkKEmGDuUJlntZKISziDLhXBqqgnlYxsBqnWe0RW6ufyf
FpsgVL6B1izI0twLb29PxjJ2SthoCoNKVJnRkZXgiJ4zE2QKvq/5JwHFCxzX8E5fkiUOYvHA/Ovx
uQWwElbyrjOvDdlWefAnF3tX5hE8gc3LRGZNMTcq0I9KhFa0hWaZSPOASnRzRdfNIARdK/gh9k4a
IfihNWjYYh7mZn3liOwLp4fSmK0X0cskciE4PfUgjkzLeFSmo0DQpparMkETMalTs9AwR7obFnPS
o1nChj0pg6g63fWEcaxn99i8UlkgKoyFoFZ4nT4NvMLLygOnYIOaxt/bW5iPw5Pzr+QHuRXkuW7s
I0CrlInKSGj4ax2ljC5sUGwbvW9Kr7YgnQUDnJkMm/ohAVax7GQQdRQe+JPKOOW+DCiDuEWDGbbd
itXrGvDauX3PgQ7XezJBUMV1fqf5eTHseQU20Lz5GUjL/0d4lcSqwRX1xNC1hvrrIRFgJtV1fa6+
ai8gGeQuAV1M75r1ACRyJNGuI2BbZMBz/Oetd4IjFFr8TZjGaxhuU04byPwoAoYecCePLVDptsi0
Hz0N0Xf1Y6MnRrJwxeVU/o5kUX5450kVMqscY0xLq1iuHZu/MRDZ4YGbxC21ht9nk7JVkLfCrKJh
kU9vZxFGNIzksNjGSdj3alKhpeYay5gryvMjZe2FiuH4Yi/na9RRH8pOgmjxxLWsgE/0bFHcsqtI
AkppIi83MrlOMPWjQ5lHQjPn6QyqKcjFhuIOjnT7poV4C2JIRn8B7zINAdSwfit8+AGo/DKM05RC
soDmtN9WrvXq94FuYLgeSkgN2MU6En9l+Su42MujFWCWD7K/2r7jtYlfNPK9DmPlxer1+RTUH/3S
JRcyY3qZyy0nWTizL2fZisjn28zzqiD+2IE6d0YR4gbMobR257/eeuugkLQedpz2/0QPT2y5WQCl
aBHeN1a6Ww3udQ134dwULnXyQNEf/VyG9z3Nmurt4pRlRvRrjLWkmvznW20MWFd1lA8eoQDERLK4
foAqeoKUJT2DU1RbN03p4ku/NzMg9IQQzfDmol8u+qUjJP7zlS5mFyOGzE+eMG1ENunlHiNNXILO
9vYoULcPa7xrKLRXoz5bWWe8Ui3eh8yzUq8tcRpaIE4+uhmDu6r6K/XVvHcmpBcw4TNXiA830Mkj
FxFNxqeug6/Wq5q41E7EWivml7s91ZEgkQLuYRJK2DUPLXv3Jk4gnjUJhwryi5tsJLGe0MYXOmlQ
KW9TdQV1n2Q6V96KhRj1TfIQN0P70Xj1AUJIDq3aKVYC+Ynf8AEDjSZFCEilsvnbkxRZk03600s4
EvIZXb5gtRRUYi+zI00sLYPwCiCbrH9GeD8abe7kIUEyyg+uyuUgbO4CN6GLL66Mnxuu/LKic4S8
UckZ7W1V2/Gfp+iQV75j0pHh7INl2bRIDWkEGciBbkVynZMsu5lY+yuzDYAcp5g4J9lQ2SwuScaC
A853apX3X//pK5jS5c5m5Xf/2lswWlKYvjCXwbny8vglCGupHZ9B/0XqTKJE5bpoHQwimDE5s1Hf
u41b67FOrwQCfbpO12VvcQ3eHYy3jB0r9vGWAIvpjEKurfGFSYuiOUpwVZbxPoUkP5x5FmBO7HLH
gC0hpv/zTYGY5p5G+qbmNQ7D3v6hnZoc9rz390bpKx+xqcect+glC7L6I7Fr7cK2v1D+Hb3Ov90g
bJOxJ05cvwunUmjSK5GidydhlxZBicJybOmFKTE7Dxtv9xChnG7M56eJgyp9BB8MbYEWvIUqki9d
ds9BstkEXpG+Y/4iv8Vj7rGLug++efC7p19Bkr48orbOVaAz5WwyxliJvzeEv6YSzEZl0O4aEd5U
DyqI2KjnYxSwknQBD3fScy4QfDAhFCCXSqx8/xa4wQLxPVTgzRES0KwwBQnmDXpBKoAHyyXJQg06
8doyubY1+IvTlvqMknEdMfL2ky8skNpAJ1jytyv3JinlLh+AE1I2vlF3aKtJc33satISTYic5oUp
mrUnBAhxm2D7ITExHQutJgUlsXopD1xZXmSHYry4iY5w/t429GpZQc+SnGjhzWz38j9Fet5o1CDz
+cHDBVsM7KNbLA7hz/ln0aXL23uX/xqHP9vSTfOsZyx89Wxh482s6jc59RGOCvgFF9xSt31mthbj
6dvc4O4850Uk1d5FvGSPJmZ3JVFv392YwL6xpHGge03siPSS002vpuDAQbbyRKHNG/zrK12UBait
lJfpOu6vx7AF9e2KZ2ps9NUORtrdcgQcmNddZwnLijKvEq030JU6S/aeCn6TRaS0Gni2EmPZQcaQ
2O1l7QrI7C+qk3830/HUByNxZhCden27k7+vUrMRjeYRszyZ/7j0vKtRI+CTKF24nuaA0qsBejVe
wRhSn4fG1Ai26CnYZqpYH//eKynMwNDrtrSRtgpjt0WTnAvHt66i9DFoZXqkXFODwskhFvRjLz6d
S8nLtevwmv0VRwt72cC/iuR3pPxd3t3QjIL7UPXZIckRHfrBB93I1RdPkOdWeoBAR6hNw7DpsREA
rwG0xuKySppDJXWjMA7o+EqyIZE7gye6uCwb9bJuE6gSYFNBnZJvzIqBzcz117JPWlO08y4eNVKI
IFgGvm2c29o3GMIIS9J6d6y0PQV66NUliZiCzWJRCVXk5Dl9F3U+RTnWRkfirJ0t64hFL28zR8dh
rUj22YV6JhUoq9PNqzw2mkKxvz6nIaT5jEN0IT1P8Z7O4Nkil3GdHFmWal2iSYS3wWH3kOvc7uz5
X1gaAIcbjo41sGpc/+ChaWqxop7PqyyV1FF6T35cgpOJqz7RHpbuYME2aLY9AlbdFXoG/FtX1cLx
AQ4faWiWe5Pqrdw6J9o3jU29V1ecmWHemQ8oXeRfEJ8s4xdYL+RoAoouW9SQBf1MCJibGksazFMW
j0SBavtfENZhQQ3CgiKb7vm12KuazP6OOKqoDF4SuIYQJRWyxl56eE8kv+7j3odvq++G+2xdjz7S
IxyeXRt16L42WoplNcOO0UMiNmCNDILK1VNsFpGhtzXufMaGiDKASHqZzOxt05JIgdOuzuguYTZF
CRABDaH5DCNKNrHDnv+Sti1ssqhfpuTNxoby6h09IuykpLIE3n6B5TXyrUg1A5RgERWp7mEaxnjL
eHdwgsVtIdwyV9kPzVfHjOc1hRyg8MjQM3vy/rNA/ugKnROakRnLNqUutL066MWSsQejHjwre6Vp
hNRY8p3DASj6MJR7R6vSuWqb2o42l1LcICpYDogIFOSEFt3Ou/MMO7MS5XkRtRpPnC7it91tF2Ae
ay6ZcoLCJ/pi8lgPt/61c/G/lH3A6qT4q27+1Pt9Y4g59AY+PGFc58CB/JqEzTYIKTHArcVU+sfu
BZBlHkYIZ8C83JQ41f2bsu4Fs2UBzKa1PRY3MBgbw2Kc4UxzSQ6Q4JtczeOR05uFGZlvrZWE4WRL
2dChqgeMF88BlciTNeyI0AKWokSK5dsAJm0x157iaBvZeTKSNFsyx8HBwcnjhApqMYAxfikf3jVl
PTW12MzwCgLOFvIDlb+vvSE+LhiQ0SrJBkmYlyoOpkKPtERCisYhuiijRavs6LJ2MmK+C4E7bkTZ
wzvhatxPwzwQFHArOOQwO5m4fQvqOorlQhZ2mvIgzEmHMRlXxlU5gADzcbjzlQkw+fdbxAK3sN35
j1jrlRB/Yf+3HdIeRIo4KVQG2w1Cv/xZkQPZDzY1dZkjoPD98SBsQWTqK6ioV9udI/IZmMdbYHLg
gNrNZHkajbcJY3ydouP9U1D1PSunuhw+5CfVYSFuN905ys+m9sRnuSQm73M3mRPNeOimwgQCrhrt
C8LGjYr29VyA05ljNOJz8kRc3ODl6p1/kqoeAif3ds8211mwZVzTA7D4sShtI3a7QUulA7eMjzf2
2RXxGNL3Hfi7PHrd8bDafjrwUQVpvovw3bpy+pnfkPEx4H+7xv9EZZtJ+HFcPCZNEF3xwqQhdVYp
E3mei5QFO2KPe+l08GQzneydcm8Blnjy0IOdIVB+hvJztaRCvuZGFFT+mAMYq9MdYnz7PTH917HY
7P5vkZtmr8A18KloGL+ognr9/ToV1rbEFQzY+BnQBNe/Qin2Xa6kNdjiQ7aoI/CNzmT5mIAM4gk3
/9fN9xPsU7VbY30eJ/PfG5tNlwGTFymCRC4iI6E634heXzYwGsUHXBAFht67nk+1YPjFATGuuask
/ZcYVk7Lbuz4q2veCPKZ5YFEp6VzLp6hAK6Yp/KX5s8nLNi6SYUltVqJEr5Ax9rLCUF9dCpWLSaZ
teJAJKSphEaCHsJyx8XKeqjnxS0ykq0cyy1x27AVNDnllLEfrDdVMvf6srpwFRm6V7sTJWp/OAOR
4kG6Ll2GBKtpwuhqUxH54Cc/3TpxMUz6pKI54Qp6DhUtftIiA4d+MuGV2fnVoXZmY/f0vpWgGzav
2SxXkBOHw+8KNJ8wKBUgpjKi/S3QFui8jbkRNGkNf10D94zAbzE9ifYtzXpW21J0MpHdE/lkrdjK
2tdGw+IEBlxY2q2e9EaRoxbWRh9newQD5JqmfRj3PJboRlHX0HkppQNb0s7UjN0t/2S2Ql3H9y1v
uIujBEJIeB2jriVtcCGLQ41Fx6a5ABfB6vc1rfZ+aUTRxUQ7VgxQDSKuEuV8qKYlkrbw+NV+RLc/
rvcB/J3Pd/mVDli8tljTGKWA6wIDvgApPLRLTJ6+4PnOg/17sPhFiqtXgRRmen5rtWUEKJTmKmF6
RSI+39/wmHp7C+3BcjsWEpe8nPfW5pkLRWuEH57WnFmOLUy9BWrK2edRh4CiEG0SVidtzo0WF0up
JSmQQt2R2bmFMRS23worvi2DuK1jCZKaUYGv6idAIQBRk7Lt/zu3JoiLsnS+jCslnvMkf0+s+9kL
gP294TdtE5jdmAFhRpFcL3mWWMtm4TxXVbjsoOBQ/91SeoT46OIjlq/E7VW6CbxX+WIs9D71T8i6
ulrT1os+imJzg7CbQcGJEJTws7kZfK4XmcLxbKW/2VcoHVwVCtn4TEI2ipulpLzsc5ftBeJnDTDL
FtMA/+2rAZb6VYAy5Wln4Ei4xDooVLWcTc4BaDafXLBD2f3IEVU71f+Z5aGv85tZWKNU3VJ/7Vdd
oxNL2TBndM+w/e4qON6y1zzbePNDNULXp1O2/uIWzBYeL68ENW4jS5JdwAStggI6ME+ZW/Hl8v34
td4rynbGfLtBFCOqLLZaCDm5X2ACdbQbzTB+UmR+CdiiYmsetHjOJwpFdToGJBgQxIpNY3FOIr2z
5+pR/0+QLRYZmvkx08EuNIyK2PyzIEv4ZS6QKusdNLbMrHld7iWQO0NcslE86W4A7cTtSqA3LFTw
rAf/9ibYh71iNOCKV0SKK0pPwMirW/KWtg4J6I5+3W2qqcbVXpJuj0gkLduB2fjS/UNUUDaAst0V
bKFtiPU+0jW+SuJ52d8PLfIMid9K9pS1dSFnj0GbtJUIo15riIP9XzikpBqWmga5hPUmsz2KOUTA
C/dVZTjDCCqHYF2kAWiXUBC7SvQLQajB172xx1dhrurr6B0u6QpiftM8tEVg6+8/+63QZxor79a6
T+h9naYeGkhEHR0VGaT5zVcJ+VH3X+G7s+tcV6mRg0/wwo8ivJIG5yNHLbEu438HwrdAU+ScZmyE
BJPAOt7U0+Jo6Etjqi/u+DYGMe5IZiJKgZNSVQba/D8ru6q+E9ScXUlRPZcNDzt5F3/OHdNQFACs
NAcPsSTRqHpTIeThBT6r+oiHQj/errmpip/d8Tdan/f5LCx75fUv1ujLRff7/NR4j8dAiIX9LvBH
VoUJE7lRH5RziEZAn1sCq/5wtr2ufbj7zTYYc1EOZWEy+EJdTvoBJydT8SRDSFG++NyzQng6Z/C9
lXS1g/wuBloR3/esN6ZZ3bW6BUukpgNtNO5Hsih7B0gHFz9Sx1wBCFV+S/c7qfTsgUnSY4Re3+Sq
2XBMQ6rhCnFhFdz1rzuA2gfQ8vtl/5hQiypjIC9ithnWpenjxto8+FRVkkdjJQnwMzuFPF4OKNAG
C6a+RaciFgCP92PAWg9SSIDTHaR+Cijp9b91Tz9vCwru0OmY84XiaGM/REIEt8BzkdcJQI6MB+rU
3dkLdazJSP6+Crgp2KVzmxJkRPVwYoxK3TWkZxoJ34dWnFKPtj5t5Wd2cKbRSgvjWXKF2Vgpebub
8RyUhfdRYOWajAG7gSPf2LxZUhOOdw0SLiMMW/SAJR2JWjgUoC6dGoagbNB52j6cqXRQPJmrLPj1
f9RccWKf6bnKPZZYef/dfZoBk+Bl4dnX/imPCG9gRn/eLKYbhVnXt52MXNeJq8+KvZw+KrO4HS4B
9YhYCYtbbBigxJTp4FbXEHzbs3QncrfkD5oy58iszoa2nUcnxDyG3I01dS+ziuI0G72VCf9lfiQI
NAFYEybRPBwCAL6UB4POoaJMxDF2bBa+iaKPypnKlS80uCCvtgbofC9iYBvc1OAOX95S8gDWxeVL
C1AhQCht6PisGFSs40i+k6l06ppaTa7LticFVtHf8wZRyPXgCZ6fm9AHCA5Fukn8t012rxrNzZz6
WBqvSmuvqA37lQVgsoLYVxI5+NP5pnRYwg1LedmQrw7uC33muycdsea08/EA73w01UvxuYrhSpjz
njWVt3Iz+AciUEr3FeRU9watkX5CXhVhIq2sxMhbLB1ysq8ALazHgrFV25EVeZG5VLqJ89QpfdrO
JT7Z5amkJ9966y94+UOc69pb60TPd4dYTUt8R4OgTMGxtBPTunbodRZSeKiuYrD/5EfwsunkXBB5
Bu42BXM9Daby714lTDu/qpgzxd+XTiNYt5touanWZWr1IBCxZnP+drXQHvpkPxGBWDgScPfkA9Ve
DY69qUMKvkUA+gzo99bBxeKkHWg2z91GXW5ZsfimOoX2mzuvQshng/w7agLr7/BvJSIpR05OpKjo
EI5TudqulZJVkIK2BZmThzpGBxMxdK2e2/wDa8/0srfV184V1quubofclJv4O1scJQiQVHnUEwgC
v4n0pAzgrY9SReV2HSMm6LD1Szg1kRY7z2aaM1f55zWOWNzFtuXnfuIZXRpcmv7KGp03Ztj4fU1W
FQ4EzdgEw7xCg577pYWLCsu5JUi+fOyeVXv1Ov4as2ZKPcOhkPjVBB+yVgoYPAewrTujLLRdA8KL
SrLNMh8rFt4ztYH+Rzu9r57wEQlEdXdX/I9+Lxcs+L0XHCv41VuGdDya5YAATXjKmlUB3eSae3R2
G19GaLXxlWvMaZdaT5Pw8ltUq6jLwU8bcAbfvhvmoAmQjmUkske0O9DG1U+pf7whROIfDbwzNK//
AIrkEZ5rIy/EwrcGFUkEzweRXHzSA2jEGn7q7iuUDMxgAli0bslnWNMY0ZVzcgwDgZlW808ecNZR
0VA1t6RCEx/cGM0XxezIrOP2Nya0XAm4GriAgb6kpGSM8m0ss46vHVal5lGltyFMw+ZMpVvUzEQW
65P4n53G9nl8WPpybhpgFJpLoJbivb0AtCBIWEO9hL0QxxKjVoeL9yYvIEP8WiWLHP/QLiDzZwuc
WA5a+Qweu6397Ssy9t+SqFMr77DziPch5r+7zIiA6CxEUp33HV9hYG0E48K5zKG/vFb31qB2BDep
REgSkr+W0d3oDalsMAIb8fIiG70k7/Y4MwmMZy23H9d2yD8vsQfagv6c2SDmd9H7TvuVS8g0fsjP
m55mtyBqlWE8PXW1kl34uDAa0QfbQpLPr8bZlU97ZxpX7/hg5gdhDt8IM4epwRX+JpWwBjo16oqn
HQ3aOIAerqpY+uJg8Hzsdrey5ZO3HByJBdndEPubbowsXOOzHUvaXEa3uYSCBewMyM0s1UoUUaKn
j5M9hvH2Etax91DHZHtFMfCDiX7eEt74i9Pg5BqNwHG2HQ6QWrcB2OHqzAuuzXmxucynet3o6Xxc
dCt/X0ApermXRgH07imR3yY9Ri8mfGX5to7+FR7Qoke81/tAgDSIMepAfGiDruovX0YXbVcTFa2q
fXmAcIV7xwAdr4ylhWy2VR82xICTiAh6sWp1pV4lTB9pqyW01CCUckfWzXerm1AAUpACVYf9tJyb
j1QWQicMtKSA50sduqSciP0kzw8wlpjajv6+PnWBn3fSo8gyyd3fYbqqLMEMuhMm1leLGpdhgnL4
jpF/HLwj/CbRArjaElKp2NVwmXrHuFZ7gS3uAmiGf2b+AgHDFQU8j9vMELEvXUkCdlSDgXbysI2X
vxarfNViCnGkS673mfSDJ/AnQe2qqY6u2iQ6NULniEZMBBXuC6g0NsRLgtEkxnrINQ6yjA8JMSK7
zk0ijUpMoxHegjfyk4glzFx7oSf2ReO5PqPdgLh60jeQ4wHFnN4/xfr+pvI9wnPwkoBlGZQmQxrQ
4qum+LkVmBVX3dZT9PfzGobNh0F3MGBOJMwY8XWejUoCbZw4n5AzMb9+i4Dn4AQaoN4fqQPe5/iZ
ZNIcfKguH1vUS5fUSLAa8KgpI80/sXq37vsm6SOCQVlbF37LFbjwq7lS8V9DazOmJLpkQEVUHntp
kCms2NdgdFemy2H5uvp55uut9n1m3TyfBAx+ReLWvO1I61n94imMF5ZpDaq05hxY7z7pGfCf28R0
9F1WoqnC1gV7Nh10uFBJQv6I/5N4+W72Arz/wAxtUzkaXFAZof9ZoyeZz3mb+Qdp5wZ43saGbcL7
xTqQJqRg88mUllEOwRbvTJiu9tsLKrzWx4hGNEUQfH32UuFnxqEkdxZHM6PsN0l93qoKZ/gGKucX
R+3+q7m430PuLIsSo81tmmqJFHj8WEBZM6Eq2xYCaka8SCSfRftTRp8ILfkgsMuz9nIbl/XCLh9c
lXtDznA6Zst5mjTtaBcDF43rQtaEaqAHzadHGp2ayVa0UwVjCmxsgH1lzbRimdz6dWhNz90FlXGr
bIWZvJtI8f0KUTqUkYqTxZ1OApFWgljQdFLQG1uJXC3zrnoSa2hoXs/iv50M9eAvM0tjbZbvkXRZ
HhXETxnCoxrr/oKPNapt9/RmGHR7vgu4JfQRqCE2QQ3a+WDNN/oSGt+qUc8rsFzDz8+RbebcMv3N
BJKyIYZdFngaPZIz3D3tqF9LmMDL2sdLP7ngrAPhOE2cZOnHjvJKgRDnwC85R1KdqKCMNr7Y4Pvb
YIxeF9ZnqmLwTMYxsoL0MEeLsyiy2sZbk+xfvyUp6toknqMIJNP0JTiFtgfMJnQnKjIp7eIeCDxn
a+tc9X8FJoLy8ZaDONDPsYSdfRiP2hZ0e45EcZLUwo+U3k6MJdpIXVC1yWgu+qL62WVgPmZDhAI9
NZnyrm9MTN+QcaI/omxzwrc3fhUzW3OTmPeu0qR4go0zS3t/I6g/8QwHBjaJckbL7IUOUILomRW+
ww280fT7/tsQUiw10QxxKAA5lpHp0Sc5KWkHBDH//fN/hSwHHU3COFYPIhD9pRujQwJyh7BcIM1D
ZYLbvYLW42uq7CkCKptqljqQHYTEV5Aikfh0Yy/fOYrqzmTWoGOdGQsa2Zl6htfjQAVxehg2dyh3
s3uYEOMNbAHPvzN05KLVJiMC3vddZNDe6hB2olcLAc4o6ZwJCBHy35Dh8UneHq2AezQVIDxCElL1
H3QVIgYMbD7LUUlGGSaFYyePWR1z74a9hblAjERd9Yf3wzT6J2Xd2jLu1VpOxWoPfQkEFXPXiV8K
2H2YFXVDpKK68qBNLZZDTdqJLBadCRa9AoiAl+KNQna53dL2zQ63g27EFBqH7Vzo/T+tEsRRhURO
aXQXE4+TSQeCrprGaVH21GO1jnyEtkFFg+YeuG/jKltkxPjI8Mgpn3Vg7E8uTSxaLMwXiAKGJjR3
5+Pe3xbeHgPB5WNX3pQQyd5yDzvE9dS/AHbzxDSPp8Gg+byOpn59G1rwe3kWFgtwI+hQwXioLqIJ
VKexNvYGMdJSJYPx5Un5pd1+jKrONPyKnAiX3er56+GAD3fqBwdApaMhbcZCHA+aL9jKVDqH10h4
Xw6EHMYYmcx2TY9orcqRCpVSzNO9ZLPUJ494MkzD59q3WIsL8n0sR5SvQZWOfYw7gzBo8QHTh41B
WamYWQ6m9KkmiHk0NMklAIl9M8cO91j3132I42FNCUIZ+Rt+QkYdVeJo8VlN/VgezkxHW2Xr5Awo
Q2J2A6ebvEOwien4iWCPlTMN2y0zkLFtqafjH7e73htoMWh9J9vLYidUxqZEyLBTSj+Wf7jDHqyX
wtWi9eV6IIXDsKTLQu/GGNZk+4VV2ai16SXBg5FZtUJS3dJfRnthVEOlZtZp6OJf3um06MaNYEE8
GApGE9Hra89qKrlufO5bHridO7eraNYauK2O2zdzMpURoTGcpwOSw5neFZ8nQfhAHySXgMCG3VsM
PIWaf+wdyMD71k8oGtKj09kZemPLf/oW+fUiWJKLC1EqqA2ArfE0rUVmvUpLyxLv5tyo7zSiCzHk
V3bt5nUFmD0478vQpT6y7Cd0Wjnr1VWa4KfLF8eEHz4cvqepXAGrD3zwRrRkOpsptuDt+g6kBBwA
FT0xsVNIW5NE2zg38blJ87OUFdhuDn5ylk7N4CQTWSdnnNng/zJro9RUF5K2ndV7NKnqNpAmQUSz
qS15W4gEgE4nV+QBFI/Xf08J85b2gcU5mFKLJKEn49Q+FobkjgSiOWYCsDR8LaBzxahOczkd9ZTv
LiPsB9KA6hKuZuZVRvH2FRe/w/qAxDlt+M0jy6ov8ULX/wdkFeNpB+U8LK/R2shXB5TWerMA+sFB
Gu5X0ujoTFFz3D45NRo6wCVvXqTq3gmGWfuwnS5WiT5xNm6K4+YCqICTor0E8BA3ibx9OMuoHGL5
mPxoKNRUtRAD3OuazaTGg/60zeXiRfJhL+TAynh0vs0ToM13H1yD8O2vM7PKeDKf3ootaDRAIYrC
PPdSJ0P9FicxZ3MwzV0yXKVpORtNvbD1ZC7r3pVf2e1UTkZKhrxR14aGzddAXDyN5HjlPC9iBMFF
p9pTgqYXydZSUPJAWAzSZOHPpPCBsRuL16lBaxPUaRPGWplnUO+c4jbi+awonoZ4UtHGPAO1UmAJ
nQI97ds7SMAqE6jDtiUN0FODUceC0/T3skwclL92felAbbBKLtA6ULfGQ59ZXLel9QVyYb+sOwPs
aF95f06mwjvYUdFiY6HSBLqZU+4FHCiO362Ul7WDA1pwR11qZ0rbNenISaTCmofIOrptOwi782JI
Xph+T8GONLWUz1LiE5zVJXF4I/ZVvdwrcQj+4mv93Z9GliU6+qBVn9kXE8xZkJzQnfjqtNmL0d8R
rXLSYOxKSniRMDB6PCG4huO4007mPgItkA7FnWAU/Q9A8cpHyMWB8x4yNA875k522lJaa+Phck2r
0Bt6pINNcGPYJtQvxN4D/mgnXrMQkiYGaDj79bIK7ixYMI/djs7LvyyqRip/Igoezq1QW6sjTNcu
TBIzaq1LYT7L1Pl06D6hr7wWVN69rhcxgsPew/fSTqBNJonNMNV+nWRWoUNGTL7xS1rrOrl+gCfk
rgrEkapP89URJcaF5rh3edqjwRif42/GQfcvqgouv0z4q5yQVAQjCU3R7PrT+q+4u1/Qv7ijg7XQ
KdL5atk3CJE/6na7sD/L2Fl7cKOgZ0wGt5bqntLYWwQywe6jphPxMJwkWw/IWUSxzEWyMPhFmOjk
kADCKhTuClw80bMAWrJEJHyWzmmEa7IfkqXr/3vg234+Ikv/1OoojbX3mNdyyuii6PVo+fNsd+d4
UMoU+LXyIa3p2qkfX39/0GSZJZxJXRdJtue0nv0Ps1t6mHqoBwQjw1IYxzCqHeGWn6Jt0rnN/EPR
RkmH/CQgKRLO3enT1xt7MgjVJ2g5JDrVska8ygIam06OK4oCOtILXJ3eDu2nkFbJXZSz+12UsLB+
VzS//FHL6A6NYLvjQym7z1C3sENX+v8NcGnL7M4ZNc7ff7DQJm/w5RnvqPqkoQlN2FITnOQKX5Xz
BWbVQjFanAZrKTj1E1hp4lw0lnTDOhq1CcpjGUFZ71rTNmRJn7KH/46Zms9D/VlIbxARvfIVUwwj
FUgpQvHIw6CTs9SRxXS1lIbEJ+hr56exvke01hkOePqjkr0WuYBoNXDHR5FOkhpI8t0mCc5ty7fB
nPJX9o0GWUhgmuix1AAt+Zx9HlUn0LcDVcBTVaU+DZhNT8e0aHfl2e4wvaR1XzoJ6RLVT7u0TvHK
SFAbssO+NmMIwqJ6af5eW/A6F9wC48nHEMtRa4g698jC0MKrago1j4BwIxEOElOXyNQRUIdqf5PS
k2VQLR+Y/Yv/I6sYxGL4/lvEQGIJOqJ2uFn3oVX8J3JxoRPRgZz7l4eDgMOHumUlwMC6AlM5BMZL
UmezfxVfvp7V6qUdVjQh67W2x2ec+81p/xpvwY6TBedFnyyEpV3CZHlZMjVfWefzdrn2Zg1fbom0
gDR8SD0JWWUBvve+yBMpV9utZFO3QfO3MMqA0F3UeZ7t4h4EFXBxkiNIjbsoGrnfJJXkZbd08CqN
lu9sx8g8y0s9KPdBYyr3xendGsD/e/V6+IYhqstZw6H1jw3dNKt+iRYWXCLPRO1ciTAy+VIN4Bbo
B5OugDSG8z2X/EfgrElqCrIM2wHIAB6HZa6ts8sVvDjcNT92sBAiHrsix8uDbxJfWf3WxB62Hanz
11O3chYXWU1+OMKsB2IK421xit7Y7+am9XmTRGrV8U9F44JAM52eoio7r/oU+C5rtF1YaBQcl7YL
Y5OxbqUl5y4SWZQoiDi1JUTTiF0imhyQT8Bsn0uwtMPe2sZdH7qQHLGYMLbq+HWeF/uaQxiqVEjO
8OCBT/K3xMmF8p0mEjPQLJsvNiNG/ts94tawnboPaAPN7HK5o5iJPZKVsr7TIoKuWOynkfHTSLcX
8dNly9PSHLbye5k2WFs6EYk8ZVczDEl78gN/EEclSPUfttnG03qWB8VW63s6m4gdjd01jZJqx1ll
18BlYYHmhhn4ZudNCC5hCH+hHoOMP2z3+g2i14WgVLOtac+IY0MomSjUk+dleSKlUGwa4p/qf8e6
7cygE/bDt5dtcs5VEpQiv4D/mQF6SWhv9O6OeuBF2p3MXAXst8lpkaRXikSp1TGaUbBzMv4F3vgc
btnpNnyuGite4eN4fkBssHx1GyJ8rx2kWhfX4ZqVD/bbdbqZwJ9PCdvF/kFwMLYgcvugpKtKE59O
X0qS0uq47UFBxNrIzDLXah45Ji6paNKOxKJofuxejdQ1VyHK/K5XFD4LIsECDnzT8incNrEBl/fR
NT8sGMUZp0XFttKSy/hFfMylxt2/dEtHi8dcGfzo+H5kyTRAXA3J5LTdzutXXqnVKU2CiqUY17NN
lCn02aO8UdMfJpnH/oXEhBegNf9Z/12BOW1Bt0HyaYek3FsH2IfMVNNsJzzNb9VRdRvZcelIxR8a
xrCwEJKjtPzQA/TZdjLBQPTFYCIQvOyeXJEi+2yPf0DQM5ykt1xs/pmNjEdGx4zcvkfUU0JdhQAy
CnspunvdbvmhQKDVXctyLt78SGAL0YT4pXGOGYKHcsDJzlHnT63qaw58Ku8HBMgZ9yUdQ4pBMk5d
A3Tm2o2DuLa+K+Y2+LO137Wy+tf80lWYz8ZmDpmnDnrKGpoPRUK4pi8CopoK2bP/lpimofS1RHR9
32zdcf59ixfKoXy7+O4KYPR77yJRV+foISdZ6wC5N9EP1buXmxxOaXcUUWpgdk6kqcdj4KC8PmrN
rDNp1WtrYWpyi7qFoWskgX+iE/CFT4HojQCqMcOD48syPAdu+r1hDSUi+QIboiMuZE67zlaUSTuo
xSZ524oKj4eMZPA2zmv2CLoHDIwmC/Wx0DrvdBMCX7tW8BtbfCDzx7AUcMS8iebOorJvJ6eAkEkL
P83RgXIDZ8hppHuJKmSmZZexLT4TW/3RdvMrcQUEd4ezFUjSoeFqsFWN2g7/I7eidSenZpR/ZHhH
OSoESMRqSYPTIz7ynLmoxyW6HQHeHlc2zebrYDJQYIJ9yZjrCVBGaWitkyT8ObSYDHpY9GMAbLmj
as4FRgR/ji2En30Y7wIHvZT7vW4IzuBR/zHhVDN9cNVxtBNO3H7CYHplzY1U+oQ5FiLCwXlzeGII
1ZjX162YT4ReGMRc+i1ORbnwbiz+WtuB3PIHLWTzm27A000uUvVim99EOIXDX4puV/ztwMA4t2aj
sZR8eWr/iO4/nhRKGsvyW2qXdgOTC7mI7oudOpi4D++AZunKwsob5ENYP2wyDnimY1iSKNhoqUn2
exmD6rkOidgROzAAJEu14YNw2ZsC6EZJrHeFt6ebZjCegfq0SNBW/CQnQD54/8MsyzrjbzbRMNqb
DdME+hhiWENTdu5bwxMgVfSyE5z/opbFEWcq5F1iEH+qDxHp/gMmrKCqR3v71AzGUIOkcexT7O5k
3a7oNEt5iRG4/pzJwLh+Qgtre/s54NVarSUUb6S7WgAh7mX3Qb9DxTNfJUHLRLg+Kwe+JvxhxwhN
CMj2vdfZVCuZebYdSO9u50paobUMfBZKHzAY7uD6s19CPQlC/XW0mZ725gVvYeCadlnR74TTG60K
3W5PSq6ebl1S4tq1PsPO5XiqLVpE5dDsCb9WzJMKOfJ7U38gwqKs9vovKwvOrhBAp3wRUPhP4p+3
VdeAGgXjhFLVOhBhGM6Iu7nIvEGu4mwYP81H324UfWJpMVM724dkGHN3ObXeKaNDtSPOok9zuT+w
ZRA1iOXNe0Dd4YD7jB/nEwR2ELFNl3BoakelDw4+vnFjCKJh4YQF0e8WYx/GihlGHaH+n4FM6YhA
8+zj83trZAJtUIWUl/HFm9msox43GfB9Eviptjs8wTzh4mKJRfq9C/DdjbV+qa4fvueY1y9dT9sw
sqvlAk5v1rqk0JAAW12QTRoOAWZ+xd9nqChTbg4CWklucTnl0XSpht3/JD66ciFYBjScwutMkQlG
Csy9ufBFI0BZ/s74Qd8NVaB1Z7fin711Q2PzoZEIJis0dIS5IOhsPf0wOvawbh1ITLNsOLwaVGGv
EnK7r2f67LhZbFsvZvh9jS7PEVagpGcPTvS9CHhez6or0F9hathTfJx2JfYZ4DqD8ACgFOiTQk3N
wqsLJ+JO7DzsZUpX/46KkkkawvIZx6gvJd/4WXNHCvrsUdXmf4JTe3wmtn5h1+4Y6WW1j8Ewugcr
8oJc3WhGNCGH9Hv83ncE1XNW06RWzf9Rv+1yPyY0xsejfntqRXyASILYU4wTkla8M+qIGfiJ+I46
DXk8PqCFSgeAIDIYg4gK2+wEX76px4q4aWUmix7Pk7qXnK1NnVRHxqKACQgmY9Aeb55QWpFK4/aP
3i8KUyminXDUSmvsBf1ionyE/VKwqzVYZJxPBaROgKTiLqxc+inxQ3nV6InDZoCMnWzXV9S7nn03
LcGML2WP+QGY2ZeamFPUOqZnnKWXO22q2sxyLWCnx932FrPpfKxYcL1RcGGO77rxSot8i+YEF1jk
0KO+o5zAy8qH9AYkTftoUFtKUcgmBLDR7i9yDxE0O2M4NEa0km5cHTg0iFQ8cjQ2701PoGrG9HSn
IEKZDq6ywNNd1BoKVgtDO7LgIqwvC0kpIukZUJEWdddc1h2gtk07mE419K0IxBHm69GtKke6QVi8
24u60I2Cgu84dMLa+WFdhcw8IxqTkkchE8EzZAnvJuCsKNLopz1y4bdRAwKo1bWqv9cy4taGyFPw
XpZZY0FDjZ9tK2uaYqwpSE2pXnz60GMEwC0Tti/PiI4aM6ySBXOSWNih4g0RVIzQBYQYVibJLF7W
MUY+6mHfzkqqU9SOgRZQYb+ekIHenpBD60/BytFzKmyYkmaDLp30XEKqID4s3lWjZ5Vt0WLzh/KN
fvmGvIvK2keL+qm4BMdJRPK/+xUBfvum6KcRSSservz79cIKkqpMbE1zpGX0/VqcwH76rPqHcyvX
iM46fIi5mGicg5/JYSN5a6CXtakGySCP+EGqac+MaUxD2VdxVcy9FcfFewhLrn3TlF4AxmwXfrO2
vT3aYUeW/Ra0eXoY+T3LZPynpS0J719pPczzEqbpArfOIV+hfzuzBLPaKL/N9n7cLlypF4jaSlEG
D26lQwrDRW8pmnlixg4uu5qM6Cod30m85gazTyrnRTBvX9ACZbKMWmoq1jD9M+/wpM2bUYqDmYfF
Ibutdzp11c1fPMOoRZtrpx4a6J0a4O6w6LGhu8PKtRAGznyh70TeefkLnuTn4eFrqgg51eJ5nDlG
DrGVfyJAhqmQtamczp6r3eLvPl6Y1homfiYs8JoMeYfGPL0oG/peL7Laj3cL2fGJtsXxWjJuctc+
fz+9dH+jupqBiHCG5LCMWRRJVRDIOndetwhqpEP0jcioiGsaiW6rZP/0sQO+IgnhCQnK9snh9tax
9NxfaEkVYt0jqn1I6m52o4F12OiMTgNLnAZWNdyEknMVBe3dZSOXSWDjgnNlTmHM4zwFj07L70JQ
THDSKHyzS7nPwF0qkiMjFiGfDTAa1Qh+xwXQ72KZkif1coz1HPuPRus6JLw86G41hzk9oV56Dl8r
H2UAwi3ZzME/3+dxXyk+lcLPxKXIODda6f40dt6uTDTy45X+bpu2iRwM+tEbalnh+ap5qq6F7gNL
JfIEnIFvat5c3JAywWMPiZdCkMAvShlxvSUwKwhe5BIMQ6vBl3oI0pHAypDD+8WvHyfXrtrGRleh
gnQobEuFl5P5Wiy6//DJeSvwWWQYkvw5s91hKOH2S1/uxp/uKmdkQJIYm0J/NnvgLKV/2OgnE2Cd
XSDudYvkoQcubKTE6f8fd3eVS++6rQOEzXQQ5CsScgN7WxHvIbpFXd2NUg/KVQqkA8wj3/L0oIaZ
7XHvSU/M+pRmL+9B6vBK+B6pl9ZbinO6nZxdjMHFx0QXVGF7ffdBSQf0bzOIKKc33n0NRWrIxthD
qQVDlg9zsny+b3C6Hd7ZwNyYjOusLCOFCyHfrG4ZlI6VMr08hRpmdC2Wtyh7BcxwjqC3eXiy6XD+
O0A4ApxfY2xUbW+wzkn5li66hnjzM05YW75ufE0aYr7E5/vIMl86pnefnWq+uOomumXmg3sYd+2c
vT5DglMQ0mBVDcO6XwI/nOafRpQsN9eg6KwM4U9bdr/Wpy6S7UVjBA4G/K433tZ0QXr2v+9Ctx9b
IJrxR5gmHAExmvSgTlOeOx6r87qTtU3Qky7wUEdb9/VZVug+WzJKah4LW7ntB9ESxfSY2xCmIe6a
yv/T2Zr5v1xGdQcJqwXpJDX9SOa6sjrbKJeSfgNLJVGx35ifl54fW3QIh0C5hr7SP3TCypES0+qz
Y2FJ6tHATXbc9rhEOIOfETt6DeI4RYizmSDGw8y0xS+7uZeuHE4RX99p3Vt4tcpR3P4KActiAcdf
IISKnPEBTBIpS/oeSqI8JqPef1o4uAwVC8aFJdjigbevN5ybyL2oYGTOBfHlzoYjOMBR9Jx/BUmn
tXPVZW8qME8x4WLNtVz4ImjW87mJkud1tG8TZlUoVVLNlDwpQtHXPRVXJw0D77O/JQw8o3+GnZwc
VZLLn9J4/GvdkZJkTWXFLGyw+C98BOYDXbYEPLOz0N9CaG+P7GM4VuJa8DdlCKdt8DbEVIMXF4Sy
8RbC4+NLcuBJ1IyN06xbDDKobBu+ew0Q7UflVGVHvHhM7JbRrFhX8LmoCGH0fctH7mLzFB7f7l/X
i82p3WA0NlUESQ5f8x1zvEdt0dzXQgtNFH3Zk5hHkri6CVvltmZgvY+XMFdcUrdwQty/gfL1+0tS
ZcsrkADV7eVX56ViF79CyHzFT2gTYJBDAfIKzTmY16r1mzfyRs07pHVixcMg/gTZI3d3/P4nzQFc
Gyw07bNTKEvb1qgs8xY1x6lhLemXnxyCFuueOcF6zCsLOP+xjCS6gAD4fGl0IdBueTiFdLXNGbw7
0iksLK/Aufa0dhTlyV46gpMwRhRhDFiG2KvIWF2levbGAqhONXzOutEtP66PZ1ZV6Okukvj6tnfr
dvSGGZl9KCnu0oDOrWpa8lETsZAUx+d5RAEp503ZeOlmKxZsJYQktRjQ7sXe0ow3MyipFTv89S/1
SCXR+UTGokHqtOeUjtfn6UBu9V4g+fo4IWZUjN1g3Y5+Zp/ndN/dN0VhtYlRThaUqBZLw10YTSn3
wZNpizkL5+cWWLmzcmpucqbBr9+HCAQItir9GuatfFqGDBKSZp+8Paer1uwgM/SExA7hVu62LPmN
lnYVfUqyNEGQehJzT3mle335qqj9xHDNCwxFM3dms+E3/vZiD4xhKBdztTEAIB1H7CbZGJx7CT7K
ogwFuGajGY190F44gtkRwDBT8nXu2Ybpmef4ZV5agsKbkL2vCEd1HcqR4Z4nzcPoKRjdCyr4opLR
vzQZODkfRm1tcAYQGuwIRfiw7P8i3n8GZajgvzyHQhdDEq4tmcxHQdmqHmXOmyU63+aiUDyQjxqI
vKTq5jO+saQIW87Y2uiMlYbTd/UsOOcZiDIt7feIH0deJTHzQvJ+UdK/75CS+s6bsXQwe8XhlENl
ngWfLGGtKBOtG0M7MR2k3LbvgQug0Xh6pnjL6ajzPgvkedi0jYJauBef3X2j9zd5PtQdsfaC0mgN
LA2oGTcF8duTySXI5HkJ9KzeulZzVy70F67tAtwjIgXHiSd/7rp533BH58avR77h+WU0GCrRV1XC
hwPOHtGAW2tTSyXX31mlAL9unjcIl5PtfCsKZCAnUx2UBlYGGhcKwBxupnSDbk7QqnCJtCywUjks
0iDhf3FLdo8pKcKWqC269c433SYBT0EQU4WCnOszSiLCSfUsTEx53i2d0e/a+icX0yVQEiorh6ty
dpeeNqCy1MawPkRb2+9fBc7I3c5o2XqSNp2+qb9PDc1ECO47EyumpsxO7CKenZ/CVyrCzyGsJ3aO
bYmzMGlNi8n1ZwgBJ7qrlWRrPQRH3ANxjoEIeOLDiyB89j5OCpOrheU3T4NEFoGGMK9J1N3bgYVd
B9QVmTAD7m5k3YhzCH94L/S8eqX9oizgqbzfKTM/6VLkkfAVpko6qaepctGt0mCxBuU+XqV80cKB
LUB7JmC9tig/YqQVv7Aoo6YHmQbvvUEes5Kma6msGE7X3QioIEFPXEuprwW8cYjRm58UfGsI/mV5
vtMpTEfKKU9/Hg02tXFNDbprAnKzkCDwreiAvSqcoiXJtw/2Vf950jvmSHzHj54CDxTOA55dbkyK
NNC8DdGSr9nWknGSVY5Gd6MC24x+1/GWxNMjfvVqvDHFYloAMaWTiWm6jumF4Uy3zOi1Wv1Nv+IC
aeyeNhpRIwT/b3D2kTdOOE2N6T+aykuzDnmvvY6yRKmX8qpg9gzdcw6UwRpbRUzFcejQ0+/GC1sa
ZEQQ1CQGS60KolHP8uwFmJozvD9bzznFF++548oUcgzr2ev2xzqrsjkfqWd1QGEN6muQtR22Q0sV
r0rLcUWfFEfMFv+Jc0u+oy1wJt1fDDotZlO1+HLOz5m3krrgZP5qmQhf80KnnrNXJU/7JcX3V/8K
Xn5X5lfWM1Ej0DMcgWWDq5kfOXdkPC36u8cpJeszIccg4zuG58MSLPZiT6k+LdjdOH9Rq6xM4y+m
iBVnC4hRz7pa+EWiJyihOMlxgdQAPhBZRl/FPYVLwDWMRGsMnqOikp4+yoSUCBp3SGioPLeKuKBO
QBPLRXnw4sSOxg8rzc4NvCf6t28mHlD4T4BvarTJpcvWo0VR+PXF7FOjRWZXnTlr3hgpklQOYPsq
1CV38UrtcHTcMjT4l7fuDCQUz1v8M5PvpzojOeUCx7P+26rc5P+WTk2rwUfScXEBG5B8iffm1SWq
/w2gAvZtF17U3TpXmb5bO0W9tLse740qZa3clfKPSStNbNlt5T9aQG2NxpQJppq3Y9Jjh9WOgPOR
CvCs+fBnR+lEJXYOlYqWRoz+PN3F/bcTQSEguhawW0T15mIZ6iTMCUlNs9rdDjS5P0IE7Rl8WEdI
j7pD/yBZ90mRTqmr1Om4hyqhrq6X6b4s5gHj8DtrrTfzEjlP9eaPKK/s1UyafgsXPIsCdKYCAFYY
5kh59Qc2BexaGu6n/P+Ii1kEbPICaknQvCA5LxLMmpa87PxM3ECk9W73nYuxRWdYkSJFvOl0CUGt
EGm6fAbvADSNwnFmhn4eDIRNz8GWvXabGJMEiuMS/LfuMd+9qKVptzIEioYJ0v+oREdb6PisMsf+
1iHYIQ+UpMLmwQQsttC+vAxtUIsSsgrfb8SHVEfOXyJRcq7c64xbTqA4aXHQNzYXNy23aY9ILOEW
O4tmZjfqgO5DhWDZiA7R1cLijvQuXHe70BBO0ApMvfhZGJ3wbOLfnJaAf/YoreirH51FPCAQprlF
l13sOFGjD+bMPk4Od/xT+i+QXzo8GvzFi6PX935QyBLbVOgOLrXE+Kn1rJZxmrvtIJk3Q98y3/xc
qAFMbnMYfGTJemqBLLzbMdVved2JotbowufNVuZPAgwu826GfRsAY1Z9pguzLPRYVVSIiiX4/JXs
svYYYAk1zktvqzPxzGGrf3qcd5C96zG6Z74G+997fP8ZPprRpIDcvMCLatBjYqZ+HwxTNAAxl04C
gq4jmbuOyUeQJYIxeh5JNnjRBvbVQKCwN+s1kHSfw1TtVEPGzHWiD7wIGfjCDwx9adq3mG3P6/E2
qqhVYDv3mmICnL3xAgdYSScH37Ohq8naVj1ud0SFzL2tIstef16I41IsAI1KgPB63pqEuqhJ04ED
edneIUyVPZ6ycKekFWR5Sk/MHp1+EKu6R08KiET+W1DKWmHVJaH7FDJSYA2ajJDJT+ZvxCGhUxbG
TMyO/t5Z1FC5Hywlbpx7kKbi+LLqSVoOZVPxWo46YIslXWR5kTcRkpdUpKzMu4JM+MPRaw3V8Mde
++K8MjuqaaN4OZ9pBKiUDZ/2MOy/iV6HR3hjD6lMzHerKF+/rczlz7dHYL7L2rTwKEhVR0hZi6e0
KaTGBE6C6oQCMD14lETkZVXyT5mh6XmvU7YftmPfHVzUjHt6zT7ckxYNn2Ps7f1BWWQ+MuS4dCZ6
O+JrDfT7EHVQKNrm8LPr8jZfJ1LZI1Iz7CwsTOLmkfMPpUYBPDjzd06ApVwFA+c2+NHze0wacGOO
cCZzhRSyv5NTsvc4zJMjSxT+01iOTkrIP/NspEhdQ8cJqt6GuzKE5i3NS559+p0A+yQZVQaR4fbV
FamOBbUFsKpTQnevaud5KEGhbcvDR6tEiIJNHlbPK0DRF88hxY69AIaL9FRehSLFnvcJrs3LM09F
JaXaslYebE8T4+m6tvgEq8VJKfxRxVipAC1+nzk/QqdaLWmB0ElYy6+n1naal2FvRt4ZZT5BpzJ3
fNR4m6p0wYKMcQO2kFoMbRjsQcEBB8IXIlzAy+Lb1zIplUjgXFXq4Yjh1utsB6gp/c27xUFXbXoZ
GAEzyZ3d2H+Ze+oJ5Q4JQHsCkpwbXTFyjm1XAan8ehHuYayieIC27/6cNohfVkWWmcCtQarubWLC
wigypyETCstIJJmU50c1zeSMV2LoaTSYSu9dQqnJKSBzTC2mWOKhLwJxYt/soHfajREYnCOBwhgf
y1A3c67L6rZvaVthhqv05clwwB24daDPI4Si5npiZuUin0Rzmw2M9ymFJ8xlXGz+zK2zZYB1V5fg
L3UaNl62BxzLYAFPG4ukj1OSWvrPJZ4RdcC+vSEoENRkerDixy7o1mikbqI+5Qu3yPmWHD7vVUSU
Fce7tTVZkow3TF+JIS20QVHJqk07faHgmoDxiubjc79aeKebtPxrcywtT3w6EFkW0zXDW/4dzKpe
oTInjW5J8bh1BIoEcLC3IHpi+pk5r1Iqizsk7pkO8PKejsk0+uNiWPjdzzbMEHvoAtGaKug4W76A
VbpyLGTfcwQ9ewsMV0FT6pA3e40XO55hTdi48MiAEgbUq8WYGK5Q/CQaW5Cd+ISRoibqniFO0I91
yZJRPEgwj21LNtdDeRD7SwzOosPntRGKQVXzFmDrjbtL0c/rBX5shiPCP+3DUiVzt+Jhtmq56cOp
tKCesV/I+p5uepVpPy1AJ5bL60/aZVkHQ/jCqYYQMyES7/7GIZDbizBoGpKYHUoc5mrAHFTAGnMF
5V01eIbtnbw7eDqozntjPb+gUTL5EZVR8JX309Ld36gx42bRN63whNdzTlZ6c9ohdSUakFXyNteP
CpsAfPDFoBW4vJX7lzdWkCXDEbgV32sLkVSE1ASBbVYV2cLIcm/xI5oH8U2Fi3C1u4juCOJw8BKk
ROcH0CmX64txpIVK9U8z98HaWDLmH/3+sJFVvsQNS25b6M/hlj9GdgKQ4qumKDINuFzZ4+sMS3M3
AmJuaXl1bFBURW+fv+dfHJaGdTZAkMdbr8zl1rN2nuoCf955oeu4h3TYQ27n0ds9M2ZINIFOBfP0
MdHVH9rxpNEjq6qKz/zQ4yfgh8GJeVW20OzPWoQxfAAPmVV6XLP7wx0ULss3C7RtsXajpgnrigvN
gp6VqZEyW12BmMNnx62QC+pAa641qAsZ/dkc6rTQrLcQTXWb/+/CnaC64GnSZ4nL1H1nU6PVOXyS
a9pqG4RymoAS1k9ev406UTpoufPq0tVfl1LnpNIL48X87ONjOuaiMiDqouX7ZmFibQp3OeDfgQHE
mpO4ztHmQePDxXgNfT7oiJpwwxRZnAwxxgagqkyVqlx67RceLNcxdcSBP5IVKIIDjx2UfZXiybZU
dEicGQkqQ3ABtWbdEr2FdRjN/v68/7p+aSngr3ZnEZw9C5tB91IPmJR1bDGYZDsKPp3XKZQU30dd
N5D4rsC6pVn03HzHcbWiW0cCA+FsvIyNIGkvr62FnoOpKu4m2NLoEL8/c34AlJ16Sa7AJi04WxvR
rNXMg709nnBC0kMoXDxxYViL8z4a1NHhTfJKN7IXScjGpRRPgh1hsmfZWlpUVK8Tsq80RZ6Tcckn
qg6EhXoYhxj6TYcb8DB8XFLdvE4UNK26jUnu6Oid/eSJkfuggC/RfnUA+VHcNnoF4JLznGOtDe5P
a2MvI5ipb2u2GXl6fMuZUR0aVrVguiQ/ijI6OBlPC25uXFx78b6mEhe82naRDxBe4OaAza6Tbw0z
x5UkVNKj0+31B+r6agqVBCw0ymzBeq+hhbEXUO5KfjyB73xtyLJqhDYr8LETvOqCaC+zFss7jYxz
Oh9oMg6rO9X0Np+jme3Up3pIrBmTPd/r/lnda+4Gx2tY0p1/MTZVqELMVtiKXbLMpH/xjATgIIv6
y6V6ZszoToUe++ZIrJI0R5zaxK8AQkglbo8+mxCnXxOVB3ic8upd1AZfbJmU+K3yeH+50YnqFOc8
DyoNRusoGH+8BocTB/epU80GcqDWsygfjHRdnPJN50lXuv52tV+xZsH80exoFeRFEpYR/issDXJo
PDkWYdr6YjNkQ5nU39oLThV05Yj4qG4jbIW7YQSSEJoiL8kyxxrHV3Tcvdo2TLNAGtF2B9mGMQp3
tREBNr2ngpUk7tY/rS6sn3I1duPPBO7rpN9iWAW3a4LY6BZkjs8ogyeSnwBRIioHfAsej1rrRbP+
J+QZYkeWsom3HhdcKzF0O9ao+Cjx84DuOf38INHLekONMYZjeCBiAD2tIJBB7bsnzCvMGRno26Ia
t9fIy+kZU4aNu+i58ipFETT9xY5vIbkobJ6L7BuRutg+vkU4Lv6vkpZXWOm7T91l4hoZyMG6VrXd
nWTGnZsqBa6mhfAtk1y4FSNXYPURoVQXm3y2uU91u0NSoaYFimWxtOBbOSaN+hRZYRF1U03qeTHg
I1yRkFXYbFFy0kmYXOumqpu8NVct6VoJH5UqpToLun8A1aPsaTPaD17olp2CeqgDPP1rShPTBLB0
xag4AsS/zRZoBB/4W5pssuO/X1rnk4jfI5v2c44/SFBAkeUCKNz1ptCEwmBS7Lyg7/lzC2TEqxp3
JgrL+HjQnWMPT7UHz83ipy/zodmLIGl26AKdGmlkm7XTRp9Q6u9ND87ByjuZuhyxoXxYxEBnCw04
owphw1vZjOhtr19Y7Lg9EZAgU7wyKXoyU8JMJa+/4WFP9HdCECHhsfgzN6drChcqsQNmhgoeAG3y
Uo3A8ABIkAMsrwRxxzIsiWvYGTQV2dsj9507wjEcNEQo4L5bsl7hBVyLoMd48CaicelfOW8p7L9N
DBaKooqHbflR7KS/gdZIj0IRTR84F/opU6fS4fh+IFMrkeqefHw/bAvOz5o5HGQGhXauUiFZ40EA
KN0/9/RMFtI6gYh8V+Es0r0CiFrqkwqzDCujGp/votoIcjZrpXPOv21bcO6OLHioOw8Uu3rqtb0W
yvRMgPPwNhW/gmAN4aPmMdKlP8c/G3tTgpuuJ2vZKKROwe/annrvhYKN+z/JEh5lxqiorcpUHL5F
2ucAmlXIF0IbyYaoc2UZ+LmemFHIkCREKXGwEjx5tbz2crEUZPU/boAqhlzbwfPmyvvmksvx+bY5
9JVps+mMV/Pyd0g8R6PhiyRnDqY3d3Nohq/MWlDA7vBbLMTqvjd/oC4UXwWFMv+0TWT/3AmqxxGY
jVRofqtvga4GF2FswQ+tT4DnIZ391+5Ts+Vfz4iH+xCYXNPlRmh+pSUwcetsYSgitRLz408DfDbA
W1OKZam4vDSEszugxQ4pHsPal72vHI541uQYMpfhoEwW1aIuI1/SrjrXPr4mdFyzUJpxmP+FJFvf
eyVUDM5Ykz74KxZ80n0IIkaAFkRwBKYkpp+4dS2wqV84woe9OFz8Ohf6TxEE/bPNjcDGBMTJA/a4
wPjbBYuRG9ABqdmoNznQj0iQ5Y72ZVuRKU51PWiqxU5OEW3knIgKMrZJfQxaJ/Kt6VrXClo1Ykz8
IWAghJOscqWp7cTNYUZSpjeuDaSVQnoZ2DDg1sUS5Ysbe15/RzdhQQeHWKa6p2Nd/kBwdrL84b9T
1gzPqwN/INF+f8qhbd2fZ3OsevUVyrEXhhYspgqPpHK7GVFjHKzl4jAjIS/NTPkiClDYnfbuGpcv
2Nb7tGcllQT3Mhwyjf9BE0IWcmsYvMfTNHgxMQqExdkU/qTeGPASU9Cp1m1rL1cAai3eXacnaIRt
mbQMyw6iNLRKeEYkZ+NO+71LGNUUH3VX0pO9tSn9UOrT+g7UEjM9nlfWTggeVEfrjZOWzVovHg57
hYfhwpOfWTOkEn/m+pHcMUBiIDlvfaGv1MhkrALZzvmSLtgPSUsFlG2MHkShYliIzP1ocChD4pk1
wWQGr9EysJXTbRwGll9vyKT+gioWs3HXtAx/2a7xv6a7Zjo+tOqcrbioSPBf/Us4qKuar7jrp9/h
nU+i5P8ATt/M/sNcgNBjMl5PWWalpcaCFHqWKX+7fB/LRpZdQjK4e9y/hkvQwPRIK4DZ4MdlKJ7W
ySTyYQ6nSKnMUXIzpPBmnUsQMv8Z4m0ZCZ/yWkw55JwTY/X4AH6Qc8uv+hnlElCThnEZR16Lf40o
vLs0thke38DJQmEXvj72IXSQ/FZZ1m/RN+qXUuSEYQFl/ZQT0XVL2mjB725cvNX8l8mrY10W+z9e
hmijWaj2CW8QPCxgwgr4PpmaWuFJy4w/otWmT71SJmGR/viI6I2Ghs5FDU5PGoDTxXpXKG9L6IO5
xGwPQTes+RIWqmgEagKMH3vg5DvPqgBLKrMWH20D2Jb/ZGkjWXzqZsYG4BS91qBSPUL6jgffEe9r
ORdDAZ4zmmdGJRVS0Q1DRC2YuOahYKl4YqGI7TucAXPibdBTmd2Z7eiK8xb/0vhIB9LB5RzPZnSm
N/0DKioiVcGCpVQ8yK+uAMT1Sl85qpBuxpXBTkAZKKqRpWZsPSdVsJiGsvWvpghh1OahWYLCpUWb
bz9ighv4HSJp3O5YyCuTEKGXJBXWA5y1bPKZW2UDAEWfOtOfwEfC867ZZkMheGp49E1fXTNE2+wr
NrlM5ctkuibH3jxtxzbEp2qi76+t7oqMGcXonCYeKm3yKvaRv0xKhf9hh4p58TIVQVgOshFnN4mz
EP8441v2OGfAF6/R6YwrBR5JBvJ92TBgLui1Kr1lMggUUHSRED9AmFWOEkgWEq2KrlPNuqnjHt02
T86yMCu0RQwppZ97nVr0s8E7r/sZflkli8S0A7drD+a82J9+2qk3gVTtz7V0TNcVBZAE4fXJpE5y
LzaX9w4MZ4yMAsF/PD4QjZY8VibGjBG0d91cGffawq56cPVWb4D7TutVvAQ4Sfdi2pR6E5xgO7FJ
oJ+f0/v7Bx2nO18cv0FhEGctzU31p0gRCDvbZmxXTLYAA/l2b3bKFFpSHSSrDvB8eNkY7SqCPK2M
QP/T1slwpJ9KilQZ43FyQdRTZkyrnsIXKEwJJCIbqTNUDNp9GvEoFkZAZFZ/bUeVciRocwW2hq23
CQ4dltzMO5gXLIr6y3G4tsYDaZzYX+KTTPJZeCTLBeHuvpb/3lYILzqdgp1LpednJnhR0SySuu16
D1x652dmO13dOZw8yCHzFuXIojy/bClBDsuNMs7TJlAE+KmZlO0aBMr21SRYhZITBYva5Psxp8vE
Ivvup6D8SmI0qVE0ELnaN0XoI5unC63GHk2+Tz9XnzACtUwPb7y9OPIYRHNLe1aYS9bB1kKbuQ9e
Fh/EGyHDShGsAEbq14f7Ua7HyWSJZxBWT0NY6qhxjjX/MT0HxP0MOa4tVJ+j81tQvVESvqC57FDc
5xSSddPKlJdQodw+5phTWoGNOkIdSFeyiLv0mgn/GXR/wTlxWvY2Dzmd2+e2jlSj0EYMaiVRduow
acW6p17fHmqiN4HC/OXS2uydOV2TYJI8sfIIrgPfDD9eMKUVopRtUWa/MB5G/PGdmwRJanGFc6Js
Vx+829wzkeefSl9wCZYjObE0iLrOuV/lzdPegQxAc9VSMbIEvSdn5Au1UDm9hJfShiQI+vr7Rziz
WGw08E7ASe0aqY/kwBa/IDmxnIUoWML1CB9KdK6CArMKihE7h4ZIe0VdmdyhhgWjkP+58Aem37+Z
IkH0QwoQGcONmrgcZtgURx/PRuTIf9K0jn0FcHYeP2bVxEIqhIo1BZCkqYeLaM8Wn3qku+C+ykOY
bQavdv8xQdAe4rwMKO1StoG71RhNc3VVrHTPYHf82/6qk4ZpsnO2NLag5sFJMH8UQ35oot8h8vz3
N7P3zW2409akquAbrkojbNAIVNhPnfcOKD0INKqs40b67IOqMqlb2L8yPymGylCmJKnERzEMgFWr
DWfJnXkRGBghRdoZCrY7I2VM7PjafuTys0GvmtLYyOdSbgTdKF2QLFvsrslXDdlF7EAWClwaYEPN
kaHrFT433cc5SGmG6ruN1WjJQgho+J37l7kLbA7cUbIKC6IevnrptNHkt5Q/V9NHwvYOCZmzyHek
WKI/wzV1ZxgkO8qx6K6ubWuVrNTkTrNCLabwy526aLcU/mDrAoEbihFCOurv7h2GhD5uVpfPSHWl
99pd/ZK6mZ+F6ZuEWMXXmE0ggrukL8uogsyzwmijqAfHV/1CPdjg/7ctaLzdcJQtJjCJu4LYh2T5
KcfZVYJB0H/Zz8erz6y9z+sezK3b3YZLxsMQMIQSfAehu8xnOyUDdVgt56pAPE6CHhBrJbNGOR08
LSe/2veU2wWgMqOPO+L5wC5R4194VyQKMy3GQaoSDVvb/9uMk+8jL1W3Vzq3PqfsdzBPv+RxgSU3
2J0iKrV/1iDZXry6b8QqHYjUE1wLlDIKYdQjnOBD8ljAZJeZlrbJ6VRjL6MQzWq/bz6H4uEvCKOh
D4g4KMkEMO/718Tm/zF9S4cCLI2VUk1eRMRGZ1dvKW/8LVavKxIzkxWPyXJz0PIxY2KB40tVJZPF
n6QZz9zblq/xvYabKrX2YA4ak/Jzuzb0dKy6zCz2UgkJDuHI65w20zrpcxM8EjITN61zhwWw5f4X
O64q33+RsMSwQB1mDSz6s4+KG4zzBWc8LgPNYkFUDQ2W9tZI9nbJbIXjSbpoqIB2nJHrNzInreyJ
qpoAgVCkxT0c8iMdWKvbPz7jXi8bvBy1mYw4gdG80qy74HiniFWuKQjM+YBsEYFJAIKTKmvcWefB
s2gNJhvqKJnXvz3nWiFRETaE7XZSt9aucwoM8WAZG35XV/tn+xNprKefjXyfk/DhbJ4Efotad87f
IUI/7yHlL+xqL6ZvMx3otsiiCbcRhDpcblCV0HwVErzas8VG88j2BAbnmUKKw9zIDs85IWZdWdv4
yADu4JL4umqrpt2RC2nBFCvNyBuKkcZjdhV1B8kbQ1Iv5oDT8N7tCxIdXHamAIICFFc7fQLVb+o7
RhDlAQtDNNF35LonKXQnFbPokAeYupvqG6s/JFATH8uTEIdWqZ7wOOA5omxbQFYXNKPz+UijD1oe
1Zx3Fi9Eho/6uHB5eQ2IN7J83bqTMAT1Q6lA/KPun9prZUh3WTHtvDfn9fHqLXWM2oHDyadGDMXB
QS754ToFtkvSZaX3Ea8d8pMQIYFdpEk+McZJ2kgmD1eITg2fKMbcujK819FuKVqPFx0cEKp0CN43
rbJq7PkOiXF22RGgWY1xX67+0LBAoOU9wD8MYXwLj3S6y/ynZ7QcyCrCQdt1bcm7uVvR+g+IXlo5
1n/g5tPSE9V7lMXSboUrsGf/OqyPcj8CR7uyCS1TmAw3Qp5WF7xHLJWqOf1Ujj4IEsSHJphf5DIZ
cv//bl6txc6+qwg8mrq5MmEvjjerjpqnRpsOzwZATb+d19HaoiQZ1JReBN34nbVBqQ9O3xwvZQxR
XFNQKp1SdUFs0y4h0TkCgdTDdhh0OF/w/4RPrLNbDOGhJTSaSZ1MPIav127+iQmxegXXmP0HMdpW
kVKjEY6d1gNGFD/U4pYQNOmIHloKd9m2rH4Yq7ALgdSoLd9C3BsultpMzsrP90M7hLZgux6ieDt/
P93XJdD1pmzIMeR9JKBW4Nyk+HT1Rxfhh/ITXDumsezzWnwE1QnKDIMBee5eSV/ykmiEUswjD5Ho
cAzjINKuQqeUChMeYD0uA4kglSYKSPCIjgV7O/Jua2koIK/rRd2wBFHdOoYd1tAp+UODiwPQA91W
nNa59qBmhUDeiv8YGSzZr5H5V1KmFwTOjmL6ZU7Td/cUz82Hads7z201jngz7TjpKdChiVAqiGHr
3TeqmM4ZAqlbOOkJHlNp7SsNdSc2gi7ig1SATHA6kr/f9UCqKOdXZSXxIdkNQ+IuE+/CkG5Q8h+R
pBJo4JQryMSZRxOwD8foDj08aBo3hcugjTSjX5345jQMY1GS20+yxKNFbDbs+7LeEnNdKw5LR8KK
0COLVxFrVTXT9lOg1FrO2D9BOhOTSIljJChCM+PJf+91nfDcH8WpipkRyGZJN0GlXB8ngWzBYSd6
G91fY/l8IvGano0NYnB6GsowFnkGc468AAiJIGO23EakvY88AIEKI5myKw8DFB2Zv0pYGoVUBCxG
BQES9mtQfCBE+MFV+djggTTB2B739ifO9cx+fw1XbAVtKMU4yIo5an8WAvYCsqOYwclQqvoTqfuI
27n5LEPOCPu/V5DVaJMUjU4lKlFNMJA4+whOflBdkgSk503CqT0547NfwPZlfl3Gc0RCbi/XEl8O
z9D1zZTqbFwWHstsfcgI/SGlDnDq2P3ScqkE6H7sy7jpAswOOuAayBDHtiUpb1GYWmjuNtVmhjl0
n+m1HhefeX77W+hBmJ1VRARgPgmRVCHX1pXJRFCbS+BM/6MjGUFbWGvtTDeWEIObkAUZy4ljKwjN
eDpoVWexsG7r6M6P34G5hLF6b2g1YeMjuligTQE9cX18b6bNujQZZSA8ZSAjAqdhf1TAAp5OrYQ7
g+sHeSPXbw6uDKVArRUkMuo1m5WTZj9V8xEIsDXjh7jVXzrMgnHVzjI3uw8ryub/2MUeA0UnEFLS
0W+CJc0qNVfoZXOwPxx+5+RysEhL6VYn4ITKYLd+XnwrD1efVYs05KAf0zO8vTk464I1Cg1vnKT0
xqonDVM8xyGPuWExZ8YkAJ2ePXB4PXezwgTOPXzHtfe74GnrrZAetVppmxXjMNiy5ouGa0gGvvzs
MWZ1fvJaRIs3mSp9WGBbIdtA0aTspUivjq0CAI0u76U1FbRVv4HY/DgRb8CaWc851TMP2EcYv08m
KKy5gASqKsVejmHsg8f1M4kNloB/dYgdvp6Pt2s0G2664hFwgXzTftpWgn/XzTzMCJDILMhaevkf
FNaiytL4PpHTobQos98XDTUo/69+5UPRYIojW1mq58pLBQaQ1l891/9w34ApExi3BtI88QCp+h2e
GZksKI92nKbWWpe3Pr3lTabRXi+Tmb0PK6s5/GbJX/dp8ifld1Br9wH+0VsZfy2TVI+Jgx/xpr7V
4ZUPHQ/JO9vNLJoxdQuC2fkr0cKA2HzpMuGeUcOfqD08r1XIyqgHlbe6IybEX+2byMwVGjEIxCOn
SutqX8IUH1/Bfecy06f3ZPyUGj/rgPsAyhrmtqJMVc4DIUDbfO5ovGxLqNL18DZ6Yr7TxLq4onBx
U75TyuCcbogidudMuoVnJmBfhZVcNF03HybvCCLBLrWgS/piSnQdx++8PgJyUCEMK9WekZrsKgmY
YtWFf8uNy/CF6KvmVVkNoNzNVvmzUfKRLnf8W1IdtCU5Zighr3UWZlDBNjv6Fj8wMyTEk1GACt4K
fCOaHqwBU5P183Z5aqS0tiwpxyQoyllKgN7t6Bys3TIaV0dBFb1AGG5XDQxYwBZDqzAY+LHHKEnU
9Sv1x5pGlL2/ZwlXjGAurZkpknRVQtvftkrqfZdJ8fwCI6r0p6XZ4exd/LMdqgRuzoEUKwf8DgE1
4fjiHB1kYBkwct0fhSVrFvbvy8dmwkFm60o7G4xTI/MFmQbeWl0j1uajicEDxfGjUSZPBae/Z5uf
5dPp0PQoW6oLo/I0wfO2W6NMi/eDLxWBzB/kByXWspeAUjjv21Qp6q6VrWOHVbX4WcflN1gPNA5M
NlHo9OQ6NZdYKaNQVl9WLsbl7tnTdZ9quiucl1I7FEuCk2+WuHRr025JDdHWVEWCnNlEX8SuOV4L
HpbqMU3JRG7uUvVgYKDdDBRaxqsAUDda3jppXsWBxt3TaZyBEMV997GSHfHfteQ41DLJP5o1Yn+2
S44qNr+sy2HfdESgwOu9N8ETJXztTSiS6ieMRY8XyZ2W6+ySeof6M0Y8t9IZYjeN4+NUnCY35yKX
ILmfTxz6qk/guUZXF/wIMVc0Q+AWtN5dwAUQ/tcxbMLflrHdYiWIxs0nmtw40Uovq2C95ekUDRNc
fWAptFbtAxYwz23Nx8CqFcQSK4LmONI2L0sCzFAQeqc9atvYNNw1jpeVLUUtJn4DswQN92wIFLUv
V186z+2x7j4VzP9YfOgObGJWtSL9wV5ylgODv42E+pf5gbBrktwq3tD+d7h+rsDxoTvnxMCbazGX
YQEIOdehf9icck38weqnecp03kOVH73uKiWmKyMzENGLvIqDeqGT7BiBCoO0JMsiZ5z60J8mp7YT
L9fKv9yQdlwL9ktx0AB73v6+B14sDHfMMW9+a8AIOVFCBSFAD/Pc+HVyPgd/a57Tahu3JqxsWojI
MT0V4ka1/tE38DDrOiEPk2cRBgQ8/WlCg+TTeeQiaSwFO3wKDek0sPZ6TP54HYdjSEnO1pyf24Np
apX1WierJiYv2WmiVSLey7GlVtTyKHY093t50CBMFEBmSCuefW6R9tV8SljdB7e2+KFMRKIzoFcC
wp5DAqhViANgai5lzIEgUE3gbj8Up5kFuZxdeLmJHY2DYUSoJOsRGedK3h4EKEZF7liHT3avvchP
ODPGCF9yAi4bf/zwMbWDV+rn2WV3+uSnZEkLM57E8CgGgDfqRDO7QAePB8mgcRF5s2GItR1hWD80
AdBlPay235T5NvpNLECh+vKo8H0xqaafQF8HWbE1ria+RQj1foBd1l0tRGWSM0jbCWywfRWytMG5
UAz31nnfCA3OhuRFbFUckEGwo4zMz8lnfbyLIAf7liuBY2LbMqXE9v4YvGmZWvmUc//9oylAd4A4
DMzl6UNYnB3QZeRvEP5mLquqwu1mLMhZDtwOZcblfM/bAZANbUxU5gBqTxx6f3uSbY0hd8NEULXt
ViS2Zw9klhKgEF7F56J3pe8o+deoHANZzxLk/o6DGIApwKxL/yS8inabLT4v+IhrhGH12xexnCxr
dbcoZFn5BDvnPiBqne5oerljUScaKZMnDNuwC7a14o1evugc8AqBDBTuypB6sa9sPmr5Dc+l2pVb
QkbLir9WFfv2EkkVVEAUzv/5gFHxZYMx9xWgUSsvfCdMRNj0dc0RrZk/Ns0ZzbA5WBA8cuC5XyYZ
D5QhvRpyTC0UGcmLfamNZr5foMm/IPWpLva4htUOB6XID6o4whxu23PV6uHjmWF8CZVVI17pHFcx
tuG+Q+X3VJPePcypHSUkhyUR0Pfdg0ieaoXGu6VaxcdUaQ72W3eUjeWSXsUvlsjoqWGuypJsY7L9
woTJXp3EylFT+Te58NQDKv7XSEHGqlE+xCx7a21nxNIkm4PnECsWWE9mjfP7WUVRKE+Vc0qYObVw
FP69aQnkDMeG+rjDB7OUH+zuQGdsSl2E6GeN5c8rcCWQqoNiCbU35e3MyG5acDkJl6W1iSaC3bd2
JuzAmZLPFRTBWemPpcauyMq+4BKTPm8aQ75fPlWyUoc4h/YHfrsP4i/YZskySumsEl6kRwf7XAa/
slqFm7vL/fT3OVAIrHmtRSZC+KJcSlccqebiHOua1oUkBUeOz9RN6griXKueo4NNvggs9zEXi9n4
RPnyKFgzXUjr4V+SdEJwzXJLWFS0Ydr3hheduDQ0OfkivBY77tBUCpUbOsSlUEH4f18oqWnpIkXw
hVKMNhuKFtzxOs7yBNKAnYA0PXRWp1C5kw7ZC+Mh+XozYdK/j2YRZKwNcrhaA3BC/5/DyARJVOG6
LSMm4WICF0OgUbfaqHV72U4lhxvLjNVI1epHuA1ashNy9rLj/RYaeOUXSbInl1OR1Pa1bdT4krDN
UZEbCHAp+/slfY/3tlj00kEJBr3dab6jkbyVraWyq8KWjW4BPDwHsnYJDEVOgJ5Obm3mqJNfd5ne
MtILU4s44RykSf8UfIH14nMlBrdn9EpD0ULGO6iNeM0M7M8jqM4vOwKLS/Gig5yl+R8JGXbQGk1H
aT3ynPSzps/592Deix0TlbBQH4KwS50BQU5RpQ2/tA6uc/UU0b9V1N4VS1u6+TYVjnMgiT2wiA1H
kYLCEBBXlk9PwdDWPvan8Kgd/EY+QmT38STDf5nHBCDyF6Yed5VdtxwbDpAQO4rm+bd27w2VQBht
Bfv52rDzi8Z0e8CRVz9tf3cN86IHH87sGbMLDZ2lrrrdpvQ9FTT7nn8eaY1l29iYnpS9RdDGbR5C
rv2uzEsmq0g1eCKJ/g1T6iAHGhfUQ5U7w3TD/EDOeVgqfjC9GsVvODN69srzuDtJY3qJffALatzZ
sbTl6PhY/Z+tUIK9Dd/SCRdaEQjGEnxqgJobEtwE0CyyGdmzUMQ/wkZqjOmKmcKWBW3ZAlFrDarF
oeD3HwF35XjmVYS2CVaSOOC5nMgD6Kb12Mh62YupcgmYsdlJlHgBy6CkmW7fKyVeT+NCA2Lg1yqR
o0nFBUp1MqwHHSGl53Ic1LSkQ72CieGRs8lR1o2XCIy0gCQnWXHou66kFeiHN2qlAVaiMa3QNO+n
QwAmQEaenk1LZqEj0r30ykKYckVG02ZRhjbeM0sEIggIMQzyiRWp0tIVumags2ckRPeFNgsz2/TW
cz4IcgDKKtEhUe5JTE8mcpkhGnS6Yxv5mJQaGWge9AUOlmf/87fOY22H0fn4usrT149hcIRdz5up
gm65DnK3k4stfSp4Inf8cyCFdhgPbwogeAOHCVIBuzFaPPSvr9/iODZjWta5Sjgd8ic6Ar3hcLEZ
TbmkWM9xwn01b+1XW/yT0WOCbzQRDY8XKf/CLM0Ikd6eWdIxjJFKU0gdgkE8akabXUw0HAKMqyV3
6OB90n44Y9AVij8benk7JLbrxsPv0G208cNGsT/If4MFwpWKtQl3o+AmFXAxhshlG+6J7P1gRI1A
6S+gyBHGKj0D4lCUQNZBnKe+mI3We8N7oxezywN65ZLtn/0GLCbVyARZ/8DsPAz77Ru2EFfPUHwg
ySxPtbEmxNadxLoepaDPK/m7mqC8QIUbVervk0xO2E77Sz2m4XuqM+YSZtjN2bOXW8R5nfBk9nZA
ihNOhJbfKVTlcIUG27ebH1b4BdzD3qQ2f9bRWbAMLmMSdQg3tSAlVNwFDXal/+o2ft4y7GuGCERr
HyVNucU5EzJMd5XcqtlrGq932THHTccNyJxQcLKUHE0AiVYiZ+C4KAwDjv9qRdo6eI2KAlwufdQL
zakvzXvo1BD8ttOXoSI6LGC5REX1SJAmBpqsXYl/L4Rc5ZBcJfE1fa9ERcuvSU3NNeVBqmrMXnBp
tBewFN+zuWl53aSNOBSaO81+r6LkOj7+kOYkwfl/ViN/GhTNjJ+ybIY91AnSS6OIJjAu618VtFoV
7Ejo4OX0tMJ0mcGF+B5AXGtXZsXkVh1nZfNX2AJ0BSCPcCfVT5svAgWTWrNMFpDc230sukHknJTC
XyJDsz+0oivf12BbYscQESGnP4ri044xn7CcghnEZ7nCr0Voru1GuUfu9DcAl9+ix0AqG/Wd8CAY
esTuGnuExaQuhw55+r3ntso+jyJ2nlzkJvO8+Dlnjsh89mhgi7J6ZvdnoT0PsyayrfxogfkmdVtK
RND1MfSPN108P+M9lHrfD2sunr0m97ThHvi+7JbSZvg0ALe/sv4MreXowl/wELzwIq8qRihESFPZ
EmswWjLsCCFDLkNTTCMg6hUhb9dxzhjqobvVExZACRkNfBMew176CI9VRwJFsLSW2S31rOBWDLj9
Wq3HFJbQmEps5zZm8lbxiLneJaC3HdxNOMuaWufIYGqUp1gDcnqKbHzAiQPTAXTfp8CyHN2qj6WJ
0Vk/0594R0M2ZC7uAZKk63yUlozzaOB4O/81CmuoazfKqiE9+xilFroqTlAHRTCpWslvCnmHjRfH
KycZt4qT+oC9Ooie37JRJ3Tlp1/3H/ljOfE5dOKoNXPO6WBZKdA9es49XKJifnnk4x5y3V03KN6Q
0pD3w3Slz9cecIBcbBDDgF16Uq+ESljPJa4nTOlQDmMEhbWR1P/BjBqxnysj0t+H9dIz8HJK4wZf
p8PmIlgSwkbYbdjMsZ4pGxDcYA444tYPxVr0GzUgAKHsdqthk+NeoBMjpRI8CrVPCopTBCro+Vf5
OkkQQgQPAXWta8dMyB0wbKYvQKun8gsbrxtFYDfZdGHaHM3Ot2OnrQ7yO+RY+nMUscGBb8dHW1Yi
fUzJ1BtBPXA/r1pvAtE/LeAMAdpKbTm1rt+JDcsjQgcJS4Pc54fEjmaafdH1SPNBV7H1AKC7xPTK
EYB5mvM3Jd3c/cVwXua0Sc9M2Kj+5gZR3nERwhTLk8yHj+Xygnh/SQYa7tu2pTxk29xM82KMdc/C
gVAmOD6JRYZuN2/2K47Vo/nTnXe2gDg+h1VfkYZjC2B9MBApjHUUw11ZoGs9+vJO8aZvL0RJvV6G
rZxZaveHYex2j/+ikqNdySKiFHpKOl1ZD1VNtDhkkc9BcuMb0xPe8BCMXBYV3GlL53OdTAYyV3n+
bCbpMp96q1oKt9EbKQJWpSWHMnRzDU0PPOuH18/yBoWHzZd9RZKvLkT9BLQtDQ6+PQwduWb2Pqo+
Ca2uh8HW/QaGyOlFqqB5rWr2BUHzBoPA0Pcl2dq0za1TTHNzY16t2t13nvaD5iGxIKTLDyHlXgFu
k4yrqo+MlsVHt6xTmQIg2M8OpjGGyWSfy6NH/FIgH0TpT5O8itBhqvVvlg0YL+K9bRcldOwaUWaW
GNM4KOT21AqXgZLiIjSpgPKDBm5lN0c7JzO9dFSCn+y6EL8+5sN4MtDrp2hoKKdyq/qhz8p1ZjGy
PUIu7G8JUtdsF2C3M7AyhP5pz/DzCXmW7X1xzl6pIZVXUQFQ3qA7txNj8HHjWJwQBuTbib72Wt2V
88Ic8y5tL6dYoQOzSDXNcxG1sUV5A7OEg7+HS7x/yflNV7G0zIBqyVRgxTAqvZb1H0IdzV1yXiyP
zlJZMeWNjK/uTq5Ensvxvsf9IWVUUzh6bYj2nLpvRodpaEmhPJXm/HDw1NQBynFPR2dZQG9emxH7
afM5v48TKKpMcqJzP0a5e29s38C6LVLg0cBmq84pPtoDERP9i8MUyOYSXv2JvWcGW85yVHnOkOYp
hg+1rxnCoWWGnKLC8xoZ+h5SNR9XcXixcWJ1eHlMNX7iYNSncv9H7sg6UpUvBSHCQRhGvqdtJi6R
DaVUSRtsRYDSclxIH5mXsSbXmGZDZTO/FDkP67VR229Y84ANBtDZpX76di0PzgkSGoQdjyPgzAP7
tn2Ua8cEz//hmsybXVzYckuTZwW9lBqhyzbnNivtMgWjHphkHfbccEGVx6HKZ61gvH8gMDLKQak1
2B3WR9irXgqg30jKzi2J+0wYP+pP4+dUWhMJprph7F24Vg86wZ9ZKgMjmp0291Fd9uleLfgpk9/n
i8lClGOmrMeDLTqgFqSSjIekJ0Yem/NvluB2JIG+bqwMCAzB9p5SCBz3vUPqT0kyBO8Dt5k/PImt
vfhvVZ3jZLO3nSA8nntkWVdZBGBT8YTJ3gox5D7CKkR5CUdO5MzDHgfbNkjipGiJYC/h3Bz74KpL
HB1bKxD2h7PldAlHUxzynTZpFGEnKzqYRBZjNpZBdkIQHGqxXSCfq4BMMMptSEmF+G4ZBH2ZbuwV
iUlDnSQhp9tubhzWRN/1+V6yTqXUElMLGYEpFnE9UJ1GnKrkIVXBFoDg7RFY3aXHFrjb5ekyt8Yi
qIeTz9HHWO2VaJbmR9IXA2r6dYEccnERT7jcF8zsHEye/R0iaApsIr5FuXrHPkR9/dgs8ww5qA05
0mmV3QjJELBuZMzu4oqepUeV5d62FvvlhcTiDhfXtQUtjrQUhFmTyVfd+njRO99TvS1ZGWOyHoym
jBST77BQHu+1OTMkDMPdgeQRvMYGYdhEqD2OmVjyHKYDF7J0IJoFi8q8f3ujMTPjxpooPJWS+O/K
rVSNjn1oZZFAyFIY/LQJYw2C8Y5yoUZcEqzyO8iuVgF9S8PIT/8BwQ1yY0k8JrKlfab3K6K+KR76
vFZZYvBmKgn9AYHDyVIw2tLbwfr2JwREBI7QSPA/DrYLrHjbduNJOrEnJXtVn3ynzSR6IpJnUoz2
tR6qSjKTUR7Y/s+vKE4tKf53mZiA9N9xCoJsJySv8cORNYFfs+KseHYBBz/8cebKYKSnKF2lQcMx
6l8G3Jke4Pw4Kg9l94ZqADRIJKBXlhFJdAecIrzgHI1knX2OqBKJzGi0UXz5zGQRNXTPi6cgz23W
NrJuscz2HkZc4wZ5KhUDYPyV6QXSerqa1DIHgWjoHX90QuQmnSc/moLdTMdm8OLBEoTFeqJouqD/
bFCHOxKYx10xazEtwmLwSGsmlm3HCATmr53pwvrTwypDQo+IY/SxNThgC6XPijn7uF4J6HCPiQPN
HIC5f9i0xzqC4/M1INeaCAfbGFCLSfKviKDDk6IjAaE9sW/zPZZS6d5ePCXsobCU/AKb88VxYJDr
UO6zTtB4oPC2oZoBRpboB5yhfqN+8PbUSeTkffY9vPk87BWzFz6JdeBfOBE5C56qPzivicQa92et
/HygPKAtK9oD6/DkbTI/+n+Os8/fSKEc6YxJQt5WEH5Wl8L7o3AhcBhl25Uvm6oI1HTFqwwN1kvL
e3CFuBh8cCccmqkX9S3nYVLcpHu+gDZYS/1ZciFHwtgebgU/sQSgvIPqlRuUQ5ucp5bFM0SN81cy
5rdi2n/pK/dnDUQ8XiWvAbKsL2weM81Pl0jUJqaohBv1cARwRn/2ad+0OXzT/jSvKTs9Pev1M3ls
i6dvVV5yefOi1+FembOZcP5GLI+SFTn+CdQd9ZYn3y9NZegFvf51Z1uZ/ngi5k59xqsR+OCzWmjO
4II6wbj2YuayNdJq6ZOeCLF5PnNJ3wW/OnqGHHzMD15bZsUrbXDw6QWtLX5oN/wvSxaPoX/g9+zA
B5AKHLARj0X8by92N7CLdd8x4n65EcScMlNxJ2Ii7vOQwr9wNfF8q37chN7eTe6vIw2BEtIUe9yS
cZvBTt2Ciqr3TogCpNnzU4tlqwVQfOZpSHM++HSFJ2Ffli3uHtcy/1OeGN+l1DYwyieaXuiBvoTB
QXtASvptOpNCJE16hl/X/5fw8RjTNFB6ewHejhhkrbIycbVs55+8NfwxbNvACyvztVc40VqBnGbf
LjPqaDx/X6gg+LKL5C5BIemUkuAVqMKk3MSnA53bG8XJtgWZN5f/XVGTbIhC1boRTcW5yKqlOJE2
dh6q7lYcAOQ2BobDbrgFuN2Q8tEnQXP9/+OcLS41XBB83XcAwieQmE4vD0WDZPv0ik9r0DsLuIhP
2jkdzlHAfdI1mfncbS1vm4H3tMQvCn2G+qRA+TfHEBOS+OoKhkmegvubM1v8r7AQI3HjOX7Bd1i0
9Ursv3gw6Cov8G5rmgGoRrSf3t7eXy9tdXakyJBgTNMl7gs+UoKYauOXdMHER2CRFYrC97/O7DQe
nZIxQsgUsrRlsbyI7hb8A7epz7eRDaDnXM6I0VFa7m57UpVdUgfU6ZvQSu6Wk5yY1HCpp65YYWqn
k2gtJNZOlGcC7RE42Tvv4gE5WZ3rivBaW5VsQ8JyZrKw2h5GmA8CZbeO4cckMEg1vTyhkHrxlGWg
HDMdNjxDNHe0A+JqxNR8GgfM9tesajG6JOyYBX8Zl+zhzzT9vmkwxqAGgTACrnnvL3sCyYuo20lB
T3KHfrWTtPUzr5x4riyzicQXOf7YT5+ctL+Wh2AHgVArOhNJu+F3aLCqPFIE0XF/yvExkSeq3OCa
ejXtzTzQzkKT3MladisjX2XZk144FpS2CXA2FOn6WoeFXGdfcUA1LCyRPFvB1sNa+HAf2jZ1eF98
SD9+5meoHUYqR1W1VrFduYe/1tv12g8Bsn0ICFPt5rkXyJ/vOO7LiRupL70yBwr2Zc+R0tw5uHsr
Omf/rFjOGzSFBl2J/RKOYRRCrmIoMaG9Wlq300fu+orq7tUNbNBjXHxX9HuJqI5CKB6uKK/MOBSl
7vqm9lIdijDjX3TlI3GAhtmly6iZyI9SkipC0qPHGMhi5ijhhDzVlU2TB3UwZR9AmyW6mexrQ27C
hk56PmKeZ3sThGOi4Gdl2JLB+OfFRSk5dxVbDNhVBm40qtUxO70M7ME5y7smWSsfdg/EMM4yOuxO
u2nYVsvbGz0z2gtBC6WZs/N4w4+fKbpLv9VQDZq/0OSTT3aRo778L8n2r7nyT9wms8MaInjSb6sa
sBSo0Jo+wC5Mz6Wl6ozxmI4T4SoI9Fvade4mbcRhT/0+L/utkebLfyajnUKqVsOsd4ZtvEy+xDQ/
rokCO4GXMN+6tNFVew+Q1obzCYgkKuJHHwmhn3QENHUiyWc4Y/ihUyNrnsvw83UTlwgD8JwwSVzj
0UVR4hrYQJ/2ID4tAIXJfIoBcHhwi6Fe3Wr4wdyKvHk7ZnRyzb0Snm2ZNQ4XB3EeCqi+6Y0Kp1m1
JTY2WWqLkeExNYHlC++N0Sd7Fy5FYu0SZYylVzkihxMkS5/YcSHpMp1k8l4YfMZ94CvpiO8dsdC8
JPoUXAgt6HVF53724ZUffO2wyMO31ZmJs+qUHHxkM4MpYE8LyO6KbdIbJa7goQ9XyPu0PGk1SXqU
l+zOA5OdXWJAF98PdAKxHVEzlML/7BaUAeGdoLRJ107UWNANL6fw3QQ5hgBvnBrd/ilPKNNLeH71
vJyDB4Qe1qzmh5oBaAaNjW1IstvnOBSuuLeB56M0/e1FIZr/qNdn5RNye54pl6WgGxpPKfV45Gu5
IQIFk6Iljy9lTJ5IU4n3h+ELwxSDBWLlYAd2t6TFRi25dZu5pGlXxnoJVOYRmJVx3BziGBsGDUS+
ib5a2ye8/An0uftVtPGQ21Q10Ux5yO1udd1jo34hEHbXy6Fog8JhWMzB5MJn9dVBCuPYaugj6MZB
yxvYl0afHdszOlKo1KBqwKrJaxabtMj5mnZfgF3ZVndc/chWbZKCwbgyxPxbDifphaRh0cu6FLlZ
PMl/cRrcnm1n4gAAozQodKyzyEOE30vS6Apa5YBe5otfaaXSKoY52y+7h9xAaL6KuLJbz/MzTTPi
0zAXeEG0Bks6J8BN3hc2X/Gv7MNrbzt5VC7Fy1kfwE80O/W8notaluPEdaa/ihb68s5HHSRxlaMt
576k6AuHgp/67N+QRCKeHVFqcFAoxdIgmNdqYZjhv2Qc5GjCrpbR+7zSTPRU4qxL8WZLcoG16+sl
yBeujqpss05AZbAlL0F58YZIYj5JcQMKSJgbX92tFVsfrvMQOem2O2QrfNTYDa6eH9wyVa4JOc4S
lNzmTsOdPwMJHXwBKnzzT/QKf0rDl5N8tHF1M+sg5HfLCVv9EiIAwUD6QuZWgvMc1ScXGkTq+xyb
qYXPwoSbuqFjq0qSlH4hwj0+vDlnHF4M/gOkII6DNlKWovv2nNuOlbtPvL1v/JjAHYevDW+bTfqo
mGZHGM9InJJ4owBe58iC1j6r5Rf13b56JyzB3dojDiUn8XbtcAfnS2ufhIRKEnkAqqPAxIguhaNF
FiBl98zcnTi/xTaq18Qiu5xf25QBGD4DGAnSbcOC2T/lnKO4cX5IaagKEzc5Nbo7pZM3F5Z5e+jB
EJmhEVs25QRlI89lnIYo0e6n3O1MLHLI0bbIPfRTYzM8yo7+qSfMIJEDQ6pOup95er4pO5aLJ03e
uQu8Q6RYNTXBOnsfFQKu3EmLP6sJDUn2ZtCV3uCC8FaS4pIYe0GxUEGwB5f/cp3X4WoJ53sIukFV
KxYmy4pFlhPBv66zOJZVXAY7jDR0bnFl54HRHH6XI0Dq0UpAFBdSjkxG7ewwjLqxsNFk74x0Q54f
FQJnE4m0DUHLvdjb8Xnqv60RHZBGntUV3JXIuS0qb6PtwkL0l6QamWSJYnxnW2OPqsoXuBwcKova
evSDLoKJLoElHC9QUf/VQTChsVaaLP70Q29AajIFskiZ30JPTQESe+Vz3YPBHKk7QEqQGhkNxODz
Sxoe6lZ+fySUkh+2r+nBoQEXs+MtJnFrTdysDkhZVx5koe0rWG0p22BSsqJ9GO3MmhqAGIy4DQep
ZCfCGX2+wyG+SwGSpbPTrKPTi2KtxyqRyJCG3bPeop1PnRDwggyBDTaBQdPeGwB1w/5pml4XIVPW
ARdyccSyQaVmktSTNPXPhlTmnzPwEb7pjVpj+9PAPqn39Nn7FHxl1KR0uH+PRUR5PCrnfd+hSq0S
V8PtoRXXjco0ekOt9eXLdzQYBg0TBsLKhKlzci/I+fHsyROidNboiffxzqEOBJkM/ptY3mVj5AIX
hj86jFGOluH9YVauFHEeD/yUGQFP+VOjco32HnPi9wWFXY85pi1UiGYWFKzX/fNylOfs3I+tn9g2
92hENmtmyzuOxRNopki9gSO0PAljuF7LHYcfFIRpVBsMgSrBqoG8PGYkpNWXU8Mnjz04f1o5JRIC
rumNTsn+ummLsJUiOb3KTu3+JBmzKBJivfOCYOlEkhJczTPhIiSpATzUc/MbltBPF3s6zk2575yF
UQZzn4mJHZ4ZURAp58Iuel81EsTneXtY2xZ6RDu/3i4JN8Rri5lDy4pubQQfJifDTLcmAhqqSAl4
5wG/56hyFjs1z1u3U7cvKPlB6IjiwUcl1a5jrhH4SfXAxIvwNGXbqE2XePHVFzdnpwtePBXp/k0B
iW6a2L3k5u0iR473oHiJbXTdWy2B2tlhcctWCIJ7cM4BDvRGl1T22Cw+wzWdZcfTfF28U6LxinkG
ISZOAiSYr9Zd73yM6kczV9B2yGyVsopTDQ0L/UdWqaduEkvP520919MMAIuAn4kCSAy8i1WRI+BL
ZWGrmwRHIzLSc9IXDzjKggGORbeIuew5JCwfmxCxCAAHiVSZ5BG9kyyfAj883btQveGQl3LwRdjj
L3fnNeex7hW0r1SaFEnR3vgoVz4kfhWDSNOg1dwukzuRGWqjgF3KB1NMW/qJ3P5r4Ers/9C4gZXg
xNNGMIWzHdY4VPRyhGBFcZ7IRba8NeXCU5VUvI7tMbGFrXCUc5SajVXVWBWftYmB+KkmAL5/WfxY
C7VElR02pC0Cg9sKm/5iVi2UqSW/JO6z88I7xdRQhew/2fimsVIfx0nAJFpJVRm5jtwnDSlbLy+a
JJC3cCy7BrQZs2/y6s2C/IzntqfLAEJTXllxGLp6Z9HkKut7QjXShFMaNxvkiSfw5xgSZIaInIel
LGUbgdjrLXhbmKQB4nJl0dEpRkmAM7zHbZghcPAWK8CjPifneXTSQeasXTuU2E1dftu+1g9ez2y2
AtZMzQOid711WILKBkb74mKxoATaC9tiUvh2sO7nHEOCdd/X8UbQc32Wus1a6AlBBDEBlQ5vDLtx
fcDtyJ6Os7KL5LdaqrAgoPs0i08R7qBDzdvvyUge+MhfUn7H3xeCL7ngW3iTEjEjZ2DDNUeoJn7F
EQEt+B4A30KGRBF5mgk5fGATZmlQBsRrcnNpYQClK3m/tpDuhhJ4Fjj5Jrhsyp3fRpOhfC0QQsG0
raUy0GLEiY3Aoc90bj7qs9LMN5Wkz8p6enS/r0J1yWg4PTKRAP3b7vaow+oU05bH538753O6+fi8
SuF1/RbrVlQ0IQvJxXsIE4uUlcWHTVWh16G+q5+qGr6V2rGFJfn2e75rGf2H6C3cREPV2MaNszX0
rd3ALgL4hN2SPltLBCE6aDaIGP/ni0eBOb8uWvQWUYttEYhc7EYV9OHPZFWiNcRdGBwv9zp2wCkk
iyEYNvjYNxvG15ss7bufJLWcLuwuZkP1KDlXtjQ6DddCdYVi3DS+k+YlghG5pSDxO0ZYC1NvA7zH
khFhoftQtxWkYaBPS5S3BdZxC3ZDK6dLncYxrk6lH27uvODAinVl646/QmcXsyAs08xBN8MhSr6B
9uD7Kr8fnyRFFCLJcSijE6NAysK1Taf3arvnvxmWxEvdZi5QwgrtdvN6eTXgIgsFDbDDLZ+rH3Zh
O32QWTtSd+ENDDHaVN4qUscPh9asrVdt3DHGxcVxv1ikMV804cRSlp5n0iEFYzqTJuxuipplCXi3
4lxAMPJgVhR6/GoS6mGU17iTZwbJi2uA02Tp/RxPY3/I1ISBI6uG/yyalI+QGhIM8A7fG1Sct23U
er5lNMaXSacl6ohV8lkJARAR4MKSEEgXWwcuVCUBK6lvlRAXTVE4Yso6w2nowE9HoIaNSEOn57zb
s6lm0QaVj4KShMRQCHN6AMj5lnUKvYG3vDmnwz21+pry2BCunxZhxDbY+F1DI2v63B23+JG2EboA
5jz1YsjpJB91PH1p+2uXpkr+XdvmOTWrWrfiePUxw+F/hOmJChHi6rZ+irBecFGivqILCTPY7l2C
tKx5KQhyEkBVQkKJaoJRnwoAoAKo9A1Vz4U3B0rCj63NcQKFaU1bEo9GnGFZraOvU+o/7iRQOqlJ
0M9yP4C+UZENU3kVT9CaSYVbw/hw42gcl7E/pQIKIvWGo9L2RVWwf8f7RtokTfW5PfC7OJ1y/bmZ
lCzh7DEThhgdwJDGhK21PaLatCKn/1x0kxhRgrEAPQqG8rPCs+5Cx5sOPNW8ERfrD+zq6cxHYDfk
knc+4qZGZndIPPISO7Y1Ku5GSVXN/HvWZPKxLxBDkNkLWL1N7lm9JWlXHYAYiG89dFBMPNmULDxN
yndvtvrRFMTaNS5hNs6SvSGZCgmLGkFh/h7Uc9nbzDEOGNKWHxoNq3dL6aJPi1Of4hiNXBaG0MUL
sFCfjA2YVEbSSrnPXKhMswKTaveRnpiw5YHTxHsEx9i8wQqIViaqhgh/ygHPNqw/AWSjEO97cBha
LY3merhDDxBEW5Hy3W23b15nsw+Y5OBRqOcgyVmmEkydh1jrjiKN6NU5ivJbIvmOMsyWLrSpNE9O
ta9CATEuC1WqEt7pSmduBB4fiL3r2NPOmIHIrBEGO2JQgj+3GQ2ycOuKvkseq8Px31tUZ86IsJl0
u7LFOeQFabKertqWijKRxgALQGioY230hW9zDfJ9lcXnnyHQZ5J9Q/14YlcQPqKB5MyGJWunhg1n
ZV7Jp7LLTU50wehV/FYvEwoHjvM9kfcv6N/HaruL7lnubA3R9Wd7VXEoDwyppxGp0C9gw7necEMb
G/oZFF/JDokZi8y5C1tQKWl05MN62zj1mgQyFAEa1gKTHrsb+fegnn+uwDa7VhDOvEk8Yx3c3o2X
RPnB4ZF0QW/Yinl+Ujat8ggVg9o1F7lhdUGUpyMrqr1zWwtY+naTBk2NpG8I8fDw0uHq2cLHY1T3
wglQnGsRh1cUS3Y7yAFXnuZoCcOAHr6O12lzDeJQLiXLwDJbIi+y+FRuxin97IrLwnVLBaTDWY6I
mEyo25PYpVt3NEJulV4yg6hBZa8/BMdZ59uP6Wt6J3nk1+Ov31+AY/jwaVz5RZwM0cZ2OpvKJAJX
+yq8BQlxzMuo4v3k+gCCUcvntSa6GQ8CTKCJgXPor9HLS0tgqpq5y0qLlN2eFpB1y3+EIuEPJrSE
jfnqWMCdipliLK2SfM1vboVEjhxKiD+eihYanZCAfB3AmN0edM/1UmxnRVevii98Ak0hilvTlCAi
nRcRSyiwmv5JGHFsklcCDJ/YzjuJ8cllfZK9ga3HaxHtnPfuI3VnlH4inWi7HttNFYYHiDz3TYdo
qhF47GRZsOwDoGkP/0/AUjcuv3Jxy3a8GIBqsbDKev33inZzazjW6+95OtmwKum90BBKC6EquYu7
BWzHUgqq8YCexX3I2MNlFyAcDuJyMWwdNiDTjgpnZUqEj+5G2t/Ve1Cj2MvR8yw5naR3/NyFy9zv
fsnc+apU5uNWFrooOVLuDr/HZEiFu28P06zOTxVfQHVRkHT8OeFL8y0LsjZp+HKkoHEqKindHkxC
G7/gi0apO2WPoDCBoRynUeCvNeKHwNNnwTG90au2YdHd7aniZrlZ+iN0DiJ+fBTnAMc30Vf09hk4
BtyNdZJfospj0HM6vIehnlfILOYzej1ekUyeWTzbYOV748Mv11ohO0tOVZUAuUHgp1pugpk775Q3
zhCAi/MV6aLSP2TK59vTcmfVj0DkORLH9O2qtv5iSmWAoAg81pxmGLRRFfSLJPy8lP2iXMjBhXa9
2zbs0RHJYav2laMafH6TvncgsZUpsP6/A3UVgBVhiJoz+FYKPw9Fbklir7gXX+Iir99AUnq8HnU2
PEFyWR7hQtlbzl6HtA6LM/n+oKrTyrFgArzOwPUl3cA8YbaZSOHpTDrfQifHDjVde81cWvOjVP2X
QAZVSRe1GewLOKyhYlqq1uKvibNgtaaLMIre82aX5THYsyabcv0z6pdDIX7K4nCzGeCr8FXqG8Kt
+JddinQz2JGXPodOVq3gtBGQ0QAUKTHcWEMk6TSQtUFzMlZogKmTMRqvJsCeBL11aH7YCqEo/BK7
r4TsViUpfN8FYY76FfbXdbHE4qsls1IKyKVWgzorpM9opGmBhXGf6Y0Px/qa//rOgw0/Jdy6fGsd
/FaXTq2lDkrozqCGXwCKa3wOYh1VEFCOaslplTQ51UPXsNddIxLdsNIwy5F7PtEk7jD7o5g9H+YP
xb7PeaM29GCYHGjqczgls7cdJp2WAt0BTT9WsjV3CPVX8Rok/+ddyKIQiShtrvY5rxANFX0MfWsB
gU3HEzfoGkIkNTiFnKtKH8viFkBQCeGX/u8ou5VW7DEf47Fqhd5RnVZQSStlpsP/CT+vGTiX34zu
Vj1NHXGZzO14ucB6WJxjmLxPvDaX/aoPt62O3+e81hKSJUvUVAVJvx/ixSgwVBViL8cB2sOBC3x5
6LvVJjngEjpthyTP80hAbpIT/gGP68aHIIkpQj7dlQ9tPp9vwqkdU9wQdMSwJ8sVwpOvR69okX7c
wIpzrd0oES+dhYpJDJ5eB2JJRp4+pmAnm4hYPg8zzQ5oaDYSOI5imF8K7wxfC7IsYhc+OgtF/ukl
20MwXM7l5tq/L0nOBa6bNohGyQ0k9/eMECxB7LYy3pQf5Oms9ipV1eWuTjJ/E4+4vzGpV6dS/mUp
Yx+QNgEmjYWxpw8ftKYuVi/eMSK5PKmnAMxwZuklEFRotmtlaqD7awGPUlc0zfMuIzeybAjxj0AQ
ctv1JOJtovSTVHTGVY+83OFfczAIYavKDBqVxHZWn+4PjVb7K4Mjo/NuZztZ2ggEL895NXoYy6vR
7zV+JJuslxzOgo3TUma5Bjp6OuTYsKwxp4NJl/lhHEkvweNRGSu+fI4xSxthpRYWBI5rVTrfegbW
tNMnorX8+KDXQPSHcJdQXHS7JVOEBxMQSuB0SMPjG/QCQnvnzYSMCWDklCQAr9O8bqdFCD3oro4H
aYoDoZXR3ppNjxSZhUPczn3ShtLURw3xZ/nUYRVsbtobEYdFzoJKdOigRh887VCTBp/i/D4q3/mi
5ZxN7qxv3Hs8SmEtrLOUIPj7Y7a95E0/z4YA7uVZQdP65YGAEQqC0J71ttBlfK7rG8hv3KwgqQyd
P+9fXDmwPoHcDybU37xx5qlCtyIaDs4fPmbBMJfhaeU/uzzxY3zqmJ4CoU7OCDm9X8SH2Uflz3i/
ZdkRLTrGjLqScGWHKOP7vC2NjM6dza6zXTHv4aZ23DvkmMJDeCfIvByveJ5nY/rfoDbZIVYk5aZr
CAxU8xfSsZjDSlSQlFekzQj3wTlFm6Im+peZIpOmBGRLj3xsgi37xsJaj5XJZcKN94mBY4GjdE1R
P0Fw0AjELAa6nr4uU2TZHKJXaK6MkKGxCwtjwwSmZ15TBaNcLhfPlD9/oxMeBz3F1bcFZxFAZbwk
93F7Q5+s2c54VAHo1I9PkuwYQ0qxpc55qJsWpiFS+fxMFjcKPUi2CwFxq9Mgm++X5zu0J0yuZhC+
c/o/ZkC1v6TfUYkqognUMOgejebxiByZ1aF0Rr2biDACUuniqvGgZL5mH8u9K2npmHQJXXnPMYxq
0xGL0yc2AhJq5mdFt6K2MBGbME8IMQ/RUXwITjRgEeRgoqE+HL3D7eVbognzvsa4D2wwWlsPFVEr
hDQaFknygNm8knHvP8r24mMrXLlQ/9iqNzJnNNLQn4z3xCFZaN7RqhuqLcIzhctIi1g+TdCrFCX7
aoRHgoCFHFTFe7nCaMY3dptTISU9GiYlg20Y/YYUZ49xa3Pw2dIiYo9z2IHx3j5mcLN4bJMJq1sL
yZ2lVoqFZeN8x5ORL4RaU5GqVbVXe+zH3iM8KCT2jicmMgFfKNMfiITB8kliygNZo0vNdZSAWVNM
5K37MsA9w4ofH9MsxBWHuOTJ2JR1wjsOCYr9Ui0Ecl8QfBOauyMIuPVHaY/9uB7s15Q1Xp3h/esd
hdX7YRMDcFJTG40lKbvQKqhYzXnjTWbH1M/ymCWs3H/bJ7ITcN7zWd/fHEvWvumf+AaER0sJezv7
gHCzRaPu9yt+GbLlXz4T1yad8BuBJ0BVscAASVfG3NkbTtbxXupJEo0X+IGJC5FkGGjshdr3UcLa
SC3P8smiTj8ht9m4DKnPMt7tEuWhmi4JqR2CfEau1MQ5o5d61yJ4wCV8bB7+27c8UNyxuUW7p/aT
tNVSO4l7BK8QRuEOCbNy/lqPdRqQotBf41zqRg1SDtU/9gtnS2LAMvRlI//B6WJ1NUSNwdL9YbM+
QQ817kSwAsCYz1JDA+LdzAz8gp0bK8HdDvhH3e5/99wriOUjNBczmvuhDOv5dIjF3RTfGwgh1rKo
87vYwJp6fcZj1DT6rGHefi1rnmctSKyyqhdXuQG3908pB2eDsa9/WNlEKfcVndV4fKbwO6Ia9ETN
tWdz4Wy/o9yf1QEujxJ85xW0fTATYD+kiMG3qWd+SHBf6LHqr/kvfaG+VVlnFPy+eEuh5rZDu6sh
HauOJqgPHEg6L/UY8MAAhnpqjOpyxGVSFjHYfTBen1hi3Ow4brLzVlIAZxpYeoWKdOLIGL87Xoy3
qcFNtqhdtkHi4BhjXxlL3vg1ur6rnPL1pdyFoqeDPkScoXGfW+PrbP5q0DJgmPp3ZMJe/VXnjToY
yD0FG+4AOdKtFGTcic7AQdx6WDtsLhMXzl2CC6zIv18BqJQLmTm2J2KONlIj/QEIx9D8Bep40awA
PV/ge4zXBW4ZCegHCAC5LD2NFHfe3WtBurMSHX2GpQPPxePO1LSF3ix6rJrA6zozQqUz9pV3DvDV
7dmC31fIurtlaOz4ZP/5whlZhk5Umdnr/AiDwZ7Yj+PNrION+1DlUVXQfWO1r+qkNKaxl3/CT92N
im2ihpBTTovzwaCHWwtzrH97kagqsShr4A2nh4PfWAhJ6jpazY5jQsX7QhRBXGac87f5L32mG85q
libjdvZK8izR2XYnL1TE3aj3YbiDIxv6CReGu16yr6dB+NbvIFIht2/3CNmCDs4XlIhZ9OF8vIU7
5lBsYBdAM6wO9BdOJoCVlBhf+O3gz2Pym2e9hYw8UlWklhaqO4C+mjYilhOYp6E63Fx6D6y0BJ+e
HIzPzLsSVbemwk2SJtgzhAr30wi8VqPCEyLiFle6JqOxf8HbLmAtrAwpKqQtUoYVjIAtlB7adNdn
KaIBg3R1bN4ZZ6/zn6zyyB8kJNoL+oHWaNG1J9jap3aqKOljJGPPNer0Fac5GYkoSMaBjlFR1w+B
dNExSVusyssPRXxCwGxA3FaFIiHg+Cht/n0KBFDL0hEHOySztGaxuyGACKK3Rx/lyFrkI5eK7sWa
oGMN3h7BOxYEVblX9As6TckpcTfnVOPkL2xPC67XoIUHbaY51aSrju7YpEmVxPqE8xCqxHys5OY/
nfyMQWdAy3hlAKfHkj20AmR/xpAclbB8lwe9tgI9oG2ZTDG+O+47odTnMGVDMFB9j/q5yeJiOWAY
Wii4j/+ziUI2eUnIS9Jxf6VKtvukGSGo997O7e4lYCEduXp/WALK/y9DFr7ju1+29V71M0oYv5ZS
f/XMsP+lDQj/yqUUH0LZSRrG1rXie7NGgKSGo1dENmM0YL7TxNXTazNLksAE/KVpNvhN0vHgSl5z
pQ4JMZkwMDBWnu9na5B+6K3uQGYJdXCugH6XVz/rh5UZJET/+Jc444V5XTLr8g86LrM3ogrYGnEX
BitZBD7LGDonfkjnCxu7cXSFGiJR6mvdmJEcHDuQA9vv6d9hT/KA0eDHqRd+SkQw5wiMIx6Om1MD
LPsQLeJ/HZr35vIGmGprgufRS7nz2N/rnqjkzDk/FUvOOT3wwkxduY3LyNAHDYg8TnoQGc0IT7TT
4OTEGiymAdjiVIlbzZZlGJXSeKOB7UQ2rkhr4z28ezuy1GWhzUfuMPlKqCL3XOz0lDvwYg/Y9BSR
lCZ8EMjKzD0dmt+te1DyLISrZpcCAHN9C5yCQWn7D2bH75X3EBwZWS/WYO5SquS9B93bSCM1tUyq
UIi4Gqe7N7c35kV2O3U782VPumA9pOpo0xNUL+VGGBoj+XjuAlDXOqLitum5s0voBTiT/COvS1Sn
TB1GWLLwQNsPfLmoy/6778sb8Xr2v2ARdaU73NBasqmXeM8gQZqFwU0AxDZdEer8k9h53y0I3Q5Y
ar1YCL9H/FvtF3bEf2lfqIcHbmtElGsg/7wjsPsqMfv5Z9gxYG9vyJEwzSAkNKPdYzDb7xqU/QUa
GzzaGyEIegxMGaBvdiFgh8UWrs863eWEnsOn3k18kPYGifHkMoqQSg+VJA1OPPEO9fmyLfVjfaYv
c+7i/h+xdPnV9qMfjVQJbzC8QnsE+3F/wC8YasccmAO1L+tTLq/tqDR04uoI/wagiSJ5yLo/KM4i
psrXu+S8Qp5qEwiFR69x90mV8rVmCgYjRNLHB2Jn/lJSzg6tJgh5/K9EHaLEpfhk89Rd1B7QfGHy
6hzVy5UjYc14L21+YcRMq4atNVYQUvovgqVBTiwXnAFhlLD2t+/XGoDUyqt+kJ5HQKHlckIUC8/X
1c5Q6RyzthzIOBvJy0CM/i/0yS46LKldtwvdXMRAwoEwNu05QbUXusbrmILIsTgJqJjc/UfUzTHm
npXZQOPby2/6vKKI07JcylSc7S2RP7sQGa3FhkbFFuEvlP46VcNDeJp5XhsFJ9fPtuh0N2I2GTRu
18jks7Az9IEcSK1jT4EWZIctMS1Ti3khYOwA99BZ7omIOzCXKbEjzKJA0pb+4EHkaQzjeNmdv+Ms
Qdr+8nUEOEVMqUl4RsXbYCxJEA2rVjLruESnoAuO8QeyPFuQDDoQNlo/PGb2tu/byU5eYzoJ/YcI
9vGITWyledNrAGTBJeSK7aJwj+fJ8t3lboeHQf/5BJ0Tqlgz23VXZzUkd1yrRwS6fOw+H5ghUF/Q
1RogJuJkHN1nZrxyfjs1vgdFsU+jPaHvCF2Li+KbU+n4hG3Wteoayj00NU1o6ta0zLdXgxwJU9cB
11mCOS8OfLANUVzUsfP/ixrNasKtAEX6+kvh0foPrIZjZrD1/kD8dIjcDXO7y5B33bVogFYIT8ba
n2Abgd6Vbu4sZR594nSdyzOft358M7q6eWfg38Ekb8Qm0t88sO2VsIbjE3QjDd5HSNBkOxGJkLgf
CfPFKfXybcdll3fd54HG78KVJn636N4xosOqCyLp7YxDm7zmGIobFkSQdnRskHZmvzENt7zd0rlr
Lihgz60NDVFBITkEIbhNAPC31GZmYJwKVufCP7H1Vm9q5FTxwwRAp6ZrZ6nEo3NRuU51pPfE4g0p
mI3WgtdD68j8PQZgTUEs+jqBX1erbPI8ZqQZaJoSOUZiFHEeeuA9EDSGqpUUqEnDzP9dQt3uuTpE
UI3qE6r4V/yNOWVbY7qZ5TMkfdwahxPpHismNCRxx0LWgebrd7adV9Je+Ein1f6zGbX2yRhTtaO5
A21N73p14v33aguSZRwOgNj4HXpSnTdTBctng/YWCjTaGpFU0Jfa66GAeoGXZht1jFmwKwDn+nyj
mHM83U0zf06apraeF1MEtwtRfdmAQcrJFK/YDcKxX+re4NK9uVfaGXX4BSED3ESRIsR7dS2+e3iu
NSmlhot8sPzMOZ6JnoZMpKnQiJtm1zzwVh6aFMn/+3mvvXV4/A9OQ0iHVx8wKpf2LbX2eK5P/TC2
aINm25YexRnIHv4+ti+UIf6Ycb3xEgBa5wDnLv9L714B2nFLkJHDbNBqC9y0A8kVcEQkm/cmvHKE
43cDwwtqGDJAbVS2uxixztPJxZp2q3vn8YqofElr/msLQyD69UArWXM9OIQ0CQebXHnw/F35vbIe
+1mvHt6R5C8QXX0N/0rgNNX9hxV05Nkl5LCZOag03B9YtIqmUqDJ1eTl3DugrjaFJ93gZHy7snpG
4/SlR/c2C/mLTWCCm7Ux/10hbS1B+9MT6j+RxAuH2c73t64CJS5SawV4E6yhf0VGYQlGie7+57QQ
zL8JAWnirtlo/n4hbTn3kaazSrzwGFVKRzB2u7kLWiBOIfo4Cid4BRu6JaVrsGWcQQi3HGxtEYhH
y02wkcN57mo8LwEQTpZ3BzZkNH8EgK1u3wUkhu5tuqKGsEPFlh45ApybvykrGbs5W7JK3Cbx2ofF
HAutyQvq4hhn2M/cIfG0YZPTQcXlzK5+gCSv8idtfFbCUZGkElBb0bN4QPj5IGYh9N4EOZw1+yjc
bE5QW5H77P/F50933wwEsg14IeTSRSKzFZpfaZi8m/X9enXyTHXgiaBbPEya5mVD7BUMMgPNqyJR
ch3HD6jmWsCVIvS6tL0Q3owi6fSfThFNCMRmyx+TNXC2C1vquQfaEheqryeu/2tHBWDOtIQ2PFQe
7zFhNgSaPlahiH5NdyetbBWPffPMsGM3hsVg91If+iDO2I6e2NqZKvA05OdNJS/ZWRkadgQ/rK4C
FGm7VzebecEVnutmnJtvGa3YwBJARSc6H9Td6N4jIBe08pDmtPt53vdrup1LasA3tRGLCFy30Ktd
M+y9A6QrqLRy2d0VClWovMHFV5sQkFfPTWPcGqxjikRauv3Y6N6m6GlAFpFuyuHkxPUG3NgHvQ6C
4u2CghH/BFr4F6oQJkG6bcxYQa6XAFPE8a+rJZrK9AoUBQII6em3i8L847SjH2MO+dmy+mgji0MZ
LIp5VIg/+NxaIxIdILoFzNJllMHxX40i4YT09gFvhKiXAdh+6du4U7gGMACogbZCmfgQ/WIf/+PS
wTwFm56JNp8fIQtXgQmO1Lds9k3XqjEqpFpqB1rkZ403KZaB46U0VpQg8thHSB3Wc+ztPQNanRPw
GgmazAhgBR9ZBo7SA1/WMUpsCjC6gbmtfpMCLM1xwRt23JLiGwdSi78SIAxYU77zf+1hn7R4AoKb
ZyF6vSH/pHP5b+w6cdb+WvyEywFn8IXVhGUlIDCCEq/TG0MQeL1ygJFk5c4mmV7zNWrvxhSTH/ax
4qkeXuhxQIUTyoHoPJcZM+KerQjgSO1kzFQw2Zal2g5ngtrch7BgxegpYmSzcPGM09eNjMF3Nbi8
/jb5JGrTTAQh3RF/Qx6eg6Uqu9cnDYd1ueaXo5XdzUiiVIzqbCuzEtZBaZDqv43ztIr/+dgKNoBx
6O5Vg21OccrWlrNEMJRxOKL1thULivl+OjSj2joK4ccP+McFGcvzC/o7eQB4xy2j6Gk+SC9nwcNL
8BHYp7998FnkimXc/pmrh3KFXFSqKkxdD2ijqkxydFAA1Z/YQiBWw4++AoMG7z+CdsaGd4/GnmJj
uvaq+D3fnDVpYUJDT/GGb9VNKHTbtQUC5sEqbAEwuqpsYL71dEZqRIuYjDKizCLtK+0c0fZmx/xM
FfkhsQNeLmdfkH0VGq/KjG3p2zVq3LRlRaeb3JUxugL44I/tBqawoUobU61HkqYP9O4tWniS8kmk
FzTvwcGQNmmW5Mu3ec+ZWYDkG5/1Z0IGVmb8eXNazQfZ8tkoJWpWSiumjHzhg1ECDxBAkLJeIwc7
F6Y5MMeINq9qGQXQlVDtAEcV1ywwm9i94Nlk1keVVENqX2EgNY+U4AdZzGrXULRdk31lkSR2KB6w
aRKzQBxhSgrIU29eLt5cqT1rq1cDD/awuOmmBQBHURKCIuqcM9Jgdw7fkHjsS1Tb/uDlx9A1QIsa
hGMJz47NnqHCWVmnzhBxq1vkCOviCCSgpeVLl+Argf3JY5RpAl/qe3Ld8N5QUwVODrTdppKQxXPB
bfALl8vX4LobkIyn8Vmxma2ARlpSLTef7/Aua5cNv2ebidu5BXsrbxKnNHyfrbME5ZJgQIuH0h/Q
bbwI97PIarw+fZKYZQEr0TxNspRCEr6b3S064irc/9ppnpvGqWcOhwDPld4+9s/MIY78pyfMMu2b
r6XMfGQknpoWWns5GRwVLI6EK37/smKDav0zza4jG3swjNQywyQRfbOE+DT+zm3CKG1iDN331oAC
/zc2AkldDQf9o6XqUi96lCtozoB0F44EkY1JZsIkgn9QUvGyxFKMBXAgziElUmA0zIkZC1cKCdMy
HH+JdaiL01Ca3vFcg1786ojHLNaa57MaFBFITWv5x0maJSre4SKQ6KwF3/vS4KCLJ7LtjIUzOnob
hOb2RcHV8jQ+DoloMKcTtLibs7bGfwkk92R6Ytf8P94sjc5ga4glKMrW1JnYn1WSHLfgVFCAWCUt
HGdbRm4x2c1lyu6OzOBrffXLA53bj/J/AKRYNDE7xeIYz8b1rINmHemOXNAnL52xUjtqa8pvXDYS
pdLQw5xmMWebObXxmXewcM7g0XNf7xR5a3g451KIpLzjIvn7HsM9Bl2KbuWwRMVAgbjpFSMjkxbm
dhcmiltcoEqeFUiJ7XRaGnVFxkZ7JYEh34erlZ+5OjdjYkbfpqDHV9mmLzAKotK8JrwOikLFi5dt
BPtNxEaWMnWqeDSpFjkrze5KvUlTmjR5RWDvhozNOIaTW/ta1ySVbfKIsOnKw+6khZTYThgyw/f3
3clM2hVQpMiECpPebab0J9A/In8nqSASHcKjLbEDy4DWk4HT1mHBVLWBa1atTEaVPf4WTvQNIg+j
d7edGERGH8ojTqT5mBf9KhRnXnaRmsaq81xXJzer+q+cNRyM7xAh1zM2pY8HgQTFyc5x9hSmMYDm
DBrpv6ayvfmz8uwPupXnlcXiw7cLofUcQgdUXbo+ZJT90DO5lHo53GzmEaGIWH/T7PalX4jgNV60
axmmcmG2VYtYgzdJkaApgaTAIO92xC2xDCKSF4Pc91p9LU0cmA9z3FQHTVjwx4g+sll4y2cUPa05
nErio7T4kFM8GchwOdnXTjYJkr+XLTJd9TUgHXZMiy6/qN47LV3TZCBhvR474GcKs5PteoCdJxcH
F7YfZgbRl2ZmJND7m1i1rE0NiyTiu6KaN/rYaGojaZSXVsO21WJFIid6WMF8kI4JgNawDyVnoH2m
0NWSED5OHmSdQ8FTbbVxS7Uru8RHoBpnwM9dJD/bQ7cWvFpub4vX+SVN1GPPjpkdpxZpBdjOoAa/
TwHf/4iIqoEqcg/tfm3vWW5Jzv3izKpNI+WtHY5XJQEFKlQ7AD2v1nq+E1M+UfpwYGtt5b9zdy6/
+uw1VdG/MPqT226ZA4JURFCT8YxByXhS1CxgqqUWlGPCF+lp368gPaoBjk56pTEvIX3zojYdHyd0
pklgUp3EGBDuQxKAMieZKBuR+sxrgmdxSXTXNH4CWAr3FWnznTsWpTSOT8F2smvsGBJ4SigYZB1D
0KvJCX8cq8HUhreGKN08nR+ouh6PDCqriJC1g0gbdopK33IPOISIoz6rJTsFMPU2OpY/nqKA25cE
31ikQS65xXm9aMs9TL+ARnSphKHYFtEq3qGCYqy6760fsgNck4cYq0U6gt/7DLVj9YA1gydiwiaO
2Fj4QsUDy7xvEgxreDlhbjhvXjQepL6Gl0/JyS/aBqc4aMTGh5hdNJuv9d4VteVr2eQjxwuEJWqE
kys/Sd0YADTckCA++Ca9GJBiaQWtlwYGW57bOLYYhfsLaRuzSZfUTN23N+iXaE4jPnYqkEHSR567
PdZSnENUCZaSrL9wXutptS7/fi7u0oQlX5evrsVcUZN+4OKlWX0g/gCLm4e3s12V1YKOSjNWBrbv
E4KcjpHZYAnjYe1L2qhAbvDf/VRCGAeSWLiJv7bxOKObXuiOG4MDR2ylcVEm9/w4E1ZjzQ/bdfB0
IVN+skcWOWym+2FuOg83fm3LRXDhIkAER4qz4UjX/Xsiy8sJdiDn3PVZhzU9Pf3kLukZFNvDvB4j
U/mO8ubREKLwzrUDwz5MIrpmY+JeBR0bS6hUJQ8HoU13xSXqLE4pcL3iF4L03D9jBTgueYc41Bwt
FCnd/uxW/QO4JYnZKWVL7kp4rzisLgl6FvQPO+gJtztaRqLZAODBWNAfGCDYzVYpMZXSO2REsjoS
BxybgevMiiwYwCPMj+jBJl11Y4l9CYMSZcU8SU/2epwa5ouE5HiiIQ2fMzsp5IQIH7Dia5z9UerZ
SjdOHX7h3eurd4uBFKYLche5E2ZMac3DXZc/wZubuPCKlE67tFzpj6jbdAtqO3SKltyA0AiZRccE
5pcy/PGlFujHOKq0IkqDoeKHxVeaLKDHCPBIyDOwY7YS5RyD7CVuN7jGlsGkjQ1luRnQ9TS8yyVb
4FHbpkEebxiepc1sfkOPyfP2Y+d8lfFSiLV/DfPdAIHLjNWv2iy6umnosBhPktHeckbrgAV7wtHO
Yo/3SRhNgCYKVugFDI91mqMH1zgPfaFR+OTsxuPOql+dU3QbqBfvEOmPsGMsAhSVkCfPVvDdC4Bm
Mrqily9V38QAFPQ/iTMqmPnkgGWsHKNJ/v/s862dIyU2GyrPXGMzrAqsPCxfUScQ0mcR+A30S8Lz
nK0A74Lcw00N/96TVpkDEckFKulOV/BYDDlayTu3YPUz39Ltdz2R+ae4aDG7QUCRgsFMTpOQcgBS
ng2g3M4FD4WxeJgT64xBU+RuyXz0JU1TlbVUbPyfiOwU7XrwrRsiyYG6w9MMvLIW6h/ue7ruy017
pVcN/mUS2Enq6U2k1AYIaUgD9g7S7wuYHkEn5nDFdFw6V19NGArC+WchNQkVRMNIjsaF/qzAhzG0
wpkuaQi2ORZktxCjczvc3aPoG/k3OiCsr0tVG9WwSvqYXaXAW5712qQqp7fRHI3iPj5En9FfNGZk
2GfuQpQ+AiHqyYhJf8Q0AW93/jMThrjIDK1XOaLnqwAcFR+OccpGw6AqO9INBBHz8vgI4phnXI9B
QdiK+l6deEIFkxnR6ol5ffeLN7kr7WjVi5P6BlDGluyNhG1upxd2S+THcn2Q8psxuwyssI9MyVAp
EcL9WKb0nqO2/cjj7G5/DWX8kXbtlRY7thDgHEaa0r73LaenL4gh2NR1kSGWfaPLKskmkJqiGv+1
t2KcGqLjhPMIEnR2pnmjvcdk/EGPpiXMZ2/TTe6Ftsdc0FK4C6jzY9ssOfM3iIqtrYhlZ4NYUzfe
j4JbcOc2Q6GstquGEpW5WWiRoK+0znowqpE/so55Mp6V/hTYS8S6h1X96lE4oadfb+xXAQsp7kxW
BFhnqNr1B95yJw29MyLXimiSr2sV7d3jC0WacwCsVmmRv99iOcrLMrxifQi+0vGWNlBfgspeja2n
mCb+Zw3vsIXJCyp11+XMKSIX+I10IwA0g3823phmPm0B4pDbZs58fgSoC/fU4waUWa88CTFWQ1Nc
TJiRQn5a3y2EPndiwiNJMlDM1BVbF96b2aAPhL9j23KDtakAG9PoktGZMOumZYR5nD/HFj2AxoZf
74lvfRnJOgyU758XwKSn0BwKGRY1PONZa9JkIPovL17wgJdZNvh1rKx3vAe5JhG3RmiRLCZ7YYBf
iAaSIyeNt2sVwRWEJpiNV4QEpm0Z7iDD39GPg6Ji72O60FtFwwENcFzeUJmmR5F31upZhE7xx9jK
Ys1L5X4nUpjM0+UKkJTNUlAqipGjEQ/oRQ++1k8w07datriS0KfOyPNu1J5L0RPZAP8JEanPShJi
+wV4++I0QaConRyKj69uGhijHTddLHnQjphgCBITREUxffI5Gkz5MafAYtYjTO79aWkfZM9QpEvO
D4rNmYXYgxp2mAtk3ozkv0PixRWTG7S9TN1wIk5ShEBp/16oqTLTjBwJBubG4gCZddknG8V4GwMN
fn+GgC6F9fsejT6VYm/VfAacBIn1F03C4nNtrmAxSdcTmQijiKsqbxDVzY9ssAzVyTctTtTBeo0v
sWkSXwzLFTyyNFMy+jDw7aGdIbyjHxfknxORwT6Eft8IaorB/qDI/Yq1V1xNEEr2RV/t/O3LnRGG
OIAajV8X4VJy6gvXI1CTHy3Gf7x7ZE/BuYM0I/K6lSrxL8ivda9d9tqAJh8WCd2liYxgSWzr+79Q
6ny94ThW8UP7ygRLlMS8q/4PrDmNAvNMGoxn1wmtunobH5kiPy7rJHn4U+1SfrY3rzJoIFutwKkX
2zhz8OFZdhI04TCIJnl2FnmE7VibkxheyLfi4LcMZsHbU7DWzZ7uqbF+11AjpZT6k9713v2L9T/X
frMKCF8XC030Dwu5Sk0GGlS5G789ySXHEKRrIlFovBe5GDXHdI+iz463J/AmHiaX02Lc5pPxhNG9
qRmLiF9vnsi8UH8J7gUlKRIkSIL0NK2K/1EB8eaqsw4LcTlSWoCrzEzYNCaTpouL9EklfrK9L3fK
G/vD4iPb1qn2IEf9iMXs99dDejEBka23/jTJCxBDpK/uqbaRWkX40CQ8l1z+5x2wuJtNlQlZbMHu
/UmYHTwN+zz8R1cfRr0p2u5U7w9Ps4NArezbfMYPUuRdbvQ2OwyfysQ2V2aD40nSoUS06leW2ysk
BHUll66i73mrbO9PUD7iligbthMJ6xbUMjDKNCAWxO3349fHTOluQwRJj1kEUNyEpkBiF100iHeI
VOGyUaD0gAA83NvddjLzDVH0TFx4sye6IGqFx4BiXJiKQTkuLxNGZ17aZlfR+8QWZHB/RxtY+PwH
bdC5L0exMXFxXXw0lHnXbq6+msu2K5VACmBZFYsIV7vmuPjS2DSDu8HBQI01ur+fvoM2ksDMcfBz
qQOIlFos6LjoUnANoozdeqo9qPUTvMtxpphC8ipwW3pPM4KB1lsMBuyzOMiooPwPYABwQxbgq4GK
HjV/+CBi3KY44MpIt5iC8+SKyONof9Nbe9QSs/6vwq8E1Cag7KHpV+IOD64gYlmt05r7a89yTahn
AJr2ecJv0mKAVNKcRYryLLXUJCrDjD+Nyei3wmdeo/a8xV1jGYWKmwTWtfiNStB8TLAksZl3OJrl
mvUPIVSIwcV5zEXFNPNTJYgEmkAxMaFeapxi6FAp3STTNRb7UcTWaQh0UA6dm7pi/6EAaf/NoPqJ
k27Q1goi0oQl/QaOBFeVsgzuAMApwPI4oEZm1tGn7ywCm0d+Bj+qlTrYnCTXLJONB4NXx6egUwDD
bRRBjW2dODLzHlx1X2tvgJW1Lr08l16A7Fj00h9/ugvY2JLBHHGRedWFQJTBZrKaH4LyZTBBLozM
hvc5g+AsJqot4TAKLAYuZFJx1mwAMQmJ7gbR23+srhbiriEyv3GJ3yUD6N85OFjbaRPBBDNWlpqj
Z1UT0xEw4bZxMTv5DXaZG3WWK6YC/UHH3rZF1TIXZzcVN4ojFRB+4E94JYS4kDWHxjJOdg7kzaBj
IuMpUA0AlQsBP2j+gJ1GBIk7DfoMOQm7kffGV6FJcDoTtn7Ur21MGiuzR0qctGlaM6ZpED7Xxt59
KV7q84FIVXgJEVRQG4bS86QXWNrv0Ams/+CVxs+CdrQoigH8u03VdeTUQ9ssJaln4S6L7wKIibEj
2YmmSfbokXeb30v/Axwt0AkxyiBdY8MYcMHRgKe/StIn4mci7WqT67gNsjtvg7+g4ZM8dmpqMqQW
kyud7GHTyoG8mOqtpL3xcbg7L6Uod36LrtRZHDaTl1nkgZV0wfv1dS9emjxJ2sZTEYWQM1FZiomb
FA5j73w9t2kG6HIcGxOuL+e1mip9MHiZ6E8mFUAo04bttslGkOqIMvnf4XoZ1gmaI6uY6WQ84Gox
kb9y69gutEVr/5UafvM9MHBE4eiWIK3FJLimxgZsa5DoMXNJRuv6gqTKO7Fq0JNrGS1XS0UUOhqD
qysT1GqAwD00zE+BDKpB3lMrJ6GujogtGlfubY/QfscFDi8r7226XJlqtCuqq9/KAB0OwH3rI8er
ACUxRQGw5XLXSifYrPuMR/PX1LlOe0TSiZB8dIrcJ/a/9+5uT3kLcHI5nQ04WUHEdP1L/vLYfRSm
G3sr4zPfKZwKaE00hl1X7zZkXK+p9dtoztLKTnX8aPL+BU+nEPkI2HVAoIGFsVyzlHCgLaaqFO1G
5ddpSByUqieQ50isOT9+WZXyHOO2zY1y25QikObaebAt1VxtJUsnTzB27gMPlHB9YK5mKZm6hHtN
MyhbQYkm1SDQw6b5yH6jKvxZAKehZMgUvmtclAaliT2vtu0PBZ/zwwV35IjcF4i9f4+AW+IGcHoE
5v5ONmp15Mc7MKmYjm1/OrGBdwnyDNrUrzkRN1WnFQJGO+uHHWmGcOCIkJ0oMDuEJgjfDW4VuyGb
xVoCV804Kdh7smXyzObZakzcmk1Yqav3wmuSuMq+zN93Rr+RRnA5f5Tp6/n8INiIY+xC4z7bWIWQ
i7VOzhI2KpQs8RsnQq0loW9pfCtqRtRyFqrWPCYjMW/J85YVulndlxqAssZ7j2CKMyeIFqXdutPM
VpDL+tevtGFRlZp9R4PldJjTd/nvtvP9wtVkMnFAiBEMzJrGeiasHPi7ckUdyCophnxJjZm7lwho
IMa/J6+EtgJcJMMpyWsunowJuQfmE32sWUG8QHxLR1AW3bTMYMa+PsUA8zVRctD9jcmFBFDhwgLH
bqdMLRTlsSvrrEq7czHm/0+oGLQtbkB3q+7xt1NJ33K1CclWr/7y332iV32SgPnymyQiprpDuUMX
ukI/u+zMLxJkRk678OByv1RWmPJ4/aqCdsUV2x4lgE+AL2qUQWrxxeEq65AfDDz1d6TmsXNcVgqs
lQr6fNfF7nxkalSG2vHemrcJkzO2hayxYJYqKGVz37n/8fcrzeMTfxGM9F8tn9XhaPnagIEFKK0d
AkUCXh1+Ko+J+OfKaK+1Xsx4Dz7ekTAqgHKS8LekfqULRq6fFUL6xuAVjdvTNmNPPMsQz4ZnPbQI
pD2zriq8cOEA9t7AiK91slrcJwDEXYSxXBgQ4T4xWsvqZMF7EwQgYmir3CUI7khXokq56nOu0RWh
dmHar+Zr3ZHZ1fB1LC0rYRrDC+E+9Jj63VjYVkozt4eiYQ+rK519XLAA2KOvyHxEvc3EfblnUxRn
DNMt4qtr+0QAGf3J6TKcGjEdYmrYYKYLe1oNRSsvXm7MxginCA8+qMaS5KJ/9Oq+FtPabZtjNYdR
pIi53RNUHuCoWw7Vrn+sYZOJXWi6STJdeawDWkbBKKaG+YDkeYAVGxh2lDyLR/2BBtIsC/3r9xdS
GblSNd6OX3Ow16hkr3H0rF4L/ntL9t1Tf4WfySE1/UJL7owY3xA9dicyCf/y/iivAXuCInMTbeAd
tW62sYMz4fE9+cgZIGVXwA+qQnr2EKJFO9lEyF+MKoV7K6wI6VxMd83QLljaKFEuzdCI+ktmQoQF
Ta6MXYcP+yJI/0byHwqhAw2tFSDY+3kEj5vgl441fA0ngOlV1Wp+AMkN7iJGlpccDYl4eTwd38kH
FHR4LaYtY/dL0d8XhehANWdZvx4r8ZNbAiENDrkZsqBmu3jv3yvuPmDyy/6koxJn/GfEw43FAS/h
IBUrGgmwGBy8sbWIzc3jDgIV5TC7oo6d98XxTKclBcBHpDmWrd/D3Kb3LP13ujgx/W/u492eYjPM
lo8NIvY9oWgrC1ahVUWs6mIvx2EQa9sQ/dXL5l1o7mNO51qWhbQCivjnEqWWl9xw4v2J+IG9iTgU
kalSGDpr2RaipP+YoeIsH0uZ6qmT+o5GPL2jjPBZmXqyzjita/HF6TjFqV0B45KwGxy9PK/QNhzV
o9kQnLEaW7t0jHkJnxJtPX34psR+fGTZdK4I0hMIuX+6TiAF6sOW7I/gyY+rSMV0Pnk0pnb966qv
U6Vc1ahi35V/J9Esv1UywI7hMDG2AY2JeHl9gY79jfIJRImSlv+rqye3Q+L/HhzWrRPNc0HDthJg
uWfHjRHZLrZmWgxRaDsrabUpp7K1nDAZWkM+IVYvBLc4vJR8VT8Y8h63+eZK68mcTUoUBT8OWHax
VnY88B63HJX8ryi8a2zuQU5KHCjBeBSanmyGH71wZ5BlCMsiFjQBFRfJcpDyKlD7GEbPQWPjFyd2
IpiqVbj62WSgRLvmnl/MIgEfmfs/uQFZO4SmrKF7YHoCxHmP8AE6oNgVF5qyxd2OcKT56pCwfT9n
68M4UfFvhRFfl81WN7pJHLWZutABjGMgUskOWkiWd/qEsrfMeEekCclGTlB2SlmWpqpPfUD8TM6g
QbJ/2sxxD8a0e8O5Sa11Thj9SOSTKCsIA779zezBcj8Yn3zv3uHWvYx+wkVC8DC2/C8q58mx9yP+
rI5u5AYEESkcLt+XD0jiSbjkjMCh0O7Pts0lePXypsgNKptMOsaWONpm6qx2mTUXLTV2lvPMcwx4
s2ORnj7iGfGRtnvz5LbnedC92v9vzpJBrcTy56iEwgpEtgtmgNtN6XbUJwfQfycqo6OZTWf+MTK+
czUMToAaBNDWgE1QV425YOnfiBBt0BEOr3dMtaui1UM3R0UQcIFOPBgMxx1EH1JnjD/0cjSkoJeu
Lfm850t92IdF/BCMfTer5STlhKMFs1nwCMF7CKAEwuHBfL2h+KB7XxzQRR3B4OFGpYJzp21nZ5WD
rdO9ZugglXmZl7QDHDQFtYQyNgXoY7JIHH0s2VociMBg6O1gg4mVrksvDfzarmFpXJQxty+qrdoe
uJ0w3f2lsvn8W9N9kD9lUEyc+2gY9ZxWvzSjLwwhsZjVaJraig8hzeasNPrrdZx+W/AaFI0N4Opo
engRsKmONBuEwR8dbpOX1Zl5xSezi1qmZEEI0dxloCIw/5JnPPfZSDtAiZ7yfYQilqhTEJG8ivYp
ZLGVVO9Mkk7jRHwRP6pC5oeZJtXmXWB2Ogxh6hNmG89u9ThhDBYtaM5bBvJzlyo99kuABSuCLFUA
rawzfPfI/8mkpKG24xIKxCDQHZO1uzx27VDsur1L9Rqc/EOC1PwvOvGSV4TEte+QBJVE0EKozyvg
Kg7IUngQTQK+wTifQnKI1Mjnh+SggPg+lVSak4nVUraUzqeeKDrk8WskSXPVDSUNHK++bQFP1iUL
aNQm39UJdsUrzUwkgasIsTbLKI7PytLykPRiYekVKrf6R9dpKuWfaaByvP3uipAGbgZdJhMo8y81
X/19/h56Ybtsn/TY51HCnaZfP6wRalY7+u1HciOiykwIu85DEUzhxUbpVE5v/T6YY+g0NzzYKMKS
WnafSXhS1KC83/2HvP0q1YJVP9irBWydiNe0+biw2KD4+DD2tmuUcKe6CKlBBeaQ542BeFdoomav
GSl0JfXWudHAYnEYOaifOQm+LxPv5/2c+N1jFKK3xG5eBh0CLObKGrFLn6RKOtiGjB3NG+ETbb2n
zs3PLqFxFRIEzxPu91NyZnX7wbWUPKDTwtm7A1UMLs89up5ZVQ2RoGfOaceGPCnEXebRulWsjwmT
/0PMWaXQLU0m33JmJY14PVZ8B8lKX+KY5Y6XYnOmBaKVXRPOYZ0MGjtp58sCeaZxK/T0niacQwIy
kf3WqN9x7WFM1si7mV2IqO8Q1zW+zeOLHTb1QaYiQGv5DG0UIyaZoNq8VXdxv+LJJcviZUlMlNAs
d0bK7LtQiBAaHvIgSk02dzFvmWhkCvQi3ZCIc0OR/PWvLWHE6kCAAM8nUEM+5BTcfr4WmgJks94m
lFSTi5/4NyDuayUA0XKq4SXDuZUi8huEYzfgaLtWX6eppe4eh5atnfIJ1A3hDxtqAuv7uEGYTynP
JmktarGNvuUY7SSXxkrRjDN/c/8PE5EjIOvLx6be+Tz2Mh0AjS2NU+W3I7G58mzzHM+cxuIaK/mB
oP9M5cSQlG9rtAbXSLochRaDn+3s09X9l25I1TBS8NjRclOREH4CFrl8RNQXh+WzbSF8ZzOBj5M3
UcLU/dbQ9uubzfi7YrnJZ98xw1jB/oTFp5vt8MUjmqapzuhkGmbITatyx9fxaFP5fMNvQLVpTlFV
t5OU/Jo6DZyXMsBKsHIyoTCTrWm5boyvRly/Iiz375RrbzfzVZ6NHasLueRwvoF8gBT6SEvYBNsX
Fu1BedBN/JkSacXhkMSwmLc+07aK3sjDaEmhhbzZRXw0a287SXJ7z9cTw+yWdsys6j43yJm8AE4C
c13Yvj0kysenLksdql2zscIIfIVYmc1nHah4k8xoajANRw74pOX/gHWUir0cNowbRZUIimnrwtfV
SJMJTb/oYjZx5y65AzShxZnrXfwCN1Mp+ADr2x4LwfcyZClJgbBCF+W8UTnhhzEuzfKsnWPFcnJd
T6x8WP1x9ko790makVu0Y6W2309x8ZaYQyofK3Gl4DD6PwEhHgpU4br0vwauNyQ2tL+0hUFzWClD
jl5gVHBKZssqJvVCtHg3vxmGndabpRHafSyLye6jzvW/1P4fJfBiWsFAjOeZYseEP6vhbgYAma8U
yXRL1GnPUffG6YybvnfVtwxc+m9EYJtX+ggYtVaVJaG/1Q8Ner8QrbjDU3hll5X6Gt2veRmW/rTB
z6g51nAB6lGy9tyIMdmFm+fK9qJRLI1IEaQ/AKyhr721admBkawc/z7OhPyimm0Cnqvs+opQIImU
w2ctHg7XHLQ0USoeuzUkIloaDH0b/zQG6QB6igiSDchfFbB+os3rDOXBHjWRTewM/83h5pLVRIEW
i/kW5az/YZV0oEuVfVEFSmEO1AwII6Z48uu7hNO3CnKmu3vX3aEolzhYMiXlhcGHOIhBhmqhJ7Zt
l1OfbIU8iKydanjozkWo2mjYL+erSEEOo48bpf6N6tcC9JEpTE9CfagYUbYgwwvcAUkkZr9Qri9S
YakV58X+pKqQ1Rs5QCWSGMetyr2Ec7y7a+AzjlyZxaiYJvMXTFUw170qGqt7YXbX1PRTomSwa7+q
8UWYHIVVrj2J+OHVAkttX4OmZVrmmUKvGzMRyCrx+vkwoP1FlN6P0/LiMEHhvqvdRzSZJfreR/4p
29GnGai4AbNDFoXGhhegFLQ1+x6eHOrCdSbuoL5wyhxJ+Q01cWZJwJSH6niCdKc3Nf/qcQpKjopJ
01mVhE9xYtWhLB3QhVZbWE7JwAWw2MGNpdRoS/9Alj+FvMPzR9avDYRNTZvxhU6RA4K8rP9FjUlT
gBkz7aNZPqx13h5pPbdYr6Ft2yIiHQb/F9pZUNGTDmi6bIneYV0q8rdSn+oWdIlNcNcgN/fuC4AU
ZbuU3YomtMOG98JCDz+9vPTqBdaFm0lFRZ0m7jmetDk9LeylmWgQk13mtSFRdZKP6hAMdWTHYbdo
qXxJMNATDLaedqdUqzB5neNGa2TTP0CCltp1jugtz0dX1IwYf04/gj828X6PNwJMnQJy6XdsoBF+
pmQfUyUXJFLhVhgjZCArfeFpbdON3AlJKYhfwD3SOQM1O47Bgl1PC1YGZ+JAPCexmLrwfPHMIJgd
UvowvNAur+jW7Miupr6OQvoypUotrpUaLFmLVa4AFMqr4GL/myFTDuHGkBgfgepXtN8I0CYMOhPx
sYyw1HpS6+WTXpHBhsy1TARRsDlJwJ8Ai9iibnGeCEEicdUQQUsagO6tqoGfVkHFCmbDKr9qHi+b
tTJEMBaOAeIunZ2F2D4gEPWZZAArkzSPgU9vRXjdyvOfMmSkj+/hrchfY2UCfBIx6q/yquknqhyB
0yEv0Ze5yz4Eh0giMBOaBOcAUpcau+NkzMQ+dv6k5H8AYrIOrnYLs0Nw8JFLiQObt0TnB5pKnqQ8
Qe0nTnNyc7u0L2cX3GvhmlN8QCRyF9val87ww+uNvVuTQdRRLEJw0lNuEEv6njE7+xdI3RXm57G+
8FMDboQaeTQulDe3b+p2iwABQW1IudVyhSQ4CZLlDKJITQc8PqjGZnOtLzhMZGFKEfRYI7OEmPyt
bSiz812LrnXietUEGgTZuE2Pq0D6CZghy6HPeZ+TTwfyNmPXrZFh1L3wO3eIG/9BI2r8tMXbAky/
P+HxmuEWQ0QlxoWv3DX6CsXWB2CuAfms9noB4YNUOWmfbu73iO1vLmd8vJsqxn3086b2YijVYegy
oN3LmjjYSr34LDnbPmDmEMsp+QeZdOnwtDBcHxy30LLMLlASEoHA3OUPSfQ61XsSMJD2dBb9yRJK
ezC8z4QRWNg9aKfUDrcrB7M0f3y3MWVvXtxaUAAsGuStmV4PZao/WwhJ7H49ESC3hjTWCE7zoWZD
RMNd4HgUCWDjqQUpDh2qEVWKmFZB6CKoWaMBEx2upcR/Mh2Of3AXIYd8iVVPSASF3D9iO/yXRhvB
jmEsgZEtabG90udaJfSRLi/g+ZZsas+D73yfwfhItTIYNZwettf98F9Xndy4j5JmocZzNlIRT54t
NrwVMNG5UMeNtDp0Hj+BlH0Ru3N0UXAFk3yIOixAJuGox0sq8muQ+j194G7nLZ5HT1M123Uh1Od8
ouM4oZL6uXZXsje41opah0ulCwReuzMr31+ZAq1RODuFuONztZ6AjQrU392PQGgFCqQJNyXFHHgO
eDjEAsoWI7sbZvQcsJYVENSg8m8g+sAMb+gdJQq2CtlbkAWQ3Ctouts50Em3oThqH5E6lGFQsrem
YXIOfRq87pAwPB7btHhPoM5aGWd4xBY5BgtHCcmwKKWEgyuxO7OQAeu9jI08Hoo7XXwx8QbsnH9B
0Kl310X20o7xbqIpVE3Nei4+184AelP5YROo4BqQUR80Y3c1BbYKqN0C40K6PZpcFfA6q4mrPyHa
4WKyAvtokJrIBfWNouHzG+OKaf4//MhLMYeP8A6Kp8m6xowsYmkjAwu/kS+tUh5HF2GZnUjJnh3z
tJCGYbFSeQk8x+OE4WmWk9hGM6yDn9/WvZsssc2YtZDBHZH3MTR5qOgi9GuEC+Hs+CW7E3jKxmos
H5/vLLpQOJPRwai/TAWt/nMvel+O+h8OI936Ur1rcU7PkF5Y9ygOPWvImuIRMnioR9sc+t8UxgHV
9to6usGxrb1BEBn5nIBPA1fLFxgjvqwRLbIUu1nDCc8MqJHezhXirOXPV3+XkCwJsgRweaRadV9r
XEEwS8ysU+mhBY81IxgkBqIvaoihRIxOGRNMJkFmvI1cJRvApVNN29ZILheQViQIVAl1bnOz48zP
FMMj6pCNV2UHXUXXXck+dMAJEuLY+KOCvGN16EXuvzwX1dMlF2wPCeKLJz8lZZG9+XoK3pGuAXkh
3FNQJkRCeykilEUEA23xWK+5F2BmSB7YnG+P+D3effFHGQgh0McizW41MRAMnkyy/PbTH7AOhbQQ
op7ugZ86+DPLTCYlY7JoyzSl2v+Ub1eczzsJDChDLFsdTApPPbqWiyxmfMjIOi7zDN/lyf3K8fUf
4UEOsNy6IXSbygU4xEm5kCyf4KA3x3azLF05WXrnD64ZSUfnqD/mys32FcNPEOtBpzvB14EV8Eyd
PoU0q/mjptX1ajDckyU2PIIKGSfKbGmujhvY8FOWlBifBuM8X7aAQ5FF+1WJZFUylj2Xb0iFbEGq
+E/zid41GCTSKVjt4327T27EUhV7IlL2+6WN+fv914mLcQbmZ8eo3EiExKTyzh8MyVcg3AbC9Ru/
7tY0WdQ7tEJuxF3uJJpr8z9jX4ePH0EQKM3IIlCdjG+qit5UOUzpTsif6fdvj8njB1u7yy192GgO
jTrbehAoF5fMq8vCxZCMMOXHZZmARBvLFl6mGpYqnMx5uVCxb/DbXfM/Ytj4MXZ49PIXxyW/EHqD
SVLhweZbXgbrZM0w+reNnVVbV0qUlwp/rtI/7g+N5SFz0uGEKhZoJrbO30GFLW5PZ9AnC9m+XHr3
Lr4APwAIpiK40seVKg1usue/ye7d+Pqdf7/xGmQ4qt39iA8DiR41ZSiJhE4WgQfGWkrVLYXDo21x
rsc4u1TcR6Bbl56ddk90insGORqWXmHZns35z97ovgOen3QFlZ+BHZubd6JT54De+NW/qyaD9Ekn
8NrpGFnO98dVDRzxTIPFljBUCyxOllrcPf98qpo0bGKiIHaDDYJ8pFlvd6RLeawSWYSqbzKIS1Sy
YtXZ1sOOnLpPrgRjoLodk6x3TcNc3g41y5/ErP6tVzIuxB6Hhh2DPWsn0ADMZb2nQg9XgJr2/Tc9
TvlWenMkoSCPbrCECgPSQJwH45oOfphe6usDlPKnfnshrFLR06Lksji4E2+rehE53iFuv8yZhhhu
AFveDhG4fSe+0xGvE54IA2Tbsk+JikL9uCdG6DdfjE2iuw/FGHhNfMgxqbo8S7xvg3W/LUJEHlCC
7wtzuLq5cAOvnZNWA5VCLTponaMDya811K3tKwMFJT0dSJGv9s6dbpMBlmbEQfCqw1gt9t/TC+Ob
zFm7FK5eyMq5nGTsSmMCoDQbZyvoWYUsKAByyjdpR/7dZanE9DcuC3X8wfczkYUrhVc1PiYv78nt
q5A5/lEti16JIuLDt8epk27k7DZQ9guLy0bNTC6bQ1w5dk+nZe8FlBjvdNkUkaopx80V3JHXTLqk
I8v3UyTv/bDjQNZS8drfA2/8VB+67Zu52Y7xlvMkUAmWU4pBUGj2TfwW8VPt93DOKhZftxRgdrNp
bfFrNA4eaKSJEPjwXNrk2IQZTVVh+Wp5S6RXzLwwWP8J5L+xcwpchmoTiZ0X6+HOkFn/7cDXgWaV
k1UBHd34GE/kwdiNB2qlsWCd3dv1Jn51jNlv4UriEShYzl4zdDxqWz+BZmHXSZxqYWKlQecpSWvk
+3BsxMQOwh34D9Q+iu9dfykRUXb1WR4FFN406ApLLz5zI3J0/SthpgRFAMMDLD0quCTOl4pmoGwi
K2ABAbsJ7FE7HQVjFSU3vYhRg7cmh9RubNfkl9jeguy/lJrtCD7KR7R35KFD7NNk9kP4w99TfGR9
y4GHhXfblhiEc0c1cnZ51kcYs1aE1lQVKlShdB+6eayEb9sGIKGRpBCKqFB0nEEqHOXNZR0tORR0
d9dDkxuc3Iozi7SUNO1Ph1NmJFyctSr9OHxdhPvUD1b6XduHzzt01y92Q+g+ljkQsQvbmMbp5U27
npovYum9j9O0I+d4wJZXlFK7osx8g6/P5FRr9v7xfOsXqgX/Bu6GwyOfFWQ6Egl6x98Bp5b4bVXv
b9tD7mYA1Nj6VzRD+KHnmUk1FMhqwXQDfEHhyDcwiCgWGZdx8iXOAK4JHtoOoK4HWQEJAUaaow8e
6WS++gBtP7fW8AFbUlRoksAw8HTUBzx2XY166jyIJ1SAmiipWGWmB3a0haTGP51SB/6IpEzt3Z4g
ksANPaRXAhpzuH71ku0GtxJlcznO5GwrkLZgudg7qcg9LEhI5WOZ7JfT4ayN6yV1b+ZmMNcsJXWV
WaTa4ePZ2322m0A6cqrzY9KoIZmPrKJFa5K25RhucWW1Nl8StLuUgF9k8pVklyW/TPw2utukGXVQ
adOHUewSeJqjfR4NiTY8fOkAPTYvLcoemKX4Ompb8l5hm9pHIAdQQ0FMZW4VUxj7b31iL6s8W0CY
N5Ss3TeHrLf9D6qfZ3dZwaclt4L+jRb9FCw3XA2v4kUhGgo+HrlOvYMmsZStRGEQoUmo0LLUCIFK
mn6Re0UgJiZ3hYJu2r2PU39t08h0C+cpwsPo/KUZ0w+dNgvZ4ofObr4xTXvR32Cu1tI18ECtpsVx
I+/WH3x6pV0KK3dbASJu79OcNc1ZVAZQofKq4kcfA4mkpzIyhKX7CQrW/ZDP7picrjqCI2XuRQPK
WbnPMX/hp90GfaoR3dEy7/wU+vf6fgBgWoEhMs5meR3JtRnZvxjJEXDAOE9Dgy0C/LMYVxZUSM3w
yhl5A6vZVuZjnGX1v8ogLOdN8vjHycb2+OG62NcAmibeCsSDSdICboIh4hODz0f3atl0FTLsecei
+FVuq7HRKDk73s04oz/9zIErGr+R7WWTTonwKPkqKyhq3tV+2O/VAImUYiG6V2BxqK5jOKGjyS4D
pzm+k+hMdxfu7TqC9YKdgZTVIoHD6cN2k2Hkvq6XHQvzeKFngIq+88JbXitz7z4mL05zv9rDUnUb
LrZy2Aid2QoqsG2PcpkvkGZRDm9cT3rIkZLjPG9Z486B5REjyYKExUGsaukK2Ts9A9Z4Lbs8MNvW
ERSvZvkIqB1kJYEqx9TwcV8ssDM4X+NQ9EaC5Jvdjb0R0/zeiUlj/4q11wNdXlae1rQPmi/NXLl1
yQwErYXljKoWWAgZEO+Nc5AMOaEc6y34Ks6+1hgdSa2K9ul07QeAUTUHIL1C1uX6nIoiE9+xPqXl
1ESvrZqzRuiJG/wvAleh+PIqUp0IhdhegFGKtQwSRM60shB4nsDeT7Yc5vHYkS4LKYCUz+eMHWR7
HpqALoyCz+tpVMmqbSoXU5ZmfAZRq+kNPw0j8zxZ1K2AM83oflSk1K+yegWyxiw7egYjLItVklTp
gSNyjhp0qwDR8fv6YdyQeKQy+lT3eLPN3bx0/8nV7ornqhWPsRhm8Q1YOBZPIlTxrKoURTbgWoJP
cw/08VYyCjix3eaIsRjKN3AqgW4+Q8pUr6JQRJWHf5gPH8ttNmHHmrFQQf9gyuaxgLbh4RHVqhH2
lZhkKdyeEkawcH2FB6HP4PJgjiMEAEpniKH+EpQB6pqnYMRvOoLmu/2NdN4TT5IkMxjTU+FxLaV2
QDZoMrBe4aiNUv2U6NLwaN1xtmAOINLYuN+LAKd8HSFQuoRlB4CQaW4iTO90XCossLnMtqGIOUE1
RukzDnqsAJVUBMbv+rkvdT6nM2e3zdR7TfDzifhlzQrIhOaDLTIhuWtUQRZtl0co5osWmUsh+K+j
0CK8pt3JtgjfxytzG92UbbzK8WJYxd4L1a+5ghflYzxAujN3VmAf19FHWP6nPt3ZUXmw9CjxBWSg
0PCILIiJGWkeKLL5dtqLf/J7Jr938NZGC7z84V79H2SzRxBXuc6/c96XhQDsU+6LxY1LFeoPwZWj
f2o0A1OUYJv+uwpGAm7Db4A8v6rqUpWWmTNCe8zJYgD/ZdF99aOodVwsFK3L01ElOhirY89LD+AX
6CpYW6OKTLOXupgM57gOde5ujDCFqzU1ETri1oRqvRH/OdLVaDzp5sKVb1Kg9L60G7bBygm9sYPu
PjtKnJ7d7Jji6CjgOVFLZN84qgeSmGUm++gIVW/i0LEna0ZqxAYqPiBuFd74HRGVw0luI49d1WwI
c0PEuhfgobxr/HCp8i3uiZER21VrNYgKzROPSDz06Wxoih9qtq7l8ud4Q+PTE8RRxJTSxEH+wALP
VjTAQQW/TEQPsvX+8v4aejFtoCTBsOHUAIHq8v9KyX5iM4yyBIyK0VvHxHk6Ej+fsbkqqWJ8wpSj
fTHEjhXI3qtdYI+zbNiHPfnKsRwxeZSyzgQLNkIu2xpqWPvMDAPSINUaRwWTSGbHN3LLRaJrRdve
pykd4Ht4Qx/aQbR0SqTL/aiFNig3hX4hTJsrAHHUDEXy1oQb8MgpV+fQrjdLXyWBrzK1urj0Z6fL
IK8YapTiY9mYWQ8gvlspb+dZ3RhLOwVFRrk8B4/xA2eZags/gb0HTdZJS8NCCv7sEIHTi7ckPFnI
BouVbCxKXB/E1st6V34dLzIwWRAtD2+AUQwCMWEvAKEM1pwSvqt6r8Py5IMYwJtL5uDWRat8VtuL
hTxUlHcxiOVN6/xXwN/HCZ5mv+iPuvlmzLgJniSkXoezuVnG4fgN7xVotIqdhiCDli4InZ9GaYVy
f2OgMrNBkUHJolPcu+RP/UuDfyuLFmOeAItQs9Z6RM8sE0pulrQgLUoP3bvPwn3QcOqSjEOn22A5
LfwM7D0KMT0MZx1jAJn17BP3zwr88W8EaM45I0pH9W7DGmAf1xCdDC8hpUWdrausB90+y5tyWf15
S2kS59a6p/xOCtwLJmrMAe02eJykuyo3+xZscWpEkR3Ek9jg5jveW5fBtaUuGaRQXJoC+O47Okp2
dmq3cDgQXVekPVS64tsZvGoWVyhmZRzNKckucNUCHM1oEoBNkKq3v1gtt+f4M1nmCds4gnpZZ//9
46oMBP0h2kDLbBjtTSk91NO7+m4Bv8BZqI0DK9h9OD/4seePmweg961xq9+b28DSWuH9PEkOZmqd
1IxPwhQAlQa221zSnE4BykvAtUaRJ5psD9HX70vHaqBdzjG353slW588RnRHo3nlcvPqofZz1m5t
X+VBfYw2GTpy/7XOwz2E8de7EsgmupoxfPEYBgYKmbCAIZvos4DkbaRYTEKso3IRuN32CRpbuI+b
qUuFvmSzfM8By26EuHF/6NxG95BX9TlrEBHVFmTOFkIjUXi6wL+VLt4IUy3XN6LnlUc4fZNgCBjB
liG0fS516DjfF7xeBL/LSN0Ydfu3dvndriz68wmPLrWRXVjAOhMXlukJRhatpXvfl8yW1Gwr424e
VXWmpl+E1EU94C56gB6DotXczXaOjkWfgXMoz2+C6P6KYeTwInVngrXZxz5/sM0jdAwLIuLiyBEc
I8zNTiChUkLc2UsJUFvwBVHMh0MJqw55ilCUyPPiBZIL1R3B12+lSddNCS8HyIUFG4UBhYGlLH/z
+gvMtUKx/zlnXg1661awtdslc7JQ7feIDL86MTFpzmL71qsxyXcQHH8jEkPwRw6+Su7o1xctIs2y
SykY1azXqOIskLp2pgbMgAisZt22ws1rwuqLGpVIQklrU95BSdMS306IUVXnAgKqPYRpXPItqDAi
Pf8K0Cjr7qc2Vkc6mFnA6RAMN4jKqB0QxPhn1Ewgw6lqhL0uILirIv2JreLOEzD+F/W5lLhxrAAl
TqWDisd5y2Eu41lorv8zzLxHnbiUq94IKCw30Xh7VUS/wPeFENn8xH1kTnb20LZPfHLfXkD22Qcr
YN6Hlx2ZoTPE9O3F9hw1uy1BErduuEprlb6uDACu2rffVTXK5KxrIglozOwkcvLoksOd6sIgXCLB
iDglLCnSzlms94gf+wtmi8SnPCPHZu4JH4GtChtFRDcxsCvGjZt5h0ynGc4KQR5iliRsgrndzDLB
tdrUbc2Zw/HtqHy/y9Aa5zRL+Ms0Acb4vHx4fkeWqRRf/s0pjJfbWmldpW7yt/CSKPjE4z7kgZuD
x+KaLRmThYb4ET+B43yG9PjuL9Wzfc+hrELQQzDbmtrjT/jSR/79pCaFVV8saK56JEiuvdAaFmuE
vMfayLfVNjNGpHfi78RXw5g18CTi7nyFoehlweDRSt4wO+SvS554WtwGM2UDWY96GrCUJia5HzLX
SL2Iu/x9GDXTZ0icvErJflwE4l4xWGIL4jdoUcW+Qe7NS7Cxju0Ht85cTOQitFYwhUxhhfiOay3/
HwDipSZUlEKGnsBozZMfTMHy8EBw3GAN2oH5oS0JVGm1UI1w3mSntxwZJGqTx/6mDxB0OnFDlFqx
zyyaoetPCuiZedxlCcNLaWuekOQAKa8MMJX25l8LwYglRycwF0lDOh0skLzRX5eV40/2elzIBYN3
g+HawA7he3iZEIlm1uP7OjZg+DfI9M+b8h/fv8LPk10L7UCh/qLEv5uJdCY21ll+kXS+b69EkWGZ
dEiQAfodYON68aqHcvdQ0zs9poNoegbN1ZMc7pWxhSqnZE4B6QcYlmPqqb/mXCe5Z7SBVMcQucJd
b+LLDZdsfEcLEOqpYeS1L8KaIpiXm/bi0hAzckwABwDJdZEMSyTy9ZQD28qR3krXjBmAnE7JJ0mw
8wNaOnOoBzqD/lR7tTAi34inlnFnD+/nxln4wwnv41h0JDQ0sMemUX/JkPffHKLjZpOEeLjJqQ6v
eDWEi6M747e1dqVyxliQvHQy8eKjXBphojpT8AfBDBYiNkfZIUBwq3d8rD+zgrLl+9JMH0Ut1apg
Qpm3LYQm/c9//vO7FVN2IDkZaQCOGnWxbfYtOV5LULL+j1HsdHbIqINLPrsPjCsAhbaUGo7968+h
DdjuvBKBGZ37oqpSoUtDzXvhgqfTKV/AXboDjhADJ31bWphaWgsyeTgSuPygnF852tNp5qCSAvlh
zo9pgWP5v6vPwtR9w0CeLtNzrktSdBksC2rGvVLHlQSYSgX29E7IZe+QyNBeSvbaLyT2Sqvqnm0n
vqtxd/B/J4XFqWXoI8nIYIKj7YoUoLqKv0/98UTi56BJoaLbSEs6ssx0HN381vz/0sR1fJv9rpuh
lUY4prsBtkM4s7gYb4I+8J/GjqOiZ4noGQgGOhV9pHKmhtcp+v23ZUKAvXE5e0iuBauOcCNtUOz2
H5vQ97Pia5M1b5J4ZUtBNXp/T6Le5SYC+ljZpG8m8x+dyoNnkWrWo0wQRzZUCDangsz1S71C9Sr6
XVZZZrAI9Kgtzw4ouIPLoF+8+oKS+oO7gU7u41Zmp6ivIGwZ1jmwub2iLrjeV7fYkyzcvRjnuXhP
RI3beIBJIbk7Rw2m/kdwjsnpICol+okmza83Y3MGn2tqUZGF31hE7GVFMQz7b0jQlv/VsxeeNLui
kwyIXL1f46v/Z7EqGMpe8o5xy2NvvGytaxbvpyuoZwLW88zBqoNgLj9+0jpp7kXlqsSKHUo1iRtm
Lm80LL1kmj+HhC9T5rREzl/n19oTuHVBgzTnIMJV9cTfuTpbEaxyNrYLQOlF+p6BFHjlh5/TV+jy
J/KEjRSiRPJZIiJfgnWXOHDQK6ITk6hiWdV5NM2rS1cpDNPNBaVV3YkpIi6lhIA4e/1xPLRgHVx3
vd2I6O771um2JEayorsj/m5AVcKcnNnMDB7XhHe6oMgUw1hBuP2IdICw+pCp41jAAKPP73e8fBeN
gxptgeCXR9E5scJRxhuQqS7F6j0SQle+EjBM/IRVwsbv9XczLh4Bez7fJ4BAKffXeQ0s/VcLIG4G
a8Q55kp7AlrfdOGfSMwKOVHToCTbCE+MiPKPIPmZ9mvJtfjpEMv0s9Rlc6/DsPt0GK2vx6gX9giQ
FR1bUW+a3b6mwyAEfzdUTFfoNYth0N/LWMMVyqGxIR2T2eC1prb6MVm2VbmKSPpA4K9tokjSclpW
W0yilKzaPvEx2oNxm1Btq3DGQNVtV4CWGAcPeinDLedx3q9KlfM7sNySO9Vt5fcx4igg5eeTEUy8
CmwKEjegA04BkWTFMKJxnMtIwxzUCWsLp9Ee/tYNXe2d2gRwf74Djnny5QCoNdrdxkafJJ0yrxFp
rkD92R+xa92Co7vinbGDawBiZnMOkAwJlVN8iYo0M5KvjXyRpIAxBPMzyxaK/K8zOyugUjowiqqV
uNo1qt6sQPC2HCwWvAyiioZFtZ9bHnpAjhgiXDDjOIgC/4ATEBU7Ejn01L0fO1I4IzgSpGY+hJKz
TI+oMPafy+JMYxtZPqLuSSMCEI/oQS3OLaJKAmmXbrfrU6Ezy5RUaGYJPSFJGcJmqzldYJseG9VO
lGz7EuYbnN7KEbL2BBN9qad8/E3WcPw7FAJNAUjXNylGgOHv+ks7ZcSzs9eIazhfFfEu2VJWpEsF
cJxbhj0ftOHGHEt01wNhAyEKvhQ8/YJh0X1DKRPToLamkWAPyP3yr+78UGmhyL+KtxiAD4mvyzuk
JwEdF9362/KLDEC9pkxVNJfE1xsEJVJ1xQWZUSKwrLiDqvEyodjPGPdte8tjA6O8UGLT79OZY0NN
SW9Jh9V2O9JH5LR8KWg8aWWXDpZY+ZcFgMahKmLea9cKnjAgX609V+2a0mgShRrQTh2K4831AYOX
amwINwZfxHqFgBXcn7hrlFVR+WDaqkn2NvEnoAstps3PRIwisho1VFaimgTqCeDswZKidgM0GvtB
KWU0zQ1xlqDEK+8RJAGCcsRvQNIfAJTKYdnmVb1BwWPCuZvzv2Wx8nVBOLzJPq6PuTOP1q02MvRe
Yosb80to2mFh2KcmkV4mqJxCfR8RhXj+GRITOgGC8U3pwixJe0IWyek6AtPJhoNqlGa1pSQriHVK
vHKYqN7r/ToXB5OZnhoBmn8a1rLIWI0N/ezaKmYfL9i7cnyAFaiRADD3awajdm60HfBQh/0rmf/1
5+hx6SlbpOAWCgVhWDAM0jdDCslOpelGHPanD6IwqAjKJ1ASdcuiJXei9Bj6dE2Mfg6d1Sx9f9E9
hlryCpfTwuJw7ARjZGuXLuftCXUnLDGa7Axq1rEP965QC2U0sQ55JrXZM6KvCedRf3W/9R65Yo0L
wvoSqt21JwMbrfUogmp/oW/0J/BBthFLXBFGz76qAwQMa8Zg/afY33ZrcSY/gXHP9ZweeMA30J6J
BVjLjEQbpvy+ChaO9kUMpS4siOUjfXlfO00RP8F/cDAe5WoB0q2m/e2B4Za41ISn7Dl2h+w4+43W
xUY/ackhecD3pE8urDYh/6dfyUaNS4+aadOQqqTKep1CsZn/YKpU4XXviZkY5Pge4Cnd2fyPTO3F
LfRhHTAy2FGDRUn9ZM73UwYKlhdi1QETpqwwEySCixOCg0yiawxZHZbpSUWWO3fg3ltUVjfp3YUq
wvALCAo8aYA6a/D3gE6smFMiBEfMAG83J+h+KgP5f4m8AM/iHt4Q/RHsz33dCvJsZoR/9OTO1Eh6
q02eVlQWxOg2ptmUdfO4RQB7DoZ3Jntf6N8Oq3c6GWDAHF/MjvySnow6VMmIc4892GR+wZCl5JOb
GBfXCAq1RvHwJuw2LrvzCQZKPh/7W9xINbODmmR/DgN9u/O7F/Wd5Or70tiMyFs/AAm9mSJ4Upjf
zjEwd0AdZIHcl2pj7rDwSwDso8vuzVrf5tZ8Mw0WtlyxMtfLA5LIpI0VZ3n/ZkLgllB5PMdYoaUw
MaXg1YEH4YBpc2bPT+HCi+AmC4D7DJE1TWf7wyjWO0Py6R8ekwfR0GCkEYLO3iZpIuP8TC8a02AO
Q0zJ35MV4tJtb+BcX3coEyijSW9jbxshxI6FGelFAhQ7XB5lbk74JCDrO9ml5EZejUeuIxRzN7Ok
pb28lBLf+8CPqgVUF+nwQqbQFtAeTMrDiqydMH4HVcqI+NHNqK082QYCSGC4oXO7ot8ZqI/kkROV
zqLJ0oTmsHy2mec23E8L/nTFJ8wedRTGDD/feyFHfr1pbeQVTpWcSARJJEe+WEangtH+KZWst3sF
1+IgRVIKXcx508V8+L6FqSWReIWt4mS7O7WNEmtcbVMpY7Hcl/jggnGHjGpCYbpJPdJ8792iaSOg
OszK7sdlwziW5XdMQ1364ZTgA9ra5ZFZlXBRfh4TAOQYZLjYSOnKYoUe9qV4jwOe+CCa0TxA2yy8
RVbeHK/yT/TxgVmON3twBzovc4xYDrteh53wCeKLZq4ItsStg8sUcgzwbITkuHVDLqQhDHHy5wRI
T6uh/WBqoMguKMXJjnd5L+KdA8YI0LLXk3Rkd3dsts7bSMITdbmf2fUN/SxNeINEUH6vtl0PRWqk
219xwWgv9OzXc+GqANTxkb4YOD4wreqRMgDgAxoxGVv98neUR2xJqa9lcpyBNVrtxX0Er2/gcRCj
1FXteMr2CJnWnU4lOf5jOnC7Ia9n5Gzxs1dO4ozBMfRZXChXAoGqy2lRbRW5ngvPW4ZNAfAjTxSo
EdS920c1SmDm2uFldHvsd+DXTCUPESKQ6opBrZtCSWexpdTMi1leS3G+fn7aHQ8jJ1OdG9d8uY+n
/b4o17z+iZuoA4XzdL0MZNTMR7eCS4DJwURbMrrGBZIzioiYaErzR1L/WoDF9IYNUrOxsgUxZxA1
ULO+d2xu/JGMoNa2CzsI1g0x/CGzKmm7OtFFU6a/6nI35MwnqFAg9tY0XsGo4zNrVnxpR8+T7j7Z
Z826N384kTrg/EARhhjNGK716/b/V0c5H7PcbCKGSurLlPW/yMMibYwXVihfdADNCrBOcj4piaI1
2sctWK9kqXILBR1LDQCHwj8m0QKa3k8m7mevtj+PEByjYonkCZNurvNjMiRldKwhK2Biqj7A5//e
OT+3xpWmCsGUZKTx8LNMRoVknIjxR+IqPFkkk4oKwOytWiB7tFusdJzcnZNNDu7CsmNM4cUf2UIw
odm+I7ich9U2upMjxgMkbzXa1Px0RYq3lyu9Qf4wwla/St2GpOuKvvqlkvE6RImhyXES2ah/d+al
qj1f9icQbnMTmwwtMPg+aIK3o6R0WgYPXJLbMvfVZgoxiL4mIoe0fSYIgDkWYDLEZR6R+CWnx1+X
my13Vne3oOTn1IplLeFOMCU5kFBN99vF8NtFz3aSERZS9owMxae8WJ0Sne2ExUWtkDHsfpxeFg4N
kp6AnEALWvp3fRMF607giVG/ZoNMNbt2AthSC+YExdUHxWh/lxuV7pXdG7bflf9Sxexq8Wg27ZTq
xsTUUpekRvv/mjEpcEnKhCtyUUWArX+9GmUwqGCEf2PIZ/+ovUOGDbT4p6UI7FRm0oMMt0aAXc1b
9KUK0FUl5yX47ZEGr9ZcmOI4V751ZeoEXyWs3Kk5S+eBKQwr40HE4jp2LeYdhtqCV9DMn+yRAecP
SKOAv2UcQGaALvnB9oig4LSndZsW6DdiauiXdOXXN2uw2zWeGTA4fuy4NilxWu514YiY65vD5uo7
2j+0Ju20pMbXV5YHDwrjzmbzOwKPH5VI5IZLgTZBp6PkoEyhVmjRWhXpgInmiBWmZYpzW8evKv/1
c4xlPVzZxubF6uPsWjCElfnjy/hv5wVaImrl95NFaTFRI+fVmHm6dGHTzxdcf6Ytn9pimRHWJYB5
qVGAGRlnrE0GO+EB6WtAnFx3Tr1cdlDvCkdg+opnrkz/cAubzpSQmS9re7X4aov3lXC41tORb0r5
EMQB4ViwQOUV4xyK72XUsxmmsXvtux7al/mx9x9MY/i+AgF5Iy463MnELu8oGzZX+Y+F0UcPCz/d
nk13zS7hGVtSz7Kt8t3EEjj9zquezRuSw+3e/lVbrZtCZDxcANFHd/YVXpUalFA7iZikTOJtsjv1
YlzeMIxnAufsWnl2qlJYPzOV3wQ2bxiM1fjIW38gomEzeq9KG6r7rpKc/Z/vfHK/ypueeTe/vDhv
ot27GeKsNiXtTIQu7VUFsjMDL0Zo+OqM837HmAscbkxFU4hVzWHvNQ3QEBeKFzmMJThjS2Jb7/BI
chiv0RFDp7qaPJNIGjQS1FcbBMbghV375XDUIA8G4mNG7Ot0prhMWKFtQam0dEIZ+tP+IsNFuVa3
+HQAHp87kgimx3Hj4rtt8lnqLrgpHG4bB97wRWvXwGMPPaFfzPx4zy1Bo9vIH3MAKSrMNEJQSHUo
TRnzTco3XFBU2hNM6aOyAzxT3ADUVo5jlXZkr0Okw6FtjpJnKSWTTAb/2wBB1SaHW30UKg+N8lmd
qsqqIJdCfoh10HVS3GrUxyhepv3c5q/Q1zaW2b1Rw3/WA1+NpbUFs6pe6yNuOEKMdvnJoOq8Owsa
wPN7SCy3jMMObdjJMLzG6iPdEhNxUvOVqasVYX6/tOee84v1SAdf6o0z3fmJT0d10vzTaO0tk89P
tPZflaxU7qRJjB/CRJSGZu9B3ci8fC3gmEdngC8WIER8IkQhltzn/UEeo2d11wdghtclArCvaqs7
QyJe3N0APmBqIhIcKCYqGfrHPdIjzJldM8EKHgUMajrK33jlSSiU+xssajrZUuatO+ymd91Dw0gC
hy3ok0lMtMAmLDT34tYTmcc/yGmFVoZXPsEphnS34Ki2DJdngWgHs1qOrlKSSafgthKPTHOuVNmf
bp8CxPHw9di9RqFa/xoL1WiS6ywi6uebUOyiOQEKlKgnz21DVzTfA7y5acb7UJkw9RpU/3qaWAnV
LNgBlBRGwZitAWvmQyu9sbh2MXkgjuR9YJtPZf/1G2JS0XDo8QZzYI7LVwvhV251Xn5nD0remPZJ
mQ+EznVoPIA/kirci6JqejCNW+jsWHoo9ZhFFm2J1lEN2sfJYc222fpX+mkpEA5fU/MCQie2YboW
XHFiYow1w31cC6619MLnj0EDtlHlZvkE47ctdXQNItDmNSIgBUsNl5jrW/DJmbhNKDUTWZcqkfXO
mRoY3fiBkrs4k/3i7LzR9C791hMJW/xDu/Kotz/u+RZofHGOYOy45G/OZP8CizK6EgfQsJK/IzTV
mpjcmLXzXnIVxxCcQsteWUpUkmDimqE48B32TVJ4TUN3/Ci5qGv0F4xiSDb8IH5nTbsbxyvZWiGn
jW+Eh6hlDCwgLuxwK27z0ehX4JEAqdyBSgHUuf6VnTIGZkVBRwHb/0I+Ox+zjFPYU00zKaoqPaXc
AzOpWSGPxZE2I5E2vKBUIuqb3mXFGVEPX2nyzg9hxYQ2bdtxbuo4tIT3QjGdKpz+p6jLOFIjtbMK
4dcwdZWQNMbwjF5KOrWcEF6j+fULF1ELtubZQZ6vKMiXuiVMoyucFc+HLuqq0Ab1P9NnMofgIoZR
gGUPQOkPMyStUVfyg39Z5wgAN4VdBwjYyoUxZPLxGGNsODyuN0xWPwZEqXMEsGa+5KZY+QXSJWnl
kN4uDumK7SjlAaJrmBRjHR0kNIwjTzArE/VIc2kn7LJLwQBXm/Q6809weptL4p+p22FmfsQ+8+EU
7CHApLkk3mJVxRuYrsagtL7KNuqOs8RN3PaH2Iu4z3slO3mTUp+Xs2CIc9brM/iZs+G6L3ycl15P
a+r3PVsDV44J/3/MhizTMOjINyEFgqM6Osa0SIAH7r1aphYtysLUyHnGV+cT9XDoKTh6oRCIV5Lm
rjuIoVrb2cIZXWTDmQgvOwVoVIUkWSaRr5t1hpbCOiNxYYkCJTTZfhEzxh98tZNz8pCkDL5ceIp2
6emH9an4lI6EYgW/qHJ0UVGUa5s03nMaVsjlaR49/tyEV38UX3RtFS/u+kSUSOEiJoL2tEGaaQcC
wfeRxb9yZE8x4emvekYM9qAAvLKDEB74jWNLoyZgg56bj0RQFvTT5dkrmCp/zR8OTpQgsO6wdL6K
N/2+eiQ0HTS+AtHzm9A2Rx5Nzwes9TP/b07JXDcKGB/JLyfXZx0uEo/XG0bB+Tr9RyflAn5LHwmD
mMTkkxEs5DuDVkk99O1S7v3REGeIhxLrsU8hnHbecHGVuNxuPWiQnDXIodaBhH0/2MO6q3FuY90G
AykA6LJ/Bzjsv6b6K931LdI3dctU/jntztfQA8vUHC9FNqFALRFO0LKdcEEMT8gckdLmiU0zqdnJ
vuAw975NShaw8Nz1xpCODmbesyVkGUDBNhyhAViPN0pgY2Ir3o0ZA1Tc2ljUNyyP6ev3Mzh/rxMe
15YahJyo184pMbRgQEA0vKSGAlnqL95vdLcRUwMfQjDmFUamk97yfK4bLJyq7kGekMguBIFa6G2k
k75aaU7WkHyGB5CZcf6wE3HfwjV01CWgqE+hCmDJIOnwRRNu2DP6nxgh3uH91AwE2cEBvkuxby1i
08Ez7tyoAkhiVq9VaS6R8nF7D6MxB3eyapqmxaqThcG/AtounL8jTXYl0hxdk8ZrOSkkumWrzqoU
Crs8ODgAmVECRuWa8+RRsLhgyywp8FU+5eAcXfCHRyWdNWp7WNZHj3Zl9sprvbiEEFIrKnFgC7aP
fmEADFmY9fPNd/r5oRvJ+BqkFeQ/ANwymHeHMKZ/euQxzVdS2WQafSqOtin9H+lfmcrfp5VxX/Zx
YDDlzuVQcgft5bWdZda0Bh2KMtLrFU9FC7b9gsR8C9B7sSoM/TBfe0TD3mj10SxiFiesdeHbi3ke
wnCe55hI0r6CGqh+B/xKfoBVpGELdqIXIahaXVFFGlrlBxdeRiZzF47/IxEuE7Vi7mw45CuJSd7r
xJd78a8ZKJlaXDEKwn7VG4YB2aSC97INxOlcIltbf4lOQtskM8yPeQO6sIOlhsrqxr5bS/N9vjcJ
+guWkm3uu5/KxmlSt8FsVOPuEqp6mMSrpleh1yiE1D+jO8/lgPz83iZ8z3L57DP4I+5qAKUbdKCq
49rE+edu10z6keSVXNuBnIIaxrgkGYYU8TE2csjcsK/h62MywI+yW2apHpqBXFnM5eSx5idKZk8w
5+0keXPRkCg2ppjUOofN+KVcwVfBwIsxRSwVtNIFjg+ETV/dJdZ3iK2yfQywC1Pvpj/fl3+ejXQF
yRrsECsASLRlYHhAgnOYjoR/p4XUBNIcEJ4cDMfL5L96WfQDtK/x6bDXBbc/ZvX0EDP8MpuNIJ7d
ylY87Xjlzhvlv5I5jq281q4RF9WP4+sUMwzVoh6ZLnQxAT387gqpeSeXQGjAiWOoi/ldDF89Kc5M
Tdjmz7V+7neODCRMX6dfOi0ExDOkErMh4U4bjCjOlRRzSdI8kND8xtfOrlv2708JCqUFiYAES5iQ
buVpctdrOCcvTsWGcckg18vmjPCad7WJfgHr7IqV5OKAhsvMCORLPBQgTkKGxKsQ5cFzOK/o3tAn
a6kyJnbmn4KAEZSV3vmNKPH8AuAHgxV1dkkrjJfG+9Pkj435qQcBXdpxd2q5tLxxYlSey1ZwhY/x
9eKGU2X9jU7N+E+qPPcclijc1M7AVxlLv9J5BRs5ZIIQM1oMB7602WWmPUD0bhzVMmvtr4kMkNGy
wj1QAAY8DRJHqgXJgviMcjUOrw9GgL9b1ybxEd9GsJIwjpETllPcvUqLqD/g96Lb4DNmHZY82N4G
A3H++HXck0WsmT5k34Ym+8vZklYILZsZWC/ZKG9ItuF0lqYHIUi7hI8Px+/CBrpfvg067C3ZEwFI
GcUQVK+MXtvIfsiI0nes/wGAKtNwL5gm17lp14oBBgbc1wUz79DjLcDoBbwQDXYjLGyYWN3J8DHm
RDVzCOtcSTaFxEbO+XvKyih9GrCVg0k4V7eqYHIEtGo/ObqhYLmrmGkbK+X02O3fZ8mqwt5JKIWn
vwpuQdmftJgPSuIQ+EsOWi0WZpy9ctyMbZLTIv1pxCbJlvqQIXADXkFl3uO83mhwPsT//gDxZUVJ
z66LttHBQpcy6hnFMaiHnv238q2P8BPXZSlgkXYGAxIMdqf+Uf+rz94+kPm0tp2wGzQ6wDtEcaB0
o4oTRcR/Pwa5c/QMYAlaXhVb5vskau/pF/baJvOv2JWabhIaEczbzHv+TDvOjK/be2txX6WvOZkG
x1hC8ZsnGzDYo9/YB+VsKrt4PSszwUN7B+e2Lwdrc2x41J09JW8kYmJ+IEBa+DzuDcaf+zpWf9kZ
0YFZcjcc0YkdrvZZx5+DZs/Fqd9wTXxLDK7TPtc8OvMVVRWouWANa18VaqLEz9tgSUu+zBpFMjDq
k46lH2aabOYfvDcqTyCwl+syTt3Thwk0QhsgDB9QQJiGzSD6Sw8RdFVrxdROmHPojWZgVOJCCtSb
wey7Gx4wkQ53+16TLEelanpg68x7b0ODFSi3/DEuBS5/hISAS1LHNzg0PGHC8+/SBKwWuaYUIli9
EOIH+c7KTiefQPNrN3AHxBxJzDidCN8ykf+PofGP4YjZVCFBg43lU9ITg4W8GZpQb3ByIY8uzG/v
1PX5wCHjdcZHR0TN0ss0kKy5xFX2tZyZ1jBDRi8Tv4wfkqPkyHCnQrOIh+M1quM77hFQiBXHPzfy
lZfoZEIGtJGhqHOY7MM5VppJF1TFs8t5xwvsrWg3+ozNv0YeBUraHsp5pGJh7ZEj2y461OEC3C06
8EsvFxUbuVSytR6dL7g8GeC4hQx0t1jFcaHTnST82nUelZWWgZmmw4P3LBpfCYedRSB8fWvtmcdY
QmRH/34r7lhYu1J3YkkXJIPccSv1zGvfjgPYeAKdVoxG6XXpFLDJOfLMR0M/1rONLljJlor+Z1qq
TAm7IXe4nQXN92v7fmK+4FPoNO0fZ/nO8dBOyWBUAtDp2hs1LIxM2M035Ldh4U4Z0+wzpt6WUOly
U0sHFEK6HLpMZMhFLa0U6UZjpH+Hjs+T0ChxwMKZKVIaq2mtnHRDlhySMwGce4E0FUCAxZ+7qL8m
YTs4/shIWkBpvQKgMcEM1w54E3B5WMAgXC5hxc+bqGNFz/GJr2ceopggUuYy1ZInW3zYSNJbSUmT
YfmumpOc9tamnPvxzIlQqWtru0Va7RZJLLkV70GN01v8INA9Mx7qVM7JChNF22Bl+LQ3mTYErPCy
ncPiK2Yjsaqyw7BpCym6u6q5/nJBNaAjQeDHwdB1in9jD0eCO7Lc6jZ4ZmtYB8nLgmSS2aGZoKIN
Liz+1kftwqwaeZ+G6Fg5IR22tkJYT2+q0M2qwhSXXI1ttg32JoUXCHCrjckDl8iaY2GlGcnmBCMC
ePxJDNfg/lHYzwa4PExmlxCWbwrWHopPp+NpoIobtHeSB3rRc2V2Q+dGHg863ZLN1YPnoCEY5l0f
aNJiNS4P8OKq++tadstOzQywZwsgQyc6VI12HISmocnxBIKenBW+Elk5KNETnLo914FgTz4F/0ot
fpC14Cy2tpYJEJ/0LsTgnPC8PnECDtD2iAOPhJue3z4puWbAF7A6ZjwtXGl4XIKzk0VUKl7lMrdS
vsY8HST7bJbXdGfpUr+XI8ewamF3NO590oFcGcGXcEeNvE6xMCqM5tQ1diitkw7y0nrYB+SUzxxu
V3gG9aK7Awn7uli0wQOGXIjYliy8ZLvlGAQclq55Awse4kMYWjpzXfXOVjxFL5T4dSpmjRR+a3Dm
kRxlk5Lj+mPJ5nUyDwIMFyXjskFF3CkZc2ZUUzWtJed8QkwInO6bY9vz9IseuuSINwhe4YoCxh0c
lz8/gm/fjwCl2qbqXSkKxcpfIdWrh/doElb0yAG8qkMC7QNNMb4FQty7plvd6qfQOwS0U9KnBkGv
Ra/o5aiRh5ubEv1yfvMV+1duWFBu6alI8eFoUYhCENePlvj3SNbqk/SyLbIP9GFiiIyEAy+3p6P+
t3730dCfGcwE7Acuok8PswYtVHqCxNghGnhvuZmo/zEHQxig1zHN5R4cmWwwttMUJRd76MiJlSSD
rpOJtUEbkha6FnS2tXchjLCC/V5YPGI68Fgv03E21TkFin+jVrWR/ZelfyLTN6u7NFVbtH2QNXBv
mC25UT2kkUD6aQbXTU2k65+8h3JOJPdx89WGb6pEXYoNV5rYUCct1MMWdiI70aZrPjJbjUDw9UAU
vt5lQRiI/jPeEJmHxkfZfxevXyFg/sA0zYSvK6SuDp/Ex6uOk2lAiFjIZ/Bn/mzGIxv63nQvWJ6h
9T9bQ5DqiufSq14ZjMDq110pJiPH8Jczf+IlV1DywtPfexMd+7BqhIKX+Xgj9PWkkzYiWNsmMKrb
tEqrnrtqafKwvW8lPBS+Zr0z2mDy1AiShmLsIep1IUYN8oPw6BXcqd4Zgktn87rCYYECcAJ7jpEA
K0yooBL7z0ZQWD0llZVPeb+KaNO3EZrzKoGH/Gb7PcBGo3Fflj0T5c1iW00lXImBDHWO/wD+/z4T
Qv2s/bd+qMKdUL/KOQkb1WioJey7c+Xz90YBAHzL/do5wYuepkQOqLCLJLn6BETJ2CwnySiNczgr
9+V8cQG7exIlG+/GM9JGy4WH9V+AMTfHQ+UgHtE9xjnv1KhKsNswZJcZYGOxqSIx/C2ukmzxgr0P
Ov1Oc+SlVvMSRvx44XMIfT8c/g/olY3dOo6L1QDlDivHkrXENovR7eE84r6goAGXbu6/Xid6l/Nh
5xkZ/BsIy+wNwltrfqW9BTWmdk59D42dvEHSFvnE52gjsoa9SFwUJMoZ84NXRAm5zdaxy+nrQrlC
XWFeA/PXPEufSCoG9z5hqVyHjdDI3YxWHHwkcHzBOyRS5OLLVQIdhqxvfSyFijVPyK6cmtkAwFFZ
Ae6KW4eqwZpbM7VCbQ2EM/1PuuxqnUeuqg0EPu47JXSG5o41FIdpSRHnMD3904QzfUbRWgb/g/sk
cbJnzYNgwUJObOPlUz+MYQUYvEkvwS4DgfqY2FFEG4lV1O8LLqF3MHNGOc9zWk6bnu7pNtyoSNAm
i2opC9BWhCjG3zYQ1WSQvwDvzktTvCDg/N0JQ6+B3P254CG3FlhaWZXyeeZpH2MTZf9tl6KUD3ej
Gdhr8QF2aSk/GRnXJnXMRD7rXMSrB3VMBAXk9EbfZU1IoBc0jXqbnzO6EJM6Iul7ZkGT0ovRKVta
vqXK+RWKBvod5Wy4I0TRHxWqsiTpfT9iwwRPwygLVJZjPNXRFAMgMspIFVV/j/qhXSVQBzn4b0c5
GBUb1kjGRPmw8EpUHdwQqde540reW9IofZzeuZ80agSj1VO/YZXc8jV+wE2QF4m4mwg57Nsvh/Xl
tMKa5peFy21bSMbavnI4dadDfLjSb2fPXD/RdAPr3mSaK8qkn6vNAFUiW6F9U46h5TNO0FUBCApo
Voq0RsXQbw3ABgA8ejW7RV5h0H98MlTKYeNmWLCW4r5B3K7ruKu8LCCy60VMNTVoxfvZ36Mmnyr5
nONKtbTnDdJUJDf29HSuREMxJunXRf4r4dxYz/Fj08bBeuAR7oTITJpp5ngE0wbftkhALEMPnNYX
9A9XSQ6I/LW7Sii9DIqQ5T/l+I34P24/Tia7BW1kbJVSHvKoqBWUDZauv2qL4dc7J37Bgdj4CfHn
1WKQPip7ZOCGP6eSpPflIJTfBqAJDUxwYclTHnqv6YIhvdlWYQ/r0oUi1SmI2CTUXTUHrquy+6Ho
Fxn1QLMe9bSj6O5G6alXPH+2qjTBDICpBwUMQiYvqfBg9HMjNzC2gdoJGbdWlMQ+abog2whUpCu5
y6Wom4h0PSfQuyQNFIqyuonxBC0CUX3xcLr3gDTR6HR+l0AVVdVpL8xN9tnRebQ8WOVTiK8A1J3/
mtMGkhO6TdmA9dnSvQ+Bsvu8ifLyJDk8GaJlC1IBfgRem5Um5K9U/Px+Kd8LXg8lHOj6M2+oFI6D
TZIffkmGRaWX08rd5zgLeobnlyO4zGywHaYgYkoBr9L+z3S+315Meeo9joFBpNUfwEkgm3el35wO
h/M1SmEpM+H9KP6jc8a8+A2n9pi3qPC2+mXJp0SbD4w7gyO3oDI0P8HXGkjxPB6yu9nXifOWbp8O
ap4KU/rsbVE8Q73JCxuLx2P04hdOMUIjFFAhtlp/n5rNIpov77dQI3D4wzGb1kwVNDx9y2y8YFxS
T2u8s1WNsICsz0bJRH/V2laRYbP3inZoUru04Rt3TtjlH5pD4V682rEbfxV7LtNxhUe9v7AJMZTh
HNyTMyxUQO/eV3wzT8IGvxQMDvdcoGuGVMpix65jcAMluFIFtnL/w2fuRLl/z06txIr9Aj9OAMA3
g4go8VqJ1QrrL1JQLgM8XB1YF3USk91EaNaVplmvDlOUeamW/QVJClEBTlTPi8vGWKsPdkEn9wEz
ixWwx4zAYkdJkDJQ+8z33GpqLZfaJlzUUin67kdkCs1VzYkf8dUxBCMDh58NmAzPlS25Wp6TWPhW
zzGv0KkGiTtGtVow8l0d4fA48UN/JVbYFvSvE11V54UE+fsff6NYu7HrjzE6ALfQzHaMENx2Dji5
IF++OpuHkSCVahsTEOIVhu0irXxAOtLwXSjYNxNR+MVB8VG2EjP8Asep8tbABZRTs9oSJjhIuxnA
Q0JuIjy0cj+rKQsWXifIB2WnbPJriE5VUqqrQVtCJVRJzQB+9k6O2Dz37tmR29UJdLEuHR9BQRjq
LqNdtPZrFf0/x9UDR5qtuzol+bDQoOLmLwG4NdHWW/WQVph+075NcHqZimghBlgQIjzDu/td+1Zd
9ZVhS7jGEfzxqB8Q3pcSHF7XzKKt+Wb1uMQs+CyqAKbT/JIF1jHPaXKwyuSa8xwre/mIkD/a7ap3
PS0Y6OknGzqiockdLuHijXtTuL7MQp6saq5uQG2xG27ZFOYXTEEN0730RcV4wXbx/CQLevYOAGBi
YenDTdkrSgeGC6ud5W152pIGu4to2vATmgJr8kU2RdmaeVF0bxZvEC9iomLJ1xyj4Lvfo2rfMwIw
bk/SibT/LgTYPSmu/l1g80EYaFAvvojRTxfRE3jcF8XDASQCUrZNFAutL6APbdxbreqIPTtUW94h
pVpjGZa6sHXiy+7sz7OX4HKn+dyg6G25OOq1GfeGGFAF48OIGBU0E2g6LHdbpK5lIoKRQH+jRSyw
2Qg9MO1dBh5a+oexv/QBxHmaDRy3kpQpztr4MXyvAqaEcFmGsWO+r2fC4zYOSz5iACjxtr4nSSlD
+p2BmfFlBvIIW5MLSTBj6Q8/YfPMl399e2q7BFGkgI9P5dP9YHdpwfvRQqtOZvQeVGR+tUVY3/6x
3hHLgRDzkhKtmSNXhRML3HfV5tePwnykkdalX5HQ/oXZzUNWuVreFlJ5wdKrPYsr1aTX22dQDf6P
yAIbEA4CPTP8z6CIxOtz1CuTrywOadb3zd4nGdxC4/oH/0nrdzHy2CxLAZGxtygSHD9Ri1yMEt48
z4RsIGdtoBuGClORgrmuYqK8NtBhYsA/B0EqMGpdNE6JvXmLgoVT1p7jFwZmk+Jn66hS1hgoBVFP
5mPydjN3eM8dSMFZPfLVU3A7ZlLB2KyMyc4W6ryczAdHugMmj4EafiwWJlYEhywnBWfcNdG59KUU
LPY4uEmRBNAnTwoffcEVfPBNHJtSa+XgjC6MbUMezpusK1haNnYzm9trJcHz819TmJdolzvBWIYY
csX8zCr3czb6HRPZps7fsMZMUsKeuy+ASHdTT1jRdo5CLQCIs6g52eovJh82SHZlS9V+KrF1X34+
TmlYl36mvm+63ObvbGECv1TNrlJC71a89Allr3HG+TJO4gPe7tu1P6gp787qz2WIyVmvUIp9tWSr
aSCq6vNJvsf7el+OFo5N2UhdxUcMFZlWrpCIVT1f3ddbauK1Jc0Zd0pwLpURwntKRaHSTsKYjzgH
jX7d0ElYzdjIkApb6yU74wv9AHU+0Bt8GcBsmfufeALu2rD5rrKw6k+Po26uDpUDWxU7lMv8FeD4
5F7t4b+hLsFpu5buN4XSQDXUCao4QvAsBZ4jl02oYUTjxNAK1r7r7g1zPsq1ge7I50YqB4vmRwMI
rjQjaNgw9SXwV8pIe8FuKn++U8vvOs0Lw4Kg8vkZ0rYl+hJQZZimwDKcULby7iH22Z+DVnZrv7LB
+aXzx4Ftlj4//ddsjY+AirE7a4jENXHBrN37blOnNlsAZPTGNmPF0+P/1stbtgKADVyoD0OrQyQo
v42pabKzA1J/VsudNqVuK9Qks/5hpEJNUJMcmirF/XmaRtTRDsYBErdfbFBmpsAwcYfLSTFk/FWx
TB6IqQkcrhoOBRe18oTqjONzjcTS6g35vTiQJReNgzP2EoOrXy8iuoCvKOYxz7o7e5VvpQcMHiQJ
PLaOFuMS63bzn4uxmDYAaupx4WBxosJCcgFc3Qrf2Nxi8K4tvtzGO07x9f885Tt2LcIxfkPlJaaU
M9dQj90LSrpukcPdjpehz+/fibaCZM+DrQpTiMW4eW4iPNmgelurIzPRAZJOSfXoVxcdz59/gX5q
s4QTvWZ/oyJV0/gu40RSuA9McMAjGLFyPIdQl9BEaZfyvwHuyP9Sn3Kxd75sOjMPhJW2olAmSF1e
RtlFdbUoYb6mCktKIGK8UTg2WDzjbYBb6rynJvClOPIjvoJMcnD7ioVHKVQaa3ZBsVB9SLGtHTiA
WedPIKvlse28VE45BNLojDBNac1xf1cFctC1B/5yNDNY1tbI8cw47dVPS0mKvc8uGCz7Nxx2vQ8W
U80xp+GeMxAEf3nZUFX9sP0yGqpZmjZ94KnsOOhIyuXw6F9wEop5u79EPaMppD9djmRxpSS/Lkwt
5NerGWVpqUq9QwxHeRbM5g0Er6RGjvYY1FBA5CI4eE+rs3Sm76uxjqDjL7daKFS4cOnsPNM6khpq
/Hxe3NNbF9nzKGcn1V+O9pLpO7lkoK4c2V5eIZPi+F7KdZPFriVPzm1wNytK3wPgKKjJmKxw7Ax0
B2klHSpiAS2WsRKODUqAoLIrztFotCC6ljq5xu+nIpWWRXmRtOyz/UPN/KRQCWDnzmAQIBZXtOr8
LVPKQiwbOaGbWw7+zYszktkj3WeAeM9LsWw1hdnYmfCYgKnkBYwX5tNNY0i0RIl8m7d6Qv9KIi1x
SNsBy9knwOXYeDWoggvRNO+mKKp40jFHAq1BGNKXcgLCiQwQe+PumfPFIEGRY+7b9TBMBrM+o9mh
6wlFzB11xLn8pN8WjT8d7XskKIOeIpT2/IfdmCFkcICAB3HEkPXEEzi3LR9hHlCbSsVMpo/P9GGt
AYFTq+dMVvCnlr4YGXNtAaSYb//UZ4uUsWyaEsacjIAQJOjgVuepvz3/1sqhrceSlF2YO/YjVKBU
FWwIYPOaDlyUZ+qo7LK3zUoHEk42TM4kMWj2E0Exz8+ZUXBINskZFIE4EcUgzL6ZHs/+LK69PkJr
t+itVzDO8F6OBEmM09gYGrJNyOot7JG6AQuPMMY5fsgLcDo34J/SnvrKWa1Q/CucWXvgCd65tlqu
jgkwEKipYqDOX5L1JBr8FanXQAaIRxakf1s5G98hAWjGubULH7ogrTdxWXIrIsUgslpqYarvSmau
YdarbXcrhJWKXKdYtFZ064YzVLsn0NRuNsviNpnUjX/sq3s5STe9Zqg09/+CuuIguzo0uSQvNBwb
0HeDsFyEBPOJGydUqU27O67uqZacTTAdmK9tYjc2Rh+ipDNCkDL5O0YfN24pCr/4wWBNHHT8E5s9
M6H7UQIvRDfNbwrc/ZXxI2uTfCRYBCqXllq+TdrSCUeGCnabJ2pXxQU/8GnneE7Y0ioUi4FWVRTV
a6wvkdK4LxttyL5AHG/oPBGaSYD2R1zX04LjJT7TYbpPoBcsY/jUih80S40EKarpqNKujGkwqQq4
cpW0RAPtHs5fSd+PApOZWQKiOiSlT7sIqlv068uunlLz/ThlYtj6FMiFhEiAdySMPnPKvvb1hZCK
eHnJSSJUuAZtpkSSnsdIXW/Bm17/ULK5avvnQBOFvgLVoYpLmD6SwlLsgh0XFhmEgPtOOQvy8RxW
1OUtfvyVGPAA8qMz40QC0JqJUX2jsRfGgyTaOHm3297r67JA4P7hy5Z13NSDrX+cuezS0Bv64ZOd
+2R48ZhaXUbS59WZHkcbTVVb1ke143gOBbHhJ9zJETm07/YH6aF/idoYpfoDFe+SbqiaT6mrrE79
SSA2lxfngWS9YOin1YJX5tp1ChbLzOfQEijelD2z/nl53fdPOo/q+9Zbwe7wpmg3x9I7Tn0flMu1
acVEIbJcxN4+3VvfBvj54P3+VMFyF9IDSTzaZMKWS5Hpaf1WkRxtAWsF9zdxUHQS7PUnXDNkYeBn
7ejAn+Me90ddzW9zv9WZ+as+RPFalT7Gc1PWJFAqDrZNAEKo9agz1n+TmwH7oA2J1bxmf+AsJp5b
WrwwVOHujdYLcbqm9zg6m84mRFd1DxDLOl+CdXK1f2AY7od7eiSKCrvodAgGnQ1fKxK2ckvEwsjk
QGuuuoFfLkAiJet94mBicGy+t+PZN/kaBtTCRdBj8IV4LTbocIyF8fl5RBmKyrRl4kz/It6S7JKH
J8D4oiEcL+UPCJcIJXNcK2njKu1CG8q7QGxYJiHzw6Tzi2P5HjEKJN2uthMgWvWOYJrvF4Sx2xP7
u9o3vR8sEeu4NaFWYMQq+6+g3Z15Jb9utdcUoukGXIJOpmdaCvysSJ+W8j4EnFgx0sRSmS3bHb10
UCcFMq4Gq52/GphshuR+3nozO38t5jh6lUL1Hry+axJ9ZO+OkgXrWc70r55HVuvXOL3mPQdZqYOL
qkFsatqMDO++hLbFdPGSUg/1nUJ+b9AgHBp8LpvCPKUFPnehaG8Iy8wESI/Ef4Kf7EVx1mhxdwE0
r5KY6DYXHed6T9lkLTxqcy1GN8HhPwUbm6LN+vavXUvJVxsdFOWnM/7fT/8W9qsGz3lWhGr7JZiB
qaugEbCqgvdp2dreOOVZ9lWcCc8DATMi+jR6nrIstTj98PaVhminXsFBY3bPvvroYbpHzbg+ssSH
pzuw2aQWn+6nLHBbbaSJp9Q7QvMLhQRnxriENwpAQkXbSO7xe67t18v3MOWU/U5k8Rb3MabZYUz8
a32BrLoZLB4cpS1fqWejTVcBU6qhyXFd/OgZfmOBpM3ILUXZ2/U/ktOIQVBlM5jx2YAI+cDV1AyH
J6oTqPMEdSm1dDPgT90UB/xpwNsFzKecgVD17Dp2SJS9pPePT7OeesE/ZdQkkg/Nmvr/vz2+8QcB
a1G1M9yiDylPDowwNm7zhOlnGv1Pi/szf4c1uAa2Z3Gr+Mq+weJt4/lIcjzaGGoE4geUPYJ6NKck
OequieLpujzuG5Jx6UPve5h2A6O1PJDUwoOIDNzB2zEBV2bx0rCDuXa74QtulqdguHZlhpdYNVvE
o0NSCnDs21goJ7LTloIvECz36JhUz0mpWoQRJbFyImGrCn080AWW/lsyMedbTQjw9yP94Tl77zRZ
orDCURtEPBo/crSG8npyGWeijgi6AzImjUqdtXv/OKVSlN0JWffiu6pnY09/AW4t6rAWHsGCoZmf
ppwX0+jMMs0IZMDUtRtFfLmcNMzSCCyLYEOFH58Ax7GLV3RBSdXkn3iCGqwfRWZw9SJtC7nfZlhm
wtQGvMxRk+2uIKccawu2sYA+Fpi9pNopFu2XA4lVPwtvpXhLxlUelYCt4xy8mgKISMKIVzx6s0QX
4maEgVePHxFCUqbEmmtecE2SGUHDTXnEnmgzAi3Qt0GMNH/kAeEKnMmjuKNKSJ4DvJQjEVGOa9wm
/COtVgGFBWCHSIOfNbzJ/Q1Zag7El9IEPgG37E+Qu8iJ8KhcIhG0d13od7EEMMgQC3mBUxyFOFsR
B36upEABRJ13Y760cT30XKLZ+mcY7FcNm71tJziyH4zQ6hrkWtlICn/2pQg6RwSsEh4n6F03YsFV
o7qydq2//h0SbrIhTNY7Zpzjq33hNMQ5jKvvEfEDos63sCl5x6phwruypxYIaBbtuW1sLph3gUMq
s6PO8tZ37TGE+CHSpmdB0qrDnWQ4hwC1hvEDMTokDGuew489XzpuWK7gQ4Ts15I+oeDF+RqXsBTw
mkrWB6H4SLTYIYB89hasKrHez9sctj2vXStnMx+WUWdftNhKmfCD22wfwCxbLjxIJOYZpNZocJ+o
aAFxNLGMt4dwTqdHKrAH5mJTX782ssrtL9AOcAGiQ5WD/LJXOIdoXKumQ/GF+1J5tHEwzUNP+XOh
JdqEtAZDHcEAbztEcx3Mrk+7ALKLTTjwl8cphDx5BJZuiVRVXRIdHT1JqHt1TF7cqrEAXRwqoIbQ
kH5ppipQuJBrNknVlGwVHVbyeVtuElOKWZXlUOYXM2NbslzJl3SB3JG05n2PXAC8F4lew/wsmjYS
Ew+gtLvrLoc0nQMeIrqBcN2DAu3MJEr1Lx2QSIShqPGwm/TVfaW00hYoZQjH4aCHQOuXZbckSo7b
LTHWffdqBD6TobsMMrcJLPHAHiJ69/o+mV/mwLZGL1SVIfqQkb4i0AhgB/oi1SuANeK4pb6VOGHk
UlCTF7IhIR5+/nlfif3QiPk6abJAtxI+nUUxyQitY066vxCu1NlzoVUxoQl19417MYowyWX0hDqG
aygTHy4/Opmew5aa7ZPsyKQfGvx/j1Q/jYj2QVxQ/SuMww+izHBscvx7f4jmqmyshMPefrdL4btc
jD/xtd1b3Irhsy979nhXZrADB9ajC7klILhKXMt5AyerwWo428qPuMoOTlqld/GJJ96SxiH24mFe
iJwQplaKn+00FSmFqiQvSABYIr6X7xL20WEXJ1uboRvoPsz9gDBYKya6KyXSG2mTJJJKxteOi8ff
g5ebtk3RK9i5WHdf6sOJf68tBFk1x1wd692KZVVzCt4Sm4sqWBPaVnfQ7Sy6lmgmt0TFw3l0+Tqt
GdaPG7PDsgkP9doGaHxGytBjjNMq38hHcwnrlFmscXeRvr7sWkW6P/h8rLi2+bTZcUAq+TzzKiCD
HFMt/wVutosEU+rQd5S6MYiYCNboWcMpR1LeceLa+NJklcILOuolA8YyyNIMCSktWeBdnBfDbFuz
SHgU4VEMbKrEq6thi6DE5wWsaWxIzL5BYHeCOvjFyyrP0jzLQQF2vLBgysY1CWJgnycqkdcZ4YcC
7wIf7hmoj+ZZu99an4Kq1eVmhmJ961l/CGh3f3f9/cJ1YwYdcVFb6SKhhb7xGDFrCbM/6MSyPkVS
5C0ABrGDAMARAI1klJJv7JdZ81d+DC8LrB7dlIjSCnpMdQ/arJmJQv6IDL/CDU1+qAQtrsExNk4A
UeycBoQIKYJGHfa8arm3MSd4wRElkynkpgZp5eGbhVC8bYQhJfxxZ6wUkR9JzcNwsS2uwqCZSDcy
sLgeHthD/2qh1gqb6fx3axWMYqzjq5dJQ7wLv4WrupO43xUGVAcfKtEia/ljVTAhGha9jwqDNDUg
c7I9Otzsf5jJ4plk6CW1NM2bAzgqK3J64hBkeXszh055WmIyh3wDtGIq4wDpQc0gS/SUFN8MwMBj
VTHzQxToxs54hIEkSOI39UYEgsnhyaeOEMqoJRdJn3hEiu7fqYX+6RbeBd4okfqVQqqS9QSffo1D
8y+x1HFiOSDAZiEafeIhPL9Ahuc/EGvK1difM3JSkoh8eKSaEx0xTazLiBbP4RzuyGmAzdo1KwY9
lFUsPtZI755wEx+c5SH490iCtYDnbQs2ebf9vdVNUvKnR3lhdB74kqoG0lP2EKWnLlE8vZC1UQMQ
zayjoADVIKlDUwRmZReNkCT+1fgttttz2FdH2zsYJjm+DQILwM//VpeA3rMXkXcMy4gPncnZxMTn
5kETUti8qsk53RxzAw870HOsd9LUNwUmtnuYVtYL5RRv2pZuuRiFVn66MTN79umC8GsdKj+uEQtu
ydaQ4KiffPE0l2W1rL290tB/He7GIouLWuJKgN/ul8tG/zAWqayKT14+3OCa1kJlGXUyul4O+RUE
+4OBGiRiinvF4aH/jWCfeosPK8HgIrfE6ZXYJou+dWM1MqodcTaoc1V7LDxpslV2PoTlHsaJ/6qk
0t+aTRlUjGHZr4MtlTXXwWMlY0Sg/qNMaRdS+lvdXY7eZbKdi8kzePY4RF3BekwjbxR6Vc8val5l
n4nAuMHY5eimimgrpWdTok0m/zO8IlcZH8dHkuTR4c9CmsyvivFlz6OUsPrU6Bfb+y6q9ujCPdg3
tUblo8RFZRYL3Qstk6c4iUAjXMrw+l1o+EgAYRhfMwpK2iqWm6ifqg1tkGHHcyXR8HJ/OhfrYONp
xUhp8Rb3LKu2jkyXDPnCV/IpHzl79N9t2FvFFPQNdot0L0MzMY41X2sJjhod0iNWzsajCzhkRUa9
YOqV0g7acXxmfDNX/1PMaxOys1/2Vj3ZavaQtqLIlnH1EEBEt+d2g/xvJ9MLGiTwoxKJAhikvgXr
k8/Jf3thNJlLZjWQYkw9HzEah36UUUh7zGbIXi4DPKbD4pOVtwKl3MKyqI95VCrIPSgp+nLR4uZh
E2nK465/zmK1jUrdUBihWsbbMunPOkZc5MdTc5JaZN6zZbv3SO42RWwroDIYbSxkwaubqjptWj+d
jYzx7o5tcMiDcRgc2b/XMWiHkULNXd24MtV2Lg5DFfweOEaYzOKCojnSU9lt2i0tyy4AT9WoFiPs
bLncKPdR6dd/DFudU6tIihEyK1wpMO8BLxlStidkcPQJPx6JFEa7RbceVm/mtOO2lVo75nKWVed6
bLIyAreRpx66vxu3VF4+TaMwILlFipD2MP5TeCyQHHSYN0sBjO3IOYzD85io8noU9+uIQd9FlrVY
jLKjKTVpu+1znTtWqFPOCEfBZjKlHmJq3Q9qLCd49f1sF95fmzCJ30Jh+nopL7Bl0PslhH0CprHK
xoOyDuMf6Kk/quT3vL8M/QGiolQkkawsDO34tBRFGzBaFOdWQveds4s0bW/42EQY+noRIr1zWPe5
IWNalAXBqGC/5jy9erG6ovq1zjhTlLepFq2tKurJzQZI9a+B+PvE37/eTeMmsRfgeJLex5y5Mwts
1Q2OVQ4Hgk6PvyggXxQuw9X1w1spTqGv5lVOvtWsYWdqp/MP1kquaRKa4dzD6QN6UTAMvjpi6w8F
Kcv1AIcFP7CGlNSl3mZXwibeD2L7M5L7lF1uJ6iqTbzFxGzjrUjf9pagc9/NJV5SGie3JS/EjvkH
PChstgX+FTN/LLYM/7OGMVmkcOBmHwtjI1h3DhXV6ZPs+tQpPzhf4DfQAw8Ojp2LWDDJZR52Ks2H
CJKjwwZtSejhBpdog8Jl7u4X9BoZp0u6T7UhtrH6Ose4+/RUhmiltjWVd3vvFvb+y86Bn5LiXIOl
FzhfpHx6lOy683eYKIq3XHKtVar0JEty3nhdXLoH2qTG4/H4xirEFpMTBwyOXypD7nfb6irNgjaX
ljue7H3L3DFwBHoPTw9v3QF2LWeyb742C5SmzHgJTbbI6J6ZYwtGHYueMIXgvTJou9N65RUQQI/F
l0JyXpy5AKnSaxAmqSxgVXTUliawU7m6viXbLCEaraK5b+zKBKD9hcqRh7e1IpYVJnXdGhRhi+KC
OZWS6WEh/PX5aNqdzldJmIFqDz2/OnZKNQ8SlWaeVP9gdTG6iVrjhpbdkvCnXIJ6/AvuCX0j9NWm
EIoRzfvSlM9Padnhjk3ZTObhVlviMGl5Sh6fYZLzO3MNld8K641McRMV7rpR91LhWFqUYTw92lPB
j58eti81a4DpLeMMvRvyPeYzbrzQensDXgwBWJDoc7EgjBp6ODGU+iv4RbDBmaPtZT5tIU28SRFu
TJBN3PlzRQQ/vQ7CevaApJ6Wc6trWC13rz83pYEppjeSGfk3Ldra+bwuRbA/Zv0DAhw3/eNnu87i
QW71lOLLEHtedI97yDryOInRR9/HgFxC03vAFbQ25nG9SBPIMm9lq3bppOHu29YuwTsdwRvUtSt4
er4H3++8KJzTIElrQRcq9NKoyDvSr/uHyh1B9h9vu5s7GpbaGrPBi9hbgqI1HsdqILAs9eIGiZ7f
dXiGfkAE9N1B8BqCe8jPXiRf+ucu0o5qLyslYNXIpvYiRa7MoSbUgA/cTJg2WCRv+0cZ9xNKEB/k
pjhDmEMAxbL2+50MdNcoBwCUlZ0SYlpbuFksqTQ2Ovycjb0aKq0iDuG2bBL/MncmhcOio5ozlibg
HmpM/f7Z3oDaFfXD7yecfyHCCdNxU3aZL9Rn4c9bw+PruRJqPV4RELG2uqxJ9cembey4AaAOosa0
HR3uUF3aG7Rf0kaFqEZGJuK/2+4Q4PKuuAYIfapEcbwWCCH8yeNa/F6rk9BIm/XacAXLX1fN77NC
vvL3MGWplfxsz1jk1gxK1rrq+8IrznfHNAUCJSEghxqulmKl27jFZZXjbEo46iwhs1Tf8+iMKogq
LqsmQwiXTjfpvhLakDNuy/IEz1FcCneXLXxS0hb76sZK703G8Sv9puZF5J/acGJNirfUamE4DImq
rS6RYbMdwxgYWTsaSkHBUu7JZqF5rC/oH+IvclcV5N0BLvPokGUKE2D/s/nfxi++PMdGA0tL2sB7
qDF028S/aw0be54GW4graAlIY1psnwmR9OFpHBFMgtWZ9dGnWeGmGiMC/sexkzK0M6vqjCylfhRh
BYznRr8xrSc/ij5VVns4O27WGHs9/L+TMTlYRWK2kDEO2Np6t+HfVa68jmjlf1JrdS0mpeufbjm2
vdeMhlsbE4GVpEKx6wP70RlAsb/Rt9NlQZyj4SUIcAKN4WWM2nFtwSRMHA4IlNSqE3BWTr6xg3Ns
j9wkhIQdBU7xDEq92+b++12+d78vmArum7Yvf0H5fnFVshEDT/qhxVernyb8bPTgAq2HtJstjjGY
pmNI04lkti7fdD/LIox7RG+VDPTfe0kP2YhwJzo8jtd+7AcploVkXAWkGs3aoTYRMheZ6kv8uDOO
KtQfqVgfiyhTfhjXaMRgal6sreIS0nlG/isspY8O8QNYC+s0ZQyEY9GT3xnXQi4uZ7pQ5RQm/C7c
C0RdTTQ5e58FOk2ykpzi6Rhe/0Cr4mvZvsiwt0kpmW2et6Cf3ktQ6ruXxEPA9d6C83vCf4o6cc6S
D9Ui80E+hLn7r46oPv2ZMiw76xpBjWnqEPUKWjVfVTtEOa/4LqxXj7XvclYc3kJ8JZdrwZZJtkK1
EhsmREanKtP7NWb4+AEMbXRq6wgjf3GyBQZ1OxdtXO479GzpAOzwfioxay3v1kHzZjWPbIMYsFZN
+33FCQeyjXOnfhWCk3FS4XBsGtCJRCxZqUi6OgcIz59wUtoexPg+LMVgWDAzzGPx1bG4B7BzzvnX
rBwEpTZWGb37J19jukwxjA8Vg8XobiSItZQAhh4PgGo9P9tkpBwtyQECR6hwILD/I3n9R2wvBHQA
VJXkIlDW4gUMcsR8A3N51LcTLqFwA3WOv35yaN8MDBPlIfeQntRqUVpvri8t4JHZi6lKB3RwFOB0
cAtfKY3hTt7UStizONYM6LDrQLgnvEGPgweFU7XWwx4bkX14t+n8bq/owEm8sEQ8tCCrwUz4SVIC
mM58JGLx38Q2O49K1o2EqIuwxIWkMFSx99cFfHZCSlNtU55fIuXKceJ9S4ax/YOAnW36OybjHgWn
HWWs0DgOOVo0ztxpBYC9kg6npNnNez6j/53bA6X6PfLAcMPXPFKsdtLdVELXOjs576393tJgphve
XpWu3LNN6lu0NJhRpri6AjeSy1jf0KfjjbUA+afJTD2esrNHVPsOYPMzDZ8bDf7cuFpZi+kqQedv
y5PtnlkDMF1diknP3z5bxq76lpx9ebTiYTogq2ayIH9fUGc+6hV4KRvI2hl2NW5LdfW28FdbadGN
vfrIOE3LiNXCX794gWLzTkstZcjwXyYMUwEu0PifSTsLJbWtCYrKR9fwbad5kx2pmhrlQ0nYiP0p
1CfrQz2PY4lDokDl1QxIlLiyPlSVRvI/YxdUgEgnVKy3ZWLpLKzI2b+W9g+MVAbAoFI8FxKMqYAz
aORPPOcM8ir5P3kr2q4ob9kEi0hA4MkFnL2DP4Z+haBs33Bg9bNy2SHGx0pTL7F+eZoAfFhM8XnU
qFKvz4CXFLVE4CRbNfNLXP83bdaOwV2AZqrIzZoLo1re5Zrff4OKhFhWaG6SGPm2m/suvljL/oZ9
Az7D70af5qh+3rwlUlQNrLS/zsr5QA0EAGQTJiqfO94AencCXAWSiHZcWdmisC/1VO2B8UytRtM5
CEdiBYlXphxJAJ+i/lumlg+trfXaB2ntX4QHRQpilXtkMtbZ8CqO3IXyF25RBdUI1YfJ2OqSL+In
Phn9yrIBkPTQQp3bpLgG1ryNbk/Z4BxU3qn2MvrQay5RUyY43pne8lw5T4cXtagDcZU+65Vz5Znz
hffJe7BIsC6iQC9jz4heCAhWxHWvoTNidsjgrxuhhQccxCtIHKezjZocjS5dB4hYQ+U4i3NCk35C
aKTvvN40xEFgkPJvlVMdTbVQZIVjiQV6WqoTFYb0n30GLvsR+vJQtVh2OXOanHPc7OJR4IKskwkl
MPy2njjlYpeEOJRl1H8eCI9NgUAO4ieUdy6aM9X05yFze/+nMrVuyFl00JuWLE3droE0C8C4JmWW
Lb8u3NGJ3nRQvSzUs1k1m3JcVw6DfRxhMnc1zJdnioLSaibWitndAiRDH7OUe3O+CMMVtO1AO+JL
NiEA2kazzTdnt9Yyy8JrJe2wRcRC6dfI9Gv9/qBR0+3dlNWdS6M5esP2GFiuBOIPboXqeAXpyEBq
xQusfNeQnH/nj3or3t3DwVYn1cZgIE8R8e93WajjASlTsOZ98iOXVqQ+x/HAyFneBnb79GKSH3h4
SpSNXLLg7hZk2gqcglBvIaSWnFiN8e1u4v0kfyMG0Ujc2uTvOMsjDBVCtGFR+WwuDT+eOPqXiVIL
3552zuo0NxzIHB7rLYheWS1taclLCwtObfE/4MJum7jb3WNvN6pf7VGSOixXl6Cq/Axd8tezOzlM
xz36AmhPMXJyOk72XX2pe+Vzkq/LnER2gtFme9H8jVDo6kxMdq5eE1RHRMRquETEUlREL9JAuFYr
F5gatKIUhMMjJiSomsBn/KE4BzORuE3auAN8Qxv2jN/yTpaHccEkec93lND51kIECP6/JZ/vF0F2
96vjBCljjGfe8tACcRvoZ4JaWANFja7K3D2vyDjZWO4I4zevnHcYyFVSyonGyMd63PoOdYI7nFfs
AI5D9qyKAen3OcY4rflSp77+6a5FqTaxXHmUhHiHPz+c6COq5MdzcLeDSyINJJ8WHPGfz65qPy0A
TaNPIfOL7UOvW2FKyHGBSbLMhsvXzK9O5Bipc0JiLL5v4WtcSngoQUkuyf/EHcqFHA17DUIoK36p
9wQt1FvGB9JUxDoeAlLVAZCn9VmxHIxzRnkLB2nJRHOBrnWkM+16la/7e7O9X/M5Vw7e2WsbZS/S
yVi7QqoGrqa8h0tBvbHqQLNJk++A9Lubl/b322CYdLmxgvt/JJfuzNkMIH5BY1GjlL2Bbc3Xs58/
AO7CDFehUas58nMP253wgEsdOjNT/IsFsYY+CWLSG3stAxTh3SpX9Qvg4QYLCmswUILLGAxBC6Iw
YG+scU+xq77t+hxs4CLgUSXgrzcmdA7j6lI67pxcr+1qg/EUB0QhpJIFAiQ2KIZqxQjRHMPx8J0r
SLuRHEe4LsKEFNiBo7I8KKWlKrR9miZ6k1HGU9bNUzIw2rUR8wVkGP5j4OTjyB0/rqz8aOLYVzf2
a7zXRGJwrqW9Fefi+AWnKAp51vvnKya//jy3ztFym+L6xNzPXBFYlot49wsErBMjIRD8t5yAJbVK
nRaMnpADAowVLFL1LzSPqdcxDrOZz684wCBjn/mwBtnC01Dg+nTkiamBooXDND50vMTSayEkWgaf
q+Bqt/3tzycf4+qm8ByNONu6ibqISz8Cdnjx7LJPN9j3Sk85tJ947k6Zvar9gdJvTjhFEQ6mKDhc
sJsl80NeR6J7X9p/Oo2MIcgMnZ1Nnuggpet3XKB5BX/t3/AsMwK7MIPofQIccoSvhNwSpPlLsB0k
Z68FZv+ydOm8dvjeKvYzuSp2gi2AvGnRBfOJhbrlHvUeQ4Xi948YsM/hpByEW3RUpplKNbBQ6ihf
HFUUt9BvqBZuin2hwrrqaWr1R7i4uCZ8tMG2r5K1ifJsDov7mW8ElJbEDv2YRMQ8LdLqnMNOhcUQ
PGHbgru459vgLSoN2Cw2wGzOtPuvDdYK42c2sr7IUh7bm9Mtf9OUySLOc7kJAfaNFsgErTAw8rbS
dJcYJrZ0UyskkliFCGwxO1BjgIJFt7PII8trO3ISKhksWFidnrGAky1+uVPBQ2FotA+SGOTvLIqb
HCZFw9+FaGHPbKd1ucMZRB1GgFi1SDL11Xu9ATfGhVS5RuBGpmjkuQL7vENDYg4Ry7JbrAg1TEk+
iFygTu+TCU+cORwI9N3O3uWVTo9NzdVC+7ceNBPK+bE1DfxKXV7vanq1V5tWNcmr3F7ywTOFnb6k
CfTLpAT9nstDXSKTtysyE8xJ2lOlqKDbYFOu9wH834JQmYbBsd6L0RyW1ZhGPjS0OSJR7xNnssIL
REvfRs0TiD9ExC1NkKKt/QYoVxJWnaDRK9vUJxN6lb/bcKSHxoCIOp9TqfjzO9o6FAWT20jBXbHR
DcW3tMt+/v7ADCFQA3boywfo08VyOi/v1bPMk//uxKM/l5Nh9OdwUI3XrQX4KlPv8K3FRv4RgtOu
N2aWE7dxoYN2/B2Km9ISOuwUKRkTKnpXrWxraSHDWjwq9Hc2NcmbOiUeXoIlfLteVrc2wTNZHiDk
O9NqfwAF4yn6oukZZ6oLSAvHQ0jkjCXWMnTxfnpCeymQz7HLh0NLy78Hmors1af6hgVTTp/l/UKF
xCxsnsAL2RMEB4CUfOptV/jvCxLstPQg5WgzFET6xAmzCtsTXJKOBKIZdsFKmi80/do1A7tsaE1U
EcPcQLvw3mKwS0Ss+MwvJjSb56iFQvmCfTNEEPmu/YZVhRof5vXLI390gfpdrH113bnyJOonTBgQ
wWkRL/hAkNUWgl9TaNLf5YExOEHM6oAJeh1vX7vhCn8c3h+hpmCVNfe3eLCMjSdNIT9QxU/DYpyJ
Qu86B24jRNAXHNy2rd0V3/bTNo+96KBgAxHsMbNzyXHNZTib3aisDIKF/R/eqom/uoyJnwlYUP5v
eAeQcXNXjGZZs2z3LmxEBLWuwflxbDf+5dNw6luG3nbnxj5fVzO36M0Z8P1D9CpAksx/g2T4hzvL
CH87QIf+xOuwK35AZcfYyKnnWG9E7N/VfJOzoyacGiA5SwprQPQNPX6AsvweHNI9VtWnvzuIT70r
Szb6PjCksFlcGmS0LtIcKgdT04Vp9gfSokwnQdwo1aT9KPAZLRLHD3hcIdc6CTsDaX2LOCVOafl1
1mntPKfXgBlX//pV12g36RZvKPwhhBPacrN75wVzgNUbWvbNJU8IT+mSgkpR2WyVQiK673Ifnbrg
ZXCpE5oqucFxNGbionhAnx/IpEZ2gL+R0T3KSLgZeSvf5AWKbjCvbf1n4SJX8pL05u1pcYq4Nrr0
McUHDEwp7dRxApsWzXyIL0C/GsIneSYCqr2AJlS203cg+M7Jogd9h8P8cN+ogkUpnhmCetOg16rv
62emJXfpinQ0ZykKsnVQxtJAyqv+h8t/OQJginX/eqtkB4nNWtDmRJXiXixGJwQN1TmLdZSnDflf
4HEZC8xUhg5SRS0IB3SBZc3uwwFyFfwMetOpmacm66O5Vm9gue6qxlbQO70FsLCdNuG4dzZGkt6b
1O3Ok5xyk8ubiczPiZ9W0UKc2X+ralnCfyUBgFR39/OX4MmRpUB8KsjtmVS8aaxhPS5uvwQGwc4S
DKDe//f3eHsdyFnI0nNW6+pZ2Kgc5vEXkFH2TdRigw6KIp6rNDZPWC1iKEk646oyPh7OCqcPqcMS
3BdjNXlDmYDvt6CXVXn8s+AOGMwpqeNn1ZHRMssqVyCMb4pbJuNRz+Z8iU19+Fxu6IGAEP+js8yH
tmAMrKgSyvnWY12vIOuT+CmGtsZzvXcyuH0ClvInjZel2BA+bV6imTDjMbGHfL/wk4cMrBErCh3d
ekmkxmwaikgDP+1OK97oKP9sKfw7F/hSDpjL+sNk8PTdF6Kvw4X2/HG4hnc78GEmypZPHZn5agMg
n13RBBq+tLrMKBq62sxecs+2nUVHpynBJBHTBQq0LuGE7nD9gjhiZlb9+I0ZyCqXkxHe5Z1qJbpN
V1pd2TIAnTf4D/iupZIFujbtrYCcn2FLOV90Vw/eMnsqIIXNYE+/7zXFYKGxG04sRbxyqMAuqzP6
jXO7E1b1eYMIf1AVcmtob7kHCJjkuNUE6Yto0bJDo4tybmRE0gqHNfdtdwakwiK7pVGy+Kt577cp
2ya6lFO1eFji9bKH5angqHS5Hqg2oZxlafY/DtkN+tGCMrsDawSkdJ8YpSLPcvSkVGk3MiOKOtwI
nxp9Qst4+sfKXKL8+Gp/ThkQtNjWMc7Sk42tXFhrvHIvmWiq59c/OyaSZP/K9KB5sVnQpsX4+UA4
CrnhOYXKIF5Ows0YFagLgVfSpyx16Pemw1eNqmuE1DBFX9tbMRXqHmcVfRQqfcVKblw6pAJsuyyD
jX6XacKY2Ipce0fTfVXVu3XsT/vxYmObPBWI2fqIDCzN23OoRAHoy3AMmqXiHfahQ2/inPQoGXcI
ULUvqu6sw45LovsAGofpohOKWoiZ1vDNDHt75KEnnQIfXKMPzlGmeTs8CcHJ1RH/mJeDG6JDqatS
Y8sgyEzSRsUkFDzlLo3zIdee65nUWrtiWR5TuJ/bycQg0Oj+r2CObpSQ3zk2iLtI2UgIDJuGHAL/
gAsT8Z4Jl0huCmoykXaZRIaTjGnFyn4RYsp99xal+/ifuu7Ec/mLkbuGc4bp73PaWnaY723K4WKJ
TWtBV6kw0cchZBrX/HmdjXben3WCDYdWtjVYLFCjxug6lEf2/FyHB6I7NlAG4HV/f6toTDu4fAdP
SMIDHybLTR802BNd1STJOhN9MIvKF7mExiFxOPhAmp9HLBKutSWHydG68KugOi+sCbHo+QVTGVRM
MWZOT1W35+wwaBTJLtnpVBxG1ejwYUqom5ayF0AJQB5kwrGyxFQ/PlGYysI/BBqXlSk01a6E6hbZ
YyGJv6lWKsGQvXqs/4PrIEyI5hs8CP7fOwqPnTjg/2dxnNupwsPpu7CejhpxnadputHipsr+/n1m
ITmyCh33sI5aleShhyomq8pWvql0l8iMTXotEpfe13P+A1tq5WI1TAZkQxNaxxAEmlD11ISvRIxT
d+SHVKia0FloJRSUxFH0z+MMAbEXAjSZx4vSuUb6jKQxOigf5NpZAGwzyXau09bVlCs8++NUR0ht
kgeffemDiafTeyRR4VmWs0WuY94QxZz/UKfdM3CLgZoo7deHHnyQV+7EKDkGKIDSqg03oL7aClCK
MkxbnhPnp7hWhxc9jh7zk+NzNcCaM0E7dM4sAWpt0E1LknHRnVOpzsXWBZvTD2a2XMK6W3DkDlAs
qBHkWPm0rzTAby1nT1r5w1VBm7D4wde1ilvuWGiZgAboYe3O3wX5bJa6cuLuX+I17domCJMzZd/b
I/lyDJAQTtcI6r2I9J21vTCQ+QsBrGtrCvxJja4vI6JNvRqQn43jtvsPmKpDGl7IkJBefo+7j00Q
sKIQ6QtzHhbO48YEajeGgXSHoEWC2ax9yterTpCCkK8BAYdnuK6vxSy+uJXvYSPsCJ2sw3M6qDkS
fEQztl9HeynTENQ9lkqfgmjGjjqBA1zRKxh4qkeIN+BTZempbpw+ceJccbp2dp5ra7bMXJWgIj0+
a6oFBBJWI/tZspfMDVWR0gryo1XxQdQP6Obqo1Fkv2eH5Qf33AwB390tH4n1hIMKyq1XmeyacOJi
KhHE4TF2tuc2sh3nWQobgFfGg5ARyJbyRN8YSFxsqAF3hvoYQFuKvIa+JASD9ccHS7kBa3GGlaAG
lUs2AMNFyI0gnoFlLdvMYx6tqrXt9pXLKrmwnuFvBLotT5leKW3XCP1N7jogsoJMfzNZdhcKKGeL
qf1jCWJrdxatk9BDy7NS3ZcLt+fc9PwTz/yqFHbYquBZaXRhWWFAMy+BdG6gDdggjERPw6nbPDiC
lOP0WteBHkgEoCa2heX4ySNmJrs04jMLlDNyIRO20WmaraRYk3xk8pj01z9HkMyy12whqX18+aRj
xGKfhsWa5d+tSpUJbZGq4Url1ndggqysmAbU7KbgNhtZvbuHZah4XR9up1XDdd6hbdeD8ghbnfVD
FafdCSRVE3ddElXPulXDLw1hmhYgifr8EXNo2HxXB2ic/LEpYSKWT1PTmNeF8sRCyyxYdDc97yJX
nuR4+8oV1znWl8b8H40tKFwX4S7IGXWY/CO0mdXQozBxUprNFfiH4M2xXlLhtunURWPoUTI8m/Gu
4waY99ie/bOdpSn2zf6nfBXICKJepAK2BAYEExBnBjEms98WmYf2MLqGt2KTj836BbyWW7i0aNXj
t70EdmNpeq5K+6rLxpARgAMTSm0esrImyzezn4DiTA2n4i09gxG025na4vdLp/xEUtfCG7oAFL+2
bVCKRvpLPcxJ5bfSrfJHCM2WxW5hIyGhdAeAaDDakAIkQO5WPCQDKVf/m0w6tL9GjsRcOyThrzbO
jvPZgCUXUOUGMGFJsLo5y3JYgF0Oe3UdhO/2JbcgA9Tir+XmIRy1nPKEgeWECwut7Q1f+P8sZnlD
cOIZ10pwPJJnHl5o0mO2CqsYkVmB5xtGS9VyOg0m2sQUVBc92U1tm6Ow4gRHzWV84fadAEYYkloS
LOwHSgPwfeGtW2yGXQRtMNZK5gi6mCa1Q6H+0coUV6thmPS88j/2WUsrtO9EGqNHJK4RMQ4AfNNb
n/mvgO5/EUklqP4onYtBaJAtfL1KEbt9DoUUQvZaOv5Hvpuc+WWEmaLr4sgcFGc28x/nsA1NeElZ
CHw0sLm84WQh9ZY2L6lMBgXcRWTQsvZgy8NCc7vrbLDyY75o9aCZT4biTS3LXeMN+x9loRn7webf
un53ijneRJEJnf2aRcpoxPhmrLz5Al1Qnj2AZ5S8IdR86klylz0+kqfGTdc762Zw7Bv/kb5wlq7k
IbM21G44EHc0MJ4OanZSaMnoRHMNDqNDAzkjhZbvuxuJYroqoEQ/WLuCwquULKBTrKR2CBa7wi94
zJvjuu2XKYCLVncMnHJa6n1fajhbgh0l/ljiLlj6rZMR/ABlAY4b+cDyfksHB+Y/qTxPh11rzZ/3
eH/AvL5lqfKIBTBgR2JpF4mxEC2BWYeg03M01DMltM0/RpHnFD8RZSXO1UQemEeHUB12NYA6dYIA
GPvIsxMR0ThQ0iCK0GNhLXJXVV5inUKFnwlYhBp2Xq007ee1lpwcSPRbCMQRzFFI0vCqYAAJDRIy
y4BFWYQvA2o7tO9V0yYp1hVprra4cRlMJANER//aaap2dPQ8ATynvPQD0PNm49pJn6jIcOlErt2A
LQDefy8K99Xa9hNA1JLHPV6yiytL5R15lYsEMeY1T3cL6lWpK0oR93rtKHPxih/dVU3A4HeUmRlY
thOxwgksMRBW5bRKzAe9in6W85iH9ubRaY1QFgP67qk5kdQ8o8mmnVSa6T2C3oFNnkWR3tuoVh8T
P7F2XaydyofF1aTtoIKxoVW2DQ2ePmQI+lqepgRE/ogSjvNF+d9vtfrlLMLiq6CQ08jz+HPDDNJX
sJodenPK6IkVm+J+YCo/PBnb9nkfm6PUq/4UXOcqm1uvKVkPv4sEnDXCAK4lun7jzIK58hYA8DVy
dqEPacCpdkhHanQJgj7g2h2AtMbR+6J3luA+qaE01DWGMR7XL+BtQlBLHQXb1U7fEgpt6ydiARvH
oObhcd9O2siL5HrsDTSUmCDf5VEvybNDlogWM34Xim1+bH2agaekpAbDynYTXc8OiqdVbQJqE+xA
8gHyHBXzSv7Iz3GjiLZ+Qz0x6yjO7LrUpf38SmLInZ4IQtq65F0UqD6NpO0M8VT79YmA8pmurcCJ
qthZe/H4U5199aFhopkww0mz6h09az2buKuVilll0Z/B4czjYMFcs/Qp5Z6gh7rhOz8H2UWyj3l9
x6fedqAlnXT++bHznHbRMzwgyII05uKwyhOwOcuhtizRly+B2phac4XR10a7ALpnbDSWTRGFqWxn
n0RJEQAAiYan7WVtesZPXoRXTkJNJ9/pt/5Uxiaei8MwdTPFhht5w1fUfyJRpcj95IGOeNCM+Eq6
/Id0RQg74TiZrVsg7EI0bDOXswDQHzkny8wwFXpvBSnjeFHJ+XIBpOAFhtXJe6cJmiIVz3/iKZpt
Cu8UjHYhGCHLDxhfKkajKZSKucljPbMdKPnaGaV5zF5ams2wmyT10dI2Xpn2EJIwQalDaSgEIeuJ
QkzgU7yFwna4kc5S/aEWbS1vmBg4AB901Yx5KDS123K05uQpyD4aiU8hYh0iH/veMUvqFtmUup8H
GoFVxqNednPe9TIUAXgowbzHJKel03J2Z54NtD5+fbiy8Yw0VedjZnmLEUTXroqhtb9JgAYMd265
HqC7D0Gf+KhLUzny3newGHN02Ky3g4g9/EVXDDO8wTawE0U7y4nUanJav+0HXcS+dlSYkAX3XDsk
xeu+3gNHH3BO0JMqiTrEehMn+V68afQ0JQz8V3YzvoNaDmQdfF/QpKFVufHVDgfyvxdYSiUtVVoY
ULXVwCq9sZeTATdoCxb9M/Xb+ibkq/ka80QFmnhC3PGBpctsgZxNlH+Z0CrPUQUKnuRXNrGkuX2q
USBr8bBNyva/gdzqvugs6OjS8qclCtxitgnWh7V+YCEq/y/GHBEeaA8Nw6DXJkgcsorOpAQjfVEa
U+s0fs9RGIEsGI2ktcvT3FhVdh980S5VMZFegFzN0HtA9BZuNh9+7QFeabpmcFi3aDSeRMeC1qEA
S1ktzwoI2c7CYqTyjFMDy16bmFWi+rco4ZztOdix7Py3/H5vwWAcERXbzfqWKjbaLV7oZjI2dGfo
+SjXPaGsfGkftyTsQjEyq/Jr4+68hZN2+kCHTBhcarvO11hnqnxf692iLKefgNn1TcaBsfvzZhar
TxFbnfMMShvuWjhXvxq7qg7WNMVj+vW4z28W6PCu80tpiQJQc48OhJ6sYfzPlQ3+KfE2x5E24BjG
0rfSUhtSCu11F1PwGAcsNyxu54+22IqVqZQVQaDatxNPMKgkqkn/4b20NPmWhdEAucuPgb8BJ6B1
IYN756XopcsYQMQ4yv7+k5zxzRWfUMuOo6L4ej6rz3Qug6uXYwaJrqDRrPptrCOsDVpR626n0mcr
tmAnzG+qzrlDRhrMhrhrmwa+UfrHvZXWX+l3KLBdlFnAWXEic/Pdy4idiywWn36aPngJOyEitz1i
roRZiocSxFVP4b0wLytot0oTKSN+E9LlMs9Smd/rarSinuKdsGo54J+GIEairMfPlOKYzI89PRkh
gw/h5UgZyBEk4cwF9zlXun8RCJYppsBx10JHsqvA31QEPKtGE+JJwtkWvnAhj3Vs6G7Qv67K/8yU
bhad/LiHL0puUJB+nfwuCebsZF38lV571pH7RRu07sAggNVFip78lLzjxN7+mKmW8s9duh5zI6PX
2jPGySRpK0laikLAjLZjqCVZsf/QYrXrdMdQXu4VtbjMEAbq+vk4MtIujAdObhC52AZD/ENNDWpu
wqH2zoJvDsSEVutOgAWEmg6Yg9csvgMjphzNmr4HiCDxYeaIw+7uEDQe09m770WlAWezjGneNscn
3ZF29RFYvkNiopE8E+0D8iw1EfiJ+I5OKasBEKB/whZMtlXGh78eeqOwrsa04uNNbW8xNhNA8OpX
JQI+CjEif9O7kBx6ee6kHUrhAd1l6DH9lSkUIuDU5SRApMfmIIbjEqs+E3Z4UQsDwfh+amos6A93
W5T/jspWIUnQ2UOipvUObBHgaEN9BaES8rFzWVrwnIQfZpOtvviU0J+Z9FBKRGtAFdimM/J6ggxY
eEeX1fS2VEAOw8TBcx3Axr1kZJBw8n5pWfVvGtOhBg7WaVkiuPBu7b8/6Zh36Qp7O9yEJzF+HzR4
RoFczE62danj8Xqk2430QldHIVpAVG9VOtYIDaN5X8DJtiXCprfxc5pMZ3bayhFdtddMQosiKLQ8
Hi0KunnRz4BTM7UGAProfTg4xZ9Ymki4gvUuOlZegWnETE+UGz0GUlcgpKmEQOwyIQvfv39++6Bf
ccLHsr6ACFb13cdr0C8yFXyvlHc3AQ4ZragYO2NwyXXPpErdVRAlhsm9iVi2XI9gcyNXDEMsRLUI
uqHEFQoTguA/hTjUnjlVWLhqBdzBbgmll/yJLSQCfnaHJpuYI0zL9MUE3oZ1EYPPJx/VRV9z8jhP
BRKqSzsojipvww+VQ16hcLLCbQSBC9pcvmVfgr/N+7DtMJN0cWOpjxqv1VjvuCHZALsEPjmo2YoH
Wg1udc2dKRxzNZGMB8rL3x6TJoYMM3bd5cKwyc6Wlku2lk7ATZRkXHb9GZutpsYi7vldyDg79zui
PGFInzF9nz/DrTnT1zUPf8GfHP4mjzypGNs6p4WzlRhlQQdLEnKGKVpYLIvODfzMQI6EUyLC1LzL
+8VmMOAoBruQYu3wJBRItZc7hDJxsRm0T5mRAdA57qytpaZzV5gGJP7xpFp1BCjX6iWwHJCeFMNH
bTHKEA5TqSO3QiSO38FY9KIgIKIA3HEKjfYeLrNy6kYJ0Ie421ReWbc5PyKu7BV/4ChKEU/f5Whn
QJTYcQ6zN054L4jwFwJAG89/sUR5Gem/jSnZ2X3Gsoxn+m/WDffBPyKuXJA5YdFdP9Eq+0ls6hvf
uymgqpWNyEAFl2IpXdxfHsTH+dq14wY8c08qPIcwAal6MU8+alQrP5YX60nJUSpWL4iWBCLNnIRt
4SVHYZELDUGneDt59rYXaPZNLGHi4Ejz11uGqpVXGPehV+srErEcR7LGXWLIIrZGdGYkV2hF8CgR
urb3ZawyzNDnYCN9rvP/H1Rskddj800kbgLkA1lhgDqZf2a8MG/JYRkijpdkgqnwgw0gjZ45R1Js
Ef9UgvJf2b21Q8SofK3bQP03o18dIeFioZZhJlC/gkYK1kf2NN7YV8qhwWCIKLyiS6pKEMmurvdX
i4G6esVYLBLckzP3s5A9oEb5oIRVeAnLv5m7hRbLeMOcQYi2YBlG6SarsE8AcvNZAVVQJM2eBV0H
4MQeIKmb/aVXLtT1T/96gwTchGlDBnJlvSj6DOAo/UvU23wHVAUUk+SB3CcWGO6XQSgNzSsgGWRX
7jqaUl/ElMx00i+mXVZv8c3iJc1il++OwNM3IEXo4cZKHddLbULM+GIgL9kXMOnNcNl8li8GXLA9
6z/DHxJPsLrrZSw7PCMCes2smBiR3EF40RNLP0R/hiuitp+QfARgZku8a1NNY3No4ZkQWXV5jlka
/YJEDz4fZ8r9MwX8+5rftyIlC5V5kSPiGvgngKChr4LNXuoSLF9WCqJFkWuba02slRFH0GiYPL/n
DuY+7UWuZEtT5EHO0zyP6Kp2ilxFG3alKx/bFVU37EC7Q0uzUdi59ebhIuR6fG2stT/4IKmSx5kc
Hww5yHyy2xY0PARCwQDG3hh+DBfkTT6PtUYr7rv9p2d9sidPEp4iiQGVn9xmRZ8FXbfgP2AFhZ2T
hT8t3w3ufFn1t70+HUbhc/8mE88ZhwbcmGpd1Ws1AhnmXn/H9iBoiG5T8pc5lbUoXAlOWjK3/bH1
qtMynTCJjDpl20gBzCmMkPxhvMndHWxUdNPhvDZWIrJcGJNBhJk602MY+3C6OhR8QAITlAVoRj8L
mFPeGxnCd6vMiRT1ZUzhVLvWCAvTnLazK6fDUsScAR/2iaHHYUe9pVmkZxGBeCb89xwi3unLnjIq
YdICz5qnC5QGYA8iPN34INhT+f9bgxBC2nJKnEwC3aI2O5BFY95nVWrgpuk96ovxsOFiLzgnSpq6
4oLvkPWDHWgkhGTPnTt0isvmzEmELyj1K7LnuftvkMFUhDrx81bk0tXhf0YwwmK+uuBI3zUupJR2
GeuHix3kueTYczvmIXddZqve3PYIYH3H+ztdIrRJ85BwE8mxB4gyp/Y00PI5Yc8p7Z8hIW4vEFlT
OH4c8gtNthbm0e+4l8BquaLPf0MFeO335096km+fIIi+Ag4nH7WMTkOCH1yD+81i74ftWnZGNxAH
AsGzYsYbRJuwskU4l3mlg4HXPkHYEvIb5yhqsf0HwW//BA1c5GpJoQ2Zqmcf0pK5DYvG6mp8pOUk
PbeaV0uJ25Odf66BL7iUJHw/DcT0U+Dch4uZtoA5mo5J1y0sf0AWPc94/7CAn0qA1gnYtD+w9lzt
U4UteTlAYgPP/WQb8b+ifS4WDODU3fCoSvM2GGFgAQ7PJAs+IbODvwe4NUED+ZeaGjGL9RGAtuqS
xl7Pwlad8V6oUHmguszMOgSMfLELBBs3PrDosyNC8v+dcFD/eKq4VFDp9my1rpwFI+t8iVObarRu
q3e8CbvsJf4EiCfsiFPkkG6u4XisvkIglFiOd47HUom5swG8LK4KU6wbkJdw4gZLvAgliCJVMLSy
DDhovJIo4etpy36fezfQmSaf4Upyy16c4Z2Q3wUjS/OICp48/gYVOMPQGPs6TrCLnr7QRXZhOWXi
6QrXj2clkNiWIfM5em6wHqJGBfHMzyyI3d4HEpz23Ek8401dLdeMmxKpCmI+ogFDLwZ+JmdWAuFv
i3Ad+ce4wjVzwPIXUtSVyKv5zj0wMNwQHGnCssaMfAZu3FVPDayDHjBg5QZgiGOy1cwrnPMm0LMa
FJdd/5zXVb6FEknkl6+1gIItsmaE+2iS42EnM8LS3WoVlCfnRDIuIhwKXyf2p76cGFtZFix3XpLQ
tfrOdyGp/1BdSqtJ/xlT0jvwDwvyysdO/NcyrGyrL1K4O2H1EEibqFmkJ5F15775b4rhtHUefL3S
C2DSOpZYRJ9xvWxvKJ+JuAWQbueSgVmMt+VkPcZywI0XLbng9PbaVNJNYQJ6RvV3kiJrg6zjbJNg
yPIfNH+S+zBLaf3AcKamBayLu87oEnL9CcFWnbl+egMEzUe5v6tcMGAHhZjpMkugRczyH2/mKBxk
PQdMJ9tnNhjOmOhcW6vYgPEl4eQG/WFoxl96A4JhoOOrqBItpGtBnhwifefIYuI4N8JtYthmpxbT
muhJi9yK5GliCbitMMMrELPwpJDZzxParhOUtC0REZU42HUAZTjBqSphTbgCEt4iLltTjYcpQgcz
ZXV7cMxlUBvZnEtSTLE+TT7BN1t3jJMZgX8KGgNyPUpLKLAr8ruJ3q+of2xed/oh5r95dq3VsWnx
1gCW8KYZaMHvKqnrrlOub/lhlwrQCXn+iXqY1eIXyj3sq8rTMxKr7x+ejN5kexgqG7Rv53mEzqVC
crseEe27QEvZDsAKeDQrNrUqMo95QKGgcLvxLlZO4o4uH1SX7m92ofsaLEmbbsqvh3+6J+JwrDv8
sHyQeonsRF2WoG3ogtFODzj+Vb/f1bLzBRcLiq9wR5qfHT5xRh7dKduobVkXumP/aiiVHommmn1N
prSVaCaVnM4XxZtfvZhEmV5PX0rsTx2Mbc9DkQUoHQl4bDM2u5OG32w5oTuAPvFHB/ij22HRyHp+
nzp9dqGUoNpqWDyEB48X1qQV7/TdXuZNJDTUUIUEw/3pDbi3XO5se911RTQRtlRjPc/alr7Jd2B3
JdH1O+D2do+HNznYLJdIffJ1Xeume2QQ9znJ7AIdwleUVEZiqEv8XOxNw6bv5wPcSGD2xJXfryXm
hnsXgeruWd6Jds6ORUbOXySlNk+uD50zyFmnwP/Yclf4H3csOZz1u1PVPxdxDp1w87oX+cK5nHAr
jAtHiXD+f+YuC3OsgA8EyZBkYcoWuY5m4tDBl91ZwuZUZSEYAZMg1qTTBLxoKQqd3EpZC83Ib0Q4
KxDTdR7GJnB1auRA9qLAOQ0bj3L6KeAZ4+VsSeUWRdcNJYq+6kz1J8pd2AFViJNfkA2qoMJdXCc5
wgudEhf9VGq4HlEeDTTWh4LMm1kIcKfrNp+oW4T/0W+2/miPQ9RwBDNvyY3saHtEaZqP09LuBAfB
zru9iuSLKHf9yvzDV1jImTepKS4810o91r7aM+/Pvf4WwMWg2jYU2qnVFUy2FVc3GHx/k1iI39Oq
nckA3DMnv31dB74twC6teQIXbJ79/ksSQp716ikswW97Tb+mBilYPUdphicyNvtGzWt1TmCHqmB9
b/+aAzV4FbOXrV73OcqoQEHtjbgWj7k3imT4FTa9D61VUFRqBuDbAjU4RwxbMKjrdHxMIby/zrat
vCprkxaqvCPuxsshXLlcxGOFOnBicH2L1HT+GXB7I81m/8xFMCs8F0v8bT2pENVnQ7heBjwHsWfO
epllskIKJYiQmuUqG04+L7TR8BjpnHNglfMxvKJjtwi4/+D2oTFqCSWaMPzcEd7qtRejLCyJ0XcO
KR2w0DXIo91JC7yTMwjlNITF/IbxgIeqej3H+jO+CTuEP7AsGoIjS/gh/RlqBfLHFMy769e0H0wd
FBenIZ9Y4sqHh1Hi6TRh/WC2+U+o2cvxiXZpB1x1Na4jrV7vqGBHIWedBuoYsz79QOrD29l7SA70
9clGruBK6ALG5pn3eWztZn9wmugIh6xHdh0ftw+AHV4tVNZRhg45l18aQo3U5N8eUejt83a/FjFW
U7fd2lKub0ibkO8E2du3oP61a9C/RwLSu2YNXPdvcBgExU2CO9YqWCwcrREkuAdZweCdKPB3D2ZG
Mi7tCOI55pwpAt/ZeKGmdSLB39Rlouo4i4EvPfF2u2kONvCXvPPKCqURjAz/gqMgpjvnSy3C0Xe/
o/gGpq5GHG99jJ4gZKi0qx5PDd/e6SoofRpqxaQvWAH1fiqEiyi4JKJEpVXKHFqmL/Z3rM0k51Rv
P6WaWlRlkgQyGASTfb0l3ciRo7U/u6LAG8UX9jbvOabrlDAzEpxiwWxdwgf6dWd3EVRNLtDlL7Jm
go0H8OQAeaonR1WQwwmqPaU+1srXA7RyGBuO5c+KpzwEcfmbLvds0hn2mqrXSdCq/RgLj93zQwQ7
5O6CpW8tk8ntrhiu1r1nwPvE6pzc4INsIZIVJ/4KQ78hnUDZk9rvBLUUiEfSJxANZj+xx7WbsBVD
BIloi1VOyutUVWHLQMToXmeyVN6gFNaAvAvMFdq02U3hsQhfzN4whKTFz6SPqsEeO9jbQbsS95zX
alU1z4h+vJiKuirpVfOvsFky6EyOq2atNkTL1SpgeyDw+Elff1qSzquAIatBwgwfrZe5zE451/Vu
WomlWea75jDPGvgwQq4A32lzBJPv2YOPmwUM/eoFcV6+rH8d8rqgG6AOPUv8bvSKH93aFBhOa3If
deyjuQYDp0Qb5evh2QL4org7AN7ugRvWoebyHjHZOVcKolJsiRlC8RUm+IbB1MJw5XRyj4omf62G
ZVXnysj9ZjOhshWl5Y91Ah2abGQbWKzLFGN4+Zi+GXkCAel9my/8Z8lChhm0+ZFGAi7v1VEGJO75
x4RTN4eQc9lcgnPE2zbSqARvTKEN1D3LSwJrr04r5mdHofIISE4mOSqqTPXMgwEySJGqA39qdSXF
p2qYHCumB/RDpLMNOhwWrSglt1/lVITJBD+AJB60yCI9BLH9JOnFvDu/zFzIufJ4LGH8nYSfBn2P
precpcWKRtzNw7r3nPCs4OR5beEWnDjFrtdwkHttz0QRo4gS+Lcbd427Xq6Fx+UcENdMtzDNgLwe
zupjNQYhoJJuZQWr+kBPdEvhpS9klMGH9LejuIN8VTpu2hAPsJQSTF4vvmbgdK27Vlgn1sfwTjd1
CJMyxPSMwBV9ZnQg+dsyG0yWt5yxSpGoLDv7oKCDch85aJ0IogVv1R6TSwRCx9U1lbb3471iaj+z
mquWvHM86GOIbcnQ0FDMVLWcPYTiXbRQusZd7tKh3O2dB0JRv0Z8SO6bUfwQnbbvGyQPNHKsvyyT
siDH6iT+xILRf8CAIvx6jBTFSpa64u9dyVT37yfbjTgXuL8V2iYV4yF7SoSrnDyIP3vuUlnlV1Zp
5l7ix4AgMJCJrsBJkFiGjuF5DE6wrWwKV4Sy2584vhod/QUf7eX7L5s5gN/JxO1foNMngkLBb0z2
wAs3VqaHkqF+l3xIH0Swzg+v8dP/bQkyau3cpA/7qQfgprCMwV1ixy26EmK9DtSZyvwIzRIUm/zG
8bB376DGWeKJT0z18wOmStCBKoPHEnokgLak6c6dhZ8coBEhGnrrYH6y0LlC+d/ezatbRe7noNVH
q/0IkJbCbUeXhlfb/YElMksxeQwt6/jbM586tWPoY7bAbXbSMRg+AwwL0HLLAjz3VUsPtxPEsmvH
REOsTIr7HZWvTodIJGjVP33yRWmB0fRMClEqPpIoUZu4XqpmFqYXdH0X8PIFl/UOdWi6SAav97dX
cy0mnrw+m72m6mQAKUbR9sEPxgkB02k/o+F0tVus+5DlCSveAC7SNkxm/UGuIVge1bkQPxpq7OGw
1vXr1/lRzuwlJ3Tgv+ACJNOwJyBUz7vCuOPpHaMkHpnEJiWrL04+YAxhxbjVJWlcvkp9vUz+BQzE
6VqblNDO4lKh++RIykMHWmQNwgtDzKVjhdUQA3v8e3kXHXBjcd6g3CgndqjKwSvgmcMEfIjgQYtQ
sjtAQoFiiWe8i0KU/wjL7l5RqPnGSOAaAV4S7lwlo6AbWHX7o4HT5RLPhliNOB+w5D6hUfildLn9
ch7x5ph+/oHLsxSPZefNhpnsa5KEiPC/IfQOUdsFNnw55AOu2q2kXuN1juGIsBSedVlxmtNfP5as
4zfv8dnwSxX/CgRzZy2IJpgA4+0WRLSYdK9TIy7Ib3QKUXvsxAlQAap1YWY4XyFmTVJc0jFvWFhM
6AHbie1Qh3YhRrQ93Nj0MbXwGgL7lLoTNLioYa0elWhA8mYhLPp7LLJie9d6JE0eqP9gHdpp5vfO
9w3gE8E1AtHQ//F1+RgwqoYjOiw2uJfd01+ZfHemyArJKW/PIlCegJgsP7MmPmEuTnUZZZ/ryKha
aUCb1LfBU7sY54EuLxwFE0Kv2JOxBx9u3Rs4OpYH2eqtKjkFlwppqYohMiYe1WUmKLIakAbt6bRV
KaPue2TzgxYVD+OTU3AtHxboGcvwZm61hFbz96jW6AJ9JUdJwo5dYhIIT3jnDftNRnaxw5FwlEkb
TtK6rfxMTUISipb16KQB8wjtC6YeOBR532+2o89t/eCk9nAQj8N0EgbYRFejff7eCKPxB0nI2BpC
U0j+zwYipQhVXLokS/nIOV0a79CgIm6e5MJ/Yw24IgtOm+MMkBpOf8gHhjkz+5+5CYOtAIERbU1U
twnXC5ATH0IssEcsgNbWEY06OK05mZwpMlnFofnfG5j8TXQeKF5tDb2nlb5iZfTc/hYJxsp9OmR9
g/dlYAYGoFmyMP0R+nCM0AjWdOE2Duh0n8vVwDherqu+0y1ma7iE5CgMBYj6qQ8tFcsq3FgfvbCk
nzcKQKhitSZGc6/XymfhYTI2+vR4TrjGoLZ5SZwrXjedMG59/oQC8jYn27vyVK1lQqWpdW4D+6V3
IYAhYDMfmIR+lgtRPOzGq1vm3VF4jYSrAElrUk444VHL6ygFT81g3/muT4hi4sELpq4Lm5OXtGrM
mrRTfdNnTIsxVLrfXT9mNJa1+hD21aV5qBuHrp5UTTEgPKwD95PlRxeyyAd1eyx8ChsFEG/HENU8
h017aykHiWLH9mLn/Ew42dN/pxIoD+yDZYGOV5B7oaof/73U4gDHJlbMojpRAOh8onYEl4ohAwyZ
f37HYxDXZgMGpCh/7aSzfU+kmOUjdeZC0FocNTo/Q61Cxs3hR+kKsTSp3e1s/iyNFEdWIDKBUIES
61ydBeHWmymGiukCcfzzC+1CRWgfOnFQwlO3akFZxo7U73Q8Le6uHuwXmB8JRmTvCRH1kZ4QAtq7
EWgCWZvLrQMtasuMCnt/AJPN1jM997yTL7xkZ46B9QhxlSYAHyCvhXxFxLfxAUSpizsVUkSGxHbw
wxEzFMtWBkmsIlJkEuhAkGDijNc7UD0Ip4hTKpJ0J4RUjAIdYaSCOtcTYI7SkQ1kgu77j6Bwegx2
QC0DEnZ8z+ZkbFzuF0OKy+yt5ZGnxUnv90dBQcqJZ8byK/hVWFP99NLnIrMFjk1PyB7fe5odfbIx
MQix9Wdzz0H3Kp6/QG/dGizv5C1HTdEUmPW1LQZRegBva9kPW7Jdy9sNtaY+SXKmNeBLkFhYXWPs
JGPGB1Gy1BT7X00DvAQKAO43AxGyU9uRCP2+/UcAFjvFvLEXnfoSSV0NQvyxhmipHu2tUp3nYVJ0
DlL+supNjMgaFgyTgVYgU6mnGvs0xmOEoEk0cxLFELJkmlv5gftqnDg8M/UsOPXt0jX7wcQqMUnC
97k1kT/usmOLAlHB6Y5qjx2jEvBF/oHINESo4hHHZD3iN+7LF+PMLGotjwt6yC0zp08UdwEKzOHG
lacweeH7fFK2e2Z2LI1Fs3AjKKi77pN+rq+JZkJWthbymCvPQnR7FD0j12MACheIbGWAG6lwFiB9
9lzOYVPeiIO0wbu0KTkp/uwPu+pszu7UZk1WcFueAWfnqrPaWFU4UCEwHRSZo1k8XAUSDWm7ntI3
SwiaanxiTW8fXCnBepTG6pkwmBAF3ymDyRwblof/fIaHdraZxtO7Tprnm/xoP2c6MIExxCu9Q0Pi
cjReTjZ9EM5DkqqlQe1GpanUXnVYBcR5/1pfzv+FsS6ypNUJS5zj5/Ohmie42P5OPSfyBBuW3V5p
6afM+tD61LWq203IO1tVgE0HpdfRnCaX3/dJlpU/sifMx1qlIcSQY56NNMdzSnDDQfmu81BYqbvu
x2thmjbEs7R8hXwdzv2E+k29VKVxQC3Jqk+nDfq1QJynWFdRsrgd7YTlN2HrPgkf/Ke7dArr/V7e
bmvOUTRsfv6bcAGUW6uTTmCh+LQSd1raqKH5pTFLR7wIgR7Ron7V2rNMUkV0mzCdlAYB2eY4oHJB
AVbFf00XsXfOfqpUTJZ9Ze63YlwlzlX3PfsstUM0l9qq5y+xMUd6uL6nNtPxznyWN2ECV77kMvWY
SD3yjtC9Lbgcv9CenkC9A/RPK9VLtHsXln4UDknHldVJrkKsd/cpA+Vr+FYWdpUxcWj/gbRgmrAo
UfU8meR1ygD6AUt/ctKFa1yhLxyEU/bAWBxWjzTxwGt97chlUENu9rGYNo2V/ZeWfFFxwChRYKSe
Pwfov89xqRdcSD2EngVxbjsVxvildZo/e7CfhAplMtj/sjoS2v+x2KTZX2V47cKGpGXp2M8KWTo0
vagb1KtejOOIx9RJqyg72xbUOMn+5W4vnYNxDu2sn7NkmyijPx5Bc6gZwQnwCSWjsP9GtF6HkBfO
DZma6EIoA1mICKmGHh0yOYN5/zZG+XB3hGKnB9shoz0VCyh+ucmClWuwj7OK8lA12yG03FFtkIFK
okjkDO5luH1pP2Pht7oOfXg0B4HiimKFHTvc98BtqTAuLNW8qqc5TsCqYyCQ8GEt10Qpz2rnowHt
Sx6EY8TLnH82lehneTGNLrzz3rukMOBjdgXbRCeUf2QExAnUBF1XNViW8LYfhZ0x9POxmwpg3L9F
45BBsloJUAWATtKZO9Go5r+8dTteHv0oGXt92FL6KMeLxnfDNdzeyINlkykrDPXaTNA/Gf9vClrt
tYhmF/3mWCzcxfhSeGMyPJq3vwd0P+AUQHlVrrWlrVo6UuQiUWTKZKZKfSRratHdRXXVAxoVOkf0
q0uiEA8H4gh2BeY0wThCkM8h4qBKLTKr79xs7GkKJii/8Xu7rvxU4IC8mjbgttChcQ4pxiBZ+7x3
qjauR6s5u08z3UoLBkWpgXcJVn70eZkyLqno3hQrSbXUGIShAuumG4gyd/mAXQSZut23NkVowe9b
DbwKgSv1QBJSaPmMgoOezIoT0U2o+UUHyjl4B3MDXqX9/Ch/Td0YSPAuJCT4c7TuEzmOoUQnWUln
AtufHaPr2BNOfzz4e2NAHJhwVJDMoFiLOju4fz3N4yrSch4DPo+zsqY7haK96SOZ+0U0HlTA9uRF
BRAaPg5mhMNE0GyjjFqF9aaFxIxg4T0UfbUf8OQVdj0iuxLCEskhC8jAemLoo/lv4rEWJR5vM7dm
eJGNFxkpSlf959T5rCIhF5Q6MThrHDk3abnBzu2w3xfVh7W6gIuDyVRPN6JZXCeQssIT96RZmicn
yhcDctpIMffZG/Zw7kboe9NF43Bz6qt6r+S4lWB19wRgKuA+mfavXDLZHVXEaaNOYWEqFdRX5YMa
1YO50/fRMjmEzmGgtFlUNysPMw2dBMY5/lKXiSdy580ZP3rCkc/2JGKaawpGD7wPxkzXYPXzsNnX
L6UlZ+dhvvHVbOFd/0+cATPVxq852IwMSG7/n+c41HEXtUKbFBiozpRKJXjD6N+h0MZiWUneBB5B
1ZfPtgp78O/o8R4aVshyrgpAF3SbuM+nzsKbuf+7u80wzhxN84EZQkJI+9BXaMvvOCdUeAmbrXI/
q5RTEwjMLmcwwmlGBsj3nY0Bj6MUbvKzUCJR4sXSCQDHHn9Sl925+8ejUZHu3Gfsc/A4RyvhSQN/
4sdmpP5jmPlXzhif4eeatyh231grQ5q8onymz/DUWfDtmbSNjReGxOiJUuoFEI9vUwN2Kn8tOefn
GdAWaJ/KQwsjV5CU364+HblO+KWIcA99Mx+LNpNUaeLqnU5y5XlgMUswM07gwJvG8lj6B1N1qrnH
fY+oSe9m2e/3bBjbNxrb8DL8bluohXqWyvMyTh00oQxqb9+bQNOCAznO/MOPF6F1L7U8HmHCPFh5
BU9Avb3AncOcLtlCvBaepGRxGeRGhK6cF33z465e3ED9P6kqi0KTzO4L4SkffzljKqX6yFgbJNvN
VHscA0AvF+b7zpfcbSfyP1fiC5/tnnzuiB4lwElJh4OjdpB7BJI3y3OtLfhuG1TLQj2ym92w/v3q
63U/Vb49qkD0PavKHTzGIQRN62itebiof6Z0XhoW6eAMtYwarBU+UdF6l1VxGOI3IqETNFe73Ft0
yo0LfEORJ+jANxizB2KH6x4+6JmmxbMPJv2BmlWmFMPgMwImU10Zlbi4j79ds4ZelhNf2RY1O7pB
zKhsS9BONp+wrCi/1Xq6+Sz3nilPlvk4RfT43Xb4yV57LiGtofIYEAgKc9oDBTp2iQTkcz8cMWih
fANsIoVi8V6UQEolf6nfWejpIUxBCX6RTVAtSNXabIqP7+lcI9UyXAmpZfmCW79ApnjLSthBvBDq
g5r41RvHduOfg338rfl2MA4etIGkNU5gG5I20To/f0XoNCaV+yKgo/pdNKnuBAOImQtGBWcbn6RZ
7ZqaiFuvq07IOmVOzgoa9P8jlIpW9grlCg36LofefDgszdY0AfCnSaNhlUDlbS8k31VaWerR5YUg
9dle4XJC8O4yXAldqTRB8w8vB5T5joabKjCz3SWamgsSfl1m0+rg4ryV9i7VXXRZWuBTd7Vmi4b0
z1QR/lyDhg7BTpeT54dAwfTSg4SXVNFihytPWx5cy8lUiyzPv8c4nzuFrIlm1M/jvPmrNEqXrqwj
HiNMSI7d7aVT1wCGWUn8tlyE1hiCxHgRjtw6fbeVgc4mIJuAzsl90ggap1JLGQS+zyKPNSMtYwrc
SvPJr3giRoHvUEpOyMqu1yFPfQpv+u0DWppGmPygU9Zxhi+iGIAHgIIZKSn00pTv4h2vdRR3LZL6
V6VuOLeqFioGlV9OlY9H9P6Dk03tI5iz9qsrSTtBJ0fe7ora0YB9w5CEt4mx8f6oiXqjjHcZ35DM
+r6YjKWU4UTrRvaiEcqrMQyfjQEhrmx7AxvF2vDas39G+AQxRhZ3++4ciBmp5ibXU0oP6QT5zT1L
TTffL3H0FFQ6LptLYbhkn/Y1zklGDop4jf0Ysp3U0BYOj1YMoBlM3YULZfxV5nqnBhvfTVuKfbAr
gRw5cq4sjLHKrPNN+qKOk9nHroi4zuRotDbIQ1FbIUgc12VIhpZ8WrJewocThugFy5qA4i1ABWU2
+bnvgIVqUcQRkohGqTc0bK1D4bPdzynTZbLxLUQwcOaCI2/e3u+Y06xAE4sqH98D7YgYUw5iuHDV
ZzQlrGDJDJTPfiXx2D+eN9lUSR8qnq8D0UNu+eBEJo2AIygjF+6amL9o/ljns0h48o/HxEeRXC5v
nd4wQLDYQFHxxpDNhG3z0p5iMPohVYFv0Mstum/uSYhB/MSGqIKVXBjcf5vnonC2lZvwpIKG2ZhX
n65wESpnpJeJaFuI6ygVBu21xPiec5hly068/AifBbvKnpDPbuo7Nntm1qb1nIGSCz09v7g2xnW3
J1WgQMC2HMbRh4sffJlh7fbvT0CPuVxN0plhdk68Qq2NVcDNtM+JlJqZDob31LG7smOE2NO9uge/
xXH3c08jXrbaYYsqKPSohG4kCjidjft22xOloZkaXFxp36MLrjsA9PWSTusmptJAwWo6kueYarty
CLeZdNrhM/wnaSDhp4Ru1s7M3LqXJQo6egkY2MzHaTIGGvmi5R579KBVyFsAIWnkYHZCRN+tLlLK
kioLEKZo/+kmxXaMqoV81RQF14D32XSbQdC5gnljTuF+I0hQGdoPjL+HtYG/fQjKClK4aSHBhWhd
S4MSiDkNXUU3yBzo0Bqe7HOV6ValSsKVIpkE76D5D93nGe8Ui5fauVUtHIlSBCsLpvk0HjjIY9or
u5njtuquovXI7+wGyrc7oFNg4RwgWNb3zPGB9Tg7/wHxcmnt6+dQXhAI+UGu8tkevkDvphoZXoWw
dCN/XvA/VL3XncVzSS1giisk1iqLLkbGi2bQq99KdxjB+S5v4230GaUVmao58YFifHQcfP0cpu1Y
1IZcTPDAvvGP944dGyWRYuCUFQQWA+81GMn4HUhzNTZrOi0uXr0pc/7lgN/lz/hmlHZKAiAWvpq9
e+VuUbJ015RCVPBgHuzXd/BpXC9eQKbuee+3ePqDafUjhss4UYx4gAN6HGhDlrg1S4x9lB4VmALA
oKFzvXQ6ZsYWVo0k4adDqq1oC/UG8ThNV7dxJxoftxxIP+tNc2ZszWbRwl7Lzd5yxk0B1aroRieL
MYKLkICCOM8Ff2n3X9BEj6WPbRelBBoH+p4U0z1Ry5cugR/I2/yri+mz3XgaMfIbyMnlSDbmt4FY
QSg6PX9dFyW8jsfNwkiXW642lPYla4yjDgqe/9IlLnWmIASmZw+uISYah4Jnv6D/NpCZSlipwDYd
BTj5opayuJKL9JC/+a4M06apS9Coc7hjv1gnGdEJdA1zlW/cH3Mrqy7wzVAeB0dMdba5CvXJ8Jlz
ZO8ymFG0AkiALACe/irWikHahaFfG07fxUFtM4yZEtyaGOIXSLya3KDqZNIw7OO5ukV2CoIp9ckB
bvLMN+PL5cyoJ2TGlMDmbrpmAMAHzT2MJxIaeXdLyd2emSyXG4NNUFYeD7ZNvSLyh46nJZex1zm7
y6E3Ay8merNCbhBw/cYEQoOxqaFjtXXUwmLJqsvFrDOfRuFNq9VtBC271f6C3ipXsulBywG/zAW2
wORmsak74tk0+QCW6FNnqgbaGWrge/9iotEYrpumzj6UeID5hU9R8fm8GD2v71Q+eV2J2i3gJXoP
d/4M0j+JeZTgSTL8OmL69CyDm5CYnTHxZN/TKiwaITZqCJtkwc7dG8XOI7987SZQuAPbJKvVxi3c
wkMRAuO/1XAMvKpavScsE2IVyPlkIarZOaQhjFnJuNflwUrleBh1wFSK6+Py1pXrMfeRjXZTnppU
wC/6T79ZZXE9Kb6HfG5egE/+lDme6ytSw+xcCroXgihA/DGoCX2Q8Vs+8C4S+bMX5JQ4YKORcByY
aAD3Dx2dGK7y0927pYvyqOLawTTElfMBTsAxvdaB6twGO7EIePDpk9xp0xezI6GGygHSwR4xuVfg
SLpYgjmAioqN7m7b51FbxmposDDnyW1MiBLLyN7gCMex8PDfK/HEIY2J7ZP80z4pH73O20XjaIWs
As9Gcl8SWD9svwgbK2NJsJHKpuI2vy1bQgEY4eMbYEjAnhwNyAgIxC/Xlnp6Xz4Wpbz21IDgP3aU
liFbehZ7/xQmf8y0Mo1fbaPbogNXf2o34dj4zozb53TQvlaTFrwDfJV3IkcQdZ1zzX5hggFQPLna
sp/4o5jCYfWJUltcSI/qIu2YZFfWVV91wUEGD/l7Bjsz3YyMEb0Ii5FJKFTnD9rQSfcfzNcgeSgg
s6FWKAKwppVeGy1Yx+dg5C8jKyKD7VdrW483s8CdTRvyz+56ZJrjk9Y1IRdcm7VdkKgbScnT2x/V
YeAkP9pv6UPEPvHkBdoPiOKFYMBmIgf5rK8EMLqu9Gpy5tt6xBCl8Z5QXIz5Il46Q0uJr40SDzV7
gk8RRdq5Djgwbu/Jz5d20DyZrEl+oZbr7Kqa3LrespXm6Fb3pLMDFW2yNHKnpy6j7fKzlulWap1v
V8pq4VpGotYVFkt7MqWwjlLEMgGbUvT/Da1vabyvWiz5nFv0YBaXm160ckvvCNL+vDDjg7nGDlhk
jRA5NBHw1YwVIgxeSPVLWemhxZpxOcAHbKN3wQTSC0ME4tE9ekkMIamQBQSRyNVWMDf5UWl/f+u7
aVUNwRYovs6fbSFNcFCZqfSeEJQAX/H6D73PhVKj18x0AnnlghVPmx3GEE7t/nygdHylnekLuQ6V
llRQukQqX38pYrtRpXDciTeKxtBKfi65RJm/gBkQ2VeNv2NZsLYUAj1aA52ZXe/AE+YpCQ52yjzj
nW4pXBQwUkvSJM738qgnnDYbPnoPsvABOnQrRR/TC7Ho/5qXWi6im9ZAMJiBBtpa2+DltvP0oWSV
JEnIndZ/j6J+TK5iPU04UBQEwoBYY/j8vI6jIX+innTbUxov8EFVh3VGpKLcGlpydjxpN0Glelsv
G/Btqgm3UuLB7QV9erVyt6pDyvM8UaiLnJlUJRlKFpKduapOD8JtKZjRGV1S5c0VcQWD2o8Fr21x
QkFYW/E6JbgU3DbA/xGZmevCi9tUdIlP2WL3oUEa/UM0dhvQfn2WqKYCE5wdIukd4uPWPl5drOx/
62xs8k7DbCHhlv0djjgmfbhvZs4ooMOKCdwl8RVSVbOzi9Fdda2R+pqTQoByoNgJ/QZXmXeKp700
fgM8+x1agOG5ltGyq1OiLFlOmp+15FYUeFXdM/AEcS6BZiBwBb1lsUM8qOyRa8Ae0t3gMLH3V59y
GGovcVam5VcPM8ZCheDqs/4XaMgnadRL6N3jEKsSeXlj1Inn2285kjRdnMrn7R/UEQSOQCkd8K+i
7o2Oj7j0N/7oQiHTL2l+PTEbn4ebIDyqWT27auiqQWqCn0PoS7XHU2pYF1PzdJk52zQYlh5D4NS4
J8FEULVRU+nKpYi+PISdE8YMcQOqmLNRJDF22qf6RKDNWIXst9Q+UnHp1OugCokfOFbvlBOdEVNK
aYEzjjakCi4MeZtBID/ThVx8vie7wHs0eIHV7AlQUG2awq/amBRbHQKSg9+LSb+ivCZgKf0ckAmM
BKYNvcz153HliX66jp8t9yPlWg/0NM+IYi/yRPDRoNb/xv9bgIoebo9CxP4OS+rKKa2TXYvhnUMX
SnUaWbleJ+0xl3TtqxUtZKy3ERHbhz5n4rspsk+CrqNggf0/AfM006KdFp1XDuq2VfglOlntWI4B
QwasV0sIxg4HITlNXPzhJNiyHuFDdR2gRqWky5cLLQSRCaa+KWnBaSz3psFcqLnkabqGeLy2nQJh
X+tFgv3KrbwS6tdovKHyg2l4ltb0RSwAlW5P3aGb5YHzzIpY0XNqajvj+FKg8P+G3JQfh7t2HQg8
wG/75jc3ZA73jAFfKK/FHtYtFRduzxtdfOKmEFQ8RAw7NkCQFmbrMp95LFctK1/6ZVEsdD3+3WwA
FCZJjX6O2mkeo4gKOINfr8ugCeaPpH9h7Qhb0T1N3ALB4PnivWkvP4XZrTOnR5qb+LZKwqqBsbSP
nYV3FaJ9XlMJF7jMHFc5aYrXMQkbMRZYHUTSpf8KXyfSW3MDhmR/Bz1ftQzSHy2rWl38gr7kPJac
2kJPYYCK0431U6TXDbdajkuoDfuEhE9tkDkk7dH8BzkLEjpOsUJ3pXOJu1hSMVRT01QY3AmWEHlF
ZD0VeEg3RVsohtACeG5QYWgjukorIL1AO0RgeLsQ8nlmjmrNt1Rp+wqonp62IgPmVsI9lKL1CLf1
zkq7SlhZqSIj7r2df1xm25z2wR1aEcQ8Fi7YMqRXSzTNPTJa/VhlouA9e2mIMJqRiiZKkys3kHHH
KVZqgIjUKMw1CgyPp7G14GUoiS2pOMSI4bYgwJmu0sWqk3WJGWoguwUTFP9BS24WDUdye3MlIWO3
KU+oby0KTFSmFWdxN1qMsBAUryQ5y2GAC3eIup/Fmu+UZCibZAzt7p1yP6PvXSG9G8lKQ9URVUrV
Xy+SXWiwcJsuShb/sNupAGj8aB80NjfC8CqxduLEjkgFRvTZ8bmWMbNgQJN/nUD6U25ZM4JVXK3j
1B0BI8XYxncG0FDgl61BmITxEObBVBbTe69rXRc1vji8ZE2hTElFQhEFop8Cu0QZv8O5CbsfLUP3
KI2mMwtJSqtZSVJR0n17zj9WrlrF2GKwP/R6FSB48hlXTTIkAuTKk/ui1iKV2abnjD1EZ47/zVyo
WyqekYLzHkvzy7/iY1NxSnlcFfSY5RHE8kUi/YEkUK8IiQSElGOtFq3DxXobxZdSHHhC9w27G+hg
m8n1X1VOxvqXCy+XEERRkFJu5nucB9pYKGmdIWzbJYSCF7aztFDJ+ZRKe3umRPh2DEAn2K2E3mLM
UV3SZxsVTdwW2547dYcCBd905NRIV+LI/zxeJaxCsc62aWp2fUnUEx1MrirhBp8enIgQCnSaHnx7
fusk/pc4Vpgge3zPx3ec2WkFe4AUqz4zDOaXbz8qdy/5LvKEXJ1zZ0gFi9Rg3pm7UYELfBzyrte+
DHHM+ZJG3aO8IBV2/mqRtuoysd2c3LCA7OqNBzyIhgIpFJUUC4GqWB1jZYzBRyPe8XZIPY2dImVX
cVHGnh4wwvTCNmrAqbT9vQDfnsCZuKJXsXUsGc6d8A4WIl2kzBcIacP6McVBIhUb/LXliu3qdB7y
nyuG2n26F6cXVZAV58znsH5iCIBiJoIVhRLURuaUXRHuDMsUoG9U/CfcV+DCjs6gw8CT6z/q9Wn3
zgPkvdY/hGiaQ/sB1SGlNIcWn7XxKYLoCkD76FGvL/JfSokkGoHTXxZZmTmQpclR8v8Ezwr+ghjN
fx5RMy9EC1gUhuI9vI64e1w3I5hnjd+5/r8hqh122ulpAI2J62d93oxTcshH5FY4mKw+IL3o3T+v
4tbtv8zEOPoo47LzZ+3zveKgTnk/gvxkywADrb2YGi5AEKrwhvYfs3QOlb4yYWdOboBYgJINRMos
C53/m8/VG4SkkHalZWAOAroBz1YPZmR0Fbq9oo8CeCCxjcbboKqEDIsjl2HPBb2QjSewTte+pSJk
hYgsI1jQmmmXor0Ias72exoC3tsGK0vYB7cRozg9HeHpLj4PtQ2loL76Yv0+uWe8HIA7hBw2KoZA
i0xP/jLnjfY1TK7mVHzvZEz+nrImH7NiidO2kxqxXuKrXpMyju4R1y2xUOEVH514U7lrhAERl5ra
JLikB/OKk8jTc4CzHYQAYmwXCjs2wLV7s2HukrLFIEHUt1rW3rk+SapuFDlhnT8UX9LIjRZgjGwu
0i2B8AcCSrXquoo71J66IqIyxcgkAkmYskobhvfxEiSMFtlO8s/mmk96qi4DdMxOAW9MWr8HM/xv
u1gAKdQ+iHuultpQQjpc5XHIjIQrYJqKHiRugHeMY/zyTiZVd6Hrp3vAi+MbaFDMX30q0rOBUtJu
+985I8rx/7EK1buVZxlUBG8CsZohaGlcBZ8/srZednPV1g8sgxSXylcArhBzJgXoDK3SuapgNl85
LsP5Vg5kda9JwQcsYca7LqfkD3Ix33TILcAH7DLq9FFwyLwMP1QPB+wZMLV5d4AjQRp67oKvO88v
xRljWJlqNlJSFnskAP38oS4UcaaB5SNgTJ4tt+M29bihEOnIAJWTRXe9YYuoCevFoBq1HZYPmsu4
VoIIx7cExsrcGuUvunXlLm0tFjRLN1bd73mQbsR67A4WPqccoZZ5y/SmDgwx6qbXYk1mlTh3hOmL
T+7aZCS3gZ/TWsiSS5I/h96Zmy/1qLuNXAbwPsn4WLSKkVUrF1W8TlLRXzJBpdVJGFBdp2SZPqAN
1uAKAp9X2J/sVM48SHc6VEMKM6oOTqO6fUsvzjBBDikV5tFKsK3qOIsKbvtlkZFkjG4DtTItBVwv
7ElO5t+UB97sMIXpKyJ/WQI2p1Bkw7m85D+sSNFxZMWexQpcIQbfO0Sc6zisYCdRTNxccp3QIxSC
JY3Dksn9WCCKJkpo9r0sR8D3IfhE7RJjm7wCPnJG3T10QvRk+k/07gLO3ixjVUm6Vk5M8Qhnqa+O
GpnO8fnX3WfYLq70a1fLUuN8Y5Qk+Rum9H4VVW0UZBs33R6W+BVf4TRSzkt5hr8eqPKp9Vc/mV+y
PfY4xlnmF/+bX0O1Yu8UJ0Q/nwFEyq9Sm05+wFhrAZQ1WR7dE3Sq/V77jesstF3nBjGMTbcSiAf+
LjHVjMWWpnfTPKprDm6kIplXCubd8ANbvJUUBRFoonlUG9WhP+LjPmDxApWnyc0eQpHta7Xz4qVD
49h5YMClOTHboTNQwKsfuM22tpqUeba60v9AxI20MSehD0egL5k6VM/hBpI5XYYdzMIPtZR37+Ws
4E5oSGiBPWWOI/x0UoxDpfMPiXfWeL56e7KNhsh2Mky+HP9fmztanSpAKw0hjyveouoeZgCbSaqW
sVuiO405dglQqlNfGWDtywV2U0/JR+2KGH4fSAWz2gYXPhHWPVd/dKMLqSxO+kJgbTbpgNPqxanz
ZGLqCIAAXLVIt944KGbOEO8kRlOTTDDshW2q20fIXXHVP/i96R5xtGMmVX8X4zDRfs9yz2roBIB6
vWY/zTz3UntNOt4OjpNoA58RFga/9bZxp3rqTfyfi1TYsXtxu9Iz+2peGid9kkCqdUSWOkhmxS8b
66gHF8OKcRcJ7N/F78ND3+HdVS9r7Tf+1lNsxgQTjVwZPVupGxaGwZncO22bOq/eSJSd1QEQb8ag
M7YrXY+J+Q24rkRGYd4UJ48ZLsB8fdMv9YRdfhcxprsWIIYQb/tKr2qXJGL+PrUVI9MGF+b0g3rF
/0urdzA5DByVuzEFhDERJCHh62HFFSyakd9A0Gf+HwZbQwHIrQ9l2875uw5bo+KzbOYdNLeMgb4V
BYgin3LDZKWpzjXcI0rOXNbPsQQfxbqskIa5TabaNrnX7ddBZP2gTGOHUBiTRf0A76M+yFqtgjB8
9IJM/a0v33bV5CsXHMKVOvfMyYpiqjy/AcbNqK9ETK8rOEuQbjuYBl8MmVmh1hEzFnvuSb8xxg36
fQsAAcuAmdaS8z9JeeExIELW3xWKlUIE1e0phMb5dsEsNkXAHVp6BBvn2mtJsXh6Q/EV8XtRlotU
Jmf716DUs3Ydc3bLP3HeXk8MbJbTyPgIcfL5ocxPwK3ceanCWLcrEzBlzQ/QfYE1f7efngyYFW+u
+Uk/UThaB0mr3PvZVNXYmRi78bZYCklQ3wOsG1jFWQxxy/e/NEUueVG7iM/MB1JJlbLufa55L9Nq
5ZUWLlQ1iJm1rftIbJPRUlQxst1Ooi7f1Ak8BfDJpGA2Rn4uP3CEsxTjor3UWDKBBDd5y8ozrRTG
lY+TSN5JL6l9ImHbFnHdDgEsuPMXJ9FLju5gt9+59O1GXR7W5PMIshbm5qulmb/8pB7yvKH47XLa
MAThdO2Ly3gHyiJXH0xLys4iJ4kD7qP0aTuTPI8J8arzk5zgnahYb1D1Jcz0tdHMBRbi9oE2iC5j
n8Sj5RIibN9T6LVGUecC3Cg0kBSfFW4ry4AYBlUpg3tUKoyllJkYFNJp8ruOfSDBwYnj2wIJ5Q/h
73I9wn+CLUO1u33x0QGh+7ebJRqwqg6j3Tod16O1NdX9T9vibYrF4+7s+6mErTDJqh3+UXT2IUwB
fxXZp/UykB5sSoj1Ge0p5Vvlq+YhWZBbt/H7BRkxHSwMGvgst+3wxHcCPgjJH/nL22FbXQGNhZWD
ijrKBTuwxLulEL8LmD5htbD/JtUbqXkjNwQKwGuLwCJsDcr0Nsyodwc6yB5RD+8pJN0lse9HlmHD
/u2tjM0gAyxee/bMSE2WEXmJxjuiUzJTS9QGyjQlv4EOPlnmoM3GuSdR2RKv9IAYs7UZK7Zlyg2V
4bdKLT6UmQihlTGg1OjpH926B0D3C1hF1ieWITasUoI+vRG2guqlGv6DTehhXITIklwbgGJ1eF3Q
/Icdr/36mzzHaRhGIBPMepbeJ+zB/uiOU6vSdZH22VXgSvNUZxUJ1gsZH72LIycw3CfBlXWK9dc6
fxhNBA6IpwZH6JodbueLZO5aq2jvX3L88hPgvwU1MzxPrWjz6STBghuS2mJ/uvg++DLwVyv58PF5
91DylHXBkZ9Glx/IIr3GbPDwOWYxAJC4atKO/QYxHD6vYleEEyKk7nSEv4G99T9XSJD1mrPuNGFH
TEMrzzlSueH/nupIYnpt8eBY9cLM3fbskuPJjh+pbG20b/D3zkKFUceEZ+M0Wc1n9pKtjppyNfsU
FGZR7eDOXi707JVEgOLtJS44WtmCst/+cMB0su0A5lHE0ScsaGw/OcN6KvTOOu1aha/HCHgFyeFN
0YHkaoYG75BiSjfq5J8P0S95CyNPRpC+kzl1aA271qBTzenWtWXalW1MN/1DeN7VNQP+T0uEq8jW
WgMsGGH9ZAKUdRmBq9x89aA5USIfdlt5q9zMiO97/eLGbwTCmCHG2UvlNikU8OTRlBAGppKBiJaM
JJ21ozj5kv6q55cJOhXY7l3vBhwX0sLEQn8n36nq0Uxc/DN0ZQZrjG2MULCOxlqi7txebPpbq+2w
ArrsHgjrb7gslQATmQx/7xIPS+xM4xP9qRjEvcDz2I8Sx6dtAId8wMYV1/jImbRs+hOWO8Q+mXLA
4qwBCjk3ozoiWnUwvyDlfUYMs6wCNbuKjzvZlto7xDISrsSB6NJy3AHGNWACPOmN6QLfkWz01YkK
9trTjpFO2m6u8fEhHVcZWSIzJu3HO3HwCP//U05xrnSD8xaIzm/Wj6iV5Ff0dTF9cu+Rt8mbz7zP
QQjjdex00GAOnpFAWmWYsWZd4aMVamSCGehbcRQw1nj0hijbwtJyk22K2CMMkkDmX42Zm1CVTGQS
7vMzFulYGj+V2prEEGg3xCPu7l79EEBeRZRkzLK6GPLU/+BF1NQvpV7BKfbQZtP1wqcFf30k0uBl
jBaESHswSPeDp4CHrwiLCtvFZ5lEtMn1bHLNxC04kKzjiO76z6uZANWFg4owut7EV1bxGoHJ/+vk
yYNihRjds6/NkrNfwZYlvALHkvWOLGrEhpMzVK+04YjqKcA3EYzNxHmtZayxqFvwYSRGayX4qdBi
pgAS+LQiMqgVi5NakEo6XZoUdp0Lsk7KDlLMPQgiE/IXI5/pK1MNJP5aRyxro7JWUscVeX+xn+Fu
jj7TeOgW7YfJgnFXWcY5HbxLSta4fb1aeUhmUmnKfTT2/OF7a36dRDR9MXR/Lt3D1MlXQcEmub3W
qVC2AbKYBXojDLCZeMw5RV968nkVEkJI6Nc8llxfApPHcb1WiqAitxNlr3Ihy2D4BZXCWDwnP5B/
jjxj0ro1XKNt0WPlMG+b7GtXoCQVTMeiowxPDsMviZa+8lXRRdbnwQeRtUwy2zlSWL1wy+mSnZ3L
3ZfdHGdNxAG3k1aLw2cfSvroVfsQldDeCFzdvizEydRZa+0vduGuMO7TkjYLvHlLTLR3vVCmTCBr
4C5LPXpuHRwnQ1rOohU76XJ/zm2shDdcmSjyH85/ZGyOGCzfDOBHNL55/Zl68Yc/PcrEWrYUlUm+
4yZL50s8N1fblIDmW5jOQR8jh3fVt0repZ4KoP61W269XlZhsEqTf6MgRrdJZ21d3ciM7OTkE47v
9aoYAj0F6y3OlP+NWfANtiwlRc8emJL/gY55EAmrHuvNiglEfMwYVWKQpSQ7YV2oZiVHpi9uPOx4
/1nc9b0imS70B0tDPaWh/QeJzmhCu6vh1ZeerQdfvFIT7oXpRYUvyQie/6W32pfzsNY4f5SVGB3U
Z0kzTO82eSYlUjHY1srw7UYhxaN/bEuMvpIlXwIfcjRyakvECzwVGXp17uVbn424GRyWdcXmFw+2
cj+FHhgKG9N6H/i18rUU58RpoPXPRuijFaWnwxpCPZ+ix/l2bOk4e7WvjQH8nJC8ngMyqw1jIlUC
YP5PE2e0iDhMqZ96S0tkU62URMeQhRX+qL9yAUN0WIJPPYjg4EpplQrJ5zo4dlzxeteqHw6jzxWH
yG5QLBiM5A8hs/RpvV7NhhS9LXLGgvXuzh4A9NpkRCVttGqw+9PgONZ+wi7D7XK82JvvXBfMsHPj
F0zF4K2IzqybKV/rMPVjnKt1UackHpgQ31bce26LPXLXeAjh45Zbdq5QAXR566NnZXWsPN0Lqotm
zsnx7obFHoNhZM0ag/HqzBsI2gPLVNmEwdV6/pHvAIdozm1TILo/s1TPgr/vqb5u0n8uHJryHpmv
QdtwX5hsV7pOl10Xh9i7R8DZ+RQWGpCpSUH7Fu5Y8mdnl2Ho/gmaAGWJ+Zd3mz1GcPRuiBtOGS64
qXD+NxwlK8fR359y9tR+Oge7DIp4H0J/e7UEA4CdI2s7LPRwdipQCcKagWM99JYingMAXNREt2lQ
ZU8Gv5+cebItiEP4YUTvXqt4YF+1X8nTGwMTeC5Mf0Ff8ej1Zdu9xtel3lcqbE6vy8ud8RxnNNst
e62scepzrJwhg7yWzx202w52aZfocLqZjPV5aAruh9GQVG5lQ9LD8DX11CzjYu7QD3M3EhzhmF/V
rJZXnMteMOPT5/gj8IsTLeux3YUOpX8AYilHX5SChBbPWySUXLbzXfc258KXNedXf6aHL8L2hUTu
32DUUNmxPJJ7x38XrlwkqH6yq75rvgY7Zqb8jQ+kAY3jsq6dLqhSQsYjlY5342vYAwdGdO65H7GQ
12NRNw6b/eXdp6eja4Ff2vo6J7qWfYlMsbhdFZBouUStBCo7Vu6Gy7y12hlsg5XBIFfcyclBUHmG
BDiscVxO3EiYyWgbIVhOAsoo5XAStXwBnF0QalUEBLbJAX5qZxLPw5roGCGDtWmvpsqgAcHpL+q/
iltv5g55SapTev7hydgOOBw/FZPcrvcKDOq4CReMtJI2WaCQyqjVwSgA09TGOZbTXBbeIpEeq1/G
b4bAG7N+lGH6H5PyBecbvqSnhY4rtfL9wExsHaQxgdEpErw0hbQQmJ0TV8eJPBAyBuMK6/klod3K
56/WlVZEE2s8UOno8SrOnTYEGTXhzGb27hongXNJghveLmo9H17/L16jcSBZ5s+Edfhw5TG5jH44
5k4zPNpV1eERYl+6GuCq5HXujJwbNYmxNDLxlWZpXCJhVVk8dzJXN7sVPB4ZB+uTLPn7/fi2Mhft
mJaDrMzPhY/8KHEH9Hb/9jxD0waeLeb+iHJRZd0nu8v5qBbqJWAGYrGCYqrddovZ/4sZW3jJtkgH
sTEleXP9CDF9WwA742zurozL76hwuQO8VQC1HP2i7cXBPUS4zrdigw1e0FfOfFgq77OmAKFJsylo
Hdyfkf+Ky05mmnxu7bxELTp1kxFsSLHalZJHMtiNN9jCFRNYEHcf8Mo07qwU8EsCPc1RBuVW7dVM
plmmsS5RGy8JGVKSv0iJ+8mjwIDmnN30fQsIqtQbuMySu2oQdBoPp83hj/SySVygpCMpVHui8eRB
39bS2+j33a+gjDrn+Y4DiMGsXQjwql/tg0zvfT3dvsKG3mnFBpDvwKiyDXabiPwSlnWf840pJjb4
Cmx59fegbYsq7EFeGmkJoExZwww68LUltzClFBxYs0p6ogcsFpGwGD/q5uSIsC1vJhX7nGN2ix2k
AxrWG8u37ToacFRNM7bGgeHj9ICuzQGPcothd6JDAa9lul9Jz2qaDw5c25SjVdm0n2hn79Boq4YV
l786gRFm6QrROvGTYHl1EdTrRv3zkNW8cLV57IAjDpxB6Au8Ar9ABh/mhtkX35qohN8HFzQjuVot
0YZ3DaXFdYjE6tdO9at557nfcYoi7J9dmu1rUu3sLixXAQiuhNoR62ZpbfWfB8JIJ/It71vB8uqk
iLWCMPWHiEifUcyuO2ASCzdK96UL3wDe6t2MElm8aZEeNGIrMIlWyKHWsvpYrAnhql/F/jYbHrlD
UFevvukO2A+NYQrQ1HlEBByQ3rI2SAtrAw1vfeNW1iLJ6IMg/zSvJsiV70G3vYNOiqwgg5egD/7m
En/kHoPrzPTAs4fema7RFWosGlAAZobT/CgDX2jUfg72FLUXLX/XzGrsnRiR3k9VVWhHZTwjf/9f
xH+YdZTp4QFc85rA72h3DkRfcvzMBtUAw5F6QC3K8dDIgDQX3OqdZWiCoCQ2qQZ2pAGGTuYLBp/g
PVeDWQGMhpmU9TiBW4i7NKEDzdBo7Xh53235YAE/hgwHgWwt7IZT9L4BWw/Gu/pQy/QfTvXFO03b
JCe505wW7DeGiUgz/7UAoGzQTGPvuVu4oLgm/E/KWwSK1BqfjU/ItFmb2DGlOZZtkq0NDDA5sfxz
NGQOfNHYJPp8656qREMq2TuR4oZOGursKkIB/MZav7pe0jekCWjMJrSIbqnWHWPofbJwGrOEdyWs
GQZykjPCoi/8nIF30aHRESl8TbDOy4TbJ9mQsmVlKWstcwW1NRChyTTWpla4Vjb/b/Uk2Ub14lmH
LktGBno3mKj/QB2nqC/wVLsq1bcJ4gS/X4xE3mH/EaTZN39MeubSTMg2P6oSxr7CDUwwUXumQj+o
INuBZqC3XbcatURb65H2CguGLPgHirlUOqkxC+06Velro9oY1yFg0yXp2uifjYBziwsU1JKN5V9J
7QvmbUAbqXUaq230dy36dvptSuqMr4AH3XoWLIlcqfx8qMxFbjc1x9igB7PGDJCI7zRVz3L4HErz
nJXAekajQZDc7GS9KIn2rZGKjRc+o5+9yPEx78tAyl7im9MdFVrkX3HFiQXOSWSMvcyt5A1KEnP9
KMAHqtUwflDUgQuZrtLQkwB7xm0zsi9UrJwVXBrh8FslkGof5nBDsQVIS2l0xog+R9s0goQx9s4E
ruF5bGZDvA3mqzfI0x8Ro17XXCfMxRREnKt/WF5UZfUzVm33BrM2xDl7kmnE8UKlm2hC35rbAjfD
/Yj8Cb+10xA70JblniucJSVvpNe04ZmxIaPgDmUEkMrnEB/HbCzGZ0R581QD2wj+8EPubZlWvg+7
8o3N15kNXzHzSR2UksHSSyyaC40yHuQwCB2c/SR6LqcmhZr7vtgcvLtxflQ7JePSGDYF4/iVjHKz
Vi1RfJa7Aa65S0xdWxVDqn9xSWckF+2wzgFoeqpZyHTs1YWtBvxkc2MWMqnKc+AHDn2tYRaRzdgI
tXSCw2t2noiCDaxn3tiYDCacm0Nk0mARP5kX9a1PpRqVt3tomoMB8/XxhIRmipyhCSyBfGXi3/rq
Xb9hfmWl93UdO+UKknl6ChsvcPjDQCWEK+xURW8ZVFCPNoRap0MGApI6ej+p2iyZ/OagMVc2PGtg
0l6AFBp8E7rZJ1dFHz6+HJLWMtl/03VBQNZYafAa4oSySVXj+/kI6RYuzrr2k09rLSQTZRmyx7wA
FVFw2EUJWhPPKRZkIBcEBHcQ9HZ65FY1M5Z+okmefZ/g4cClyEuGhkLA2Ky5CH3RhXrQXIWZypwL
MDsm7t2cpnW5VuCHcXs5fxYjFp/PPR0r4J6kV7fwNN2FdXOUwZrhDscQ+GdmdGaybU3I8OuwmY+W
7a1NEZFBzCsTFWhwpkU3rVIDYGbnGqeKYLAw2V8GDkOvVpOgcMw6elBsIwzb7oe+ZZ6+UW1EEo8e
g98h7Wqi3jakgM84NYBC+Y7XTk6lOGy4geh8mJaIayqlQhUqwyzxlDgMkOs9OwgnsnBsukjt/HUg
qv5vcG1FINl/+IFNAuzT6wNNaknkpxt8dy3octPiN1AcJRWL7v2qVLPPfHU8FHbk9zB6DlvVixQC
9tklc4SBozDebotGEcfhNMxDUOIcyK8k1q7pwpjK3q08xi0l//li9BTX0DTuy/JgO5khIwAaaHnD
icO55lfO+xbHg9b3lKPDsrL2zayJK8A9WSsPjt0N4k8NZzfxHxZvySwTtXpWe1Ty7lAa9pROlKSn
KL0xnrmS48aZJuudAD0FyubU3AY6+2Gdm6jPHqVE26B4qI67//wc6ru3Zp+OD8FcFHQnzAn9iZZ6
2+sMXxtzjJ21tZP0ZT5QBUpSi5h+TGqsPgVEekJW8THHhuEIqYDkZ6C5RRiOgXgfOGqi22GqLOw3
JA9C/ww7MBrfSDE/a5ybb63XX/sCP0ofWv0SnWjXIXv8T8eW+a3ildTcClm1p1cQVXAMdOLwonqw
4h7JuJ1p8pn3+5q0Di2EvcLiflUCPaQDG9VUW+nAQni4Mi5c8UhGCVIG5MbQz1Q8US5UITXWSKD2
KL1r033TQkf1Jvpuar2HfUe3qapMLJsHkqylsFoAAX9W9DC7Et7yJReBg7wSHMO8lxvijDNs+7l+
s+NvjW5pGZd10wu6Ogyjgm+1cvlSaSIFTJVnH+0+QndZMOpGIO+JkHWyxjmYXzlvOalR09J/1HNM
8sxMjv2tSLwH3UhZKRkOtyovKwd6lcTtz5ZSJs/sgp+UvxAFgmZf+sm/LEjU4+KA1kQwBt1xgrxW
p1PM37A94/xMP7o22pX9N4pO/Lq5g9qNgpKpRxUD3T0hi4JCTU/sGczdDQyXAtk0p7J0WnWt5pCE
2bXl2fj8mlW9VxIr+wVSUOZOisKVXw0wO2MKcaLr8GDgT1tpSccxvpkm1iRp6dCHPP+STzOcy4Xz
TrFZ/2qGEi1mfPX2jPYosbZJdMXGN5rwd5g2urtwtFbGLI9k7IqzanejvotPz+HoFOBhXIzmtrdN
ZvnrRet8FnGpGQd7hvwRJjVkTLawfBz3UXZgZTl2J3JWVqH5W9C7R5gPprYEvHx+mqutNZKBhI8A
AE77o62Lp8B8HK255DFIxs9K9ttI3kPnCSbq1vuODy/H9zDklT5KdXIJzKrhvSRYft6jk+P1m+rN
6yxSBKItgHC3L47RcR63gDCw4DWWqLhNhYU+sBr2QG51zri6La0U4Ll8QS/ekaQjLkcNRrrtkTUg
QQr8af5WJzyfpE8LgVnWGZngVj86yPHr7ZmnRwrNy7qv/BLFAq0AExQXA4BwEKzr/6YCnJaIKY0h
MKALjiM1ZhKnL0h19vcs0IJp0D7QOUFe/ig2nyxhPW5vQE4K7lJl932fvVfM9fuSgyu+2tDSKlDy
wIgqoHXiGtULoXWuL5nl5TDx3j09aUuOCBUxTWjCEeWIZyzh2HDOr3m3kq51mhFIO82NOh3jdJdr
4r4qKLm0N8JrAPDn2q6g94lmqDQC6FS5Yu9d8f5J1qVh0/oX54bw1PmUxuSn92DcltBTzIJhrMTo
1DfQDbFXKJ11bekJSVO9D0dLGbACmkiqBZkxM3uoZkBdxpLcdGIO7zguvhY3jVMgc4Rd5CTPoqEC
ibDsFZguncnDuUabxMvkAQBYCqpWzLxfmYFsv7hSo3lOaufwTUDo3LApK68NOZdOTzOMkre2MWc0
76sdNIwDeoGlDNiPpu7L88xyPsKObte5od+rDyQgNnlHZ/1MyXVd5H8zNCD4xMxpw50OF3wGgIqH
Asl4OC+7Yw5eUooZaPRwig8lJip4CjNmdVJF9OhhmGYxRrLqvsO0wVQ26pBlJtReKFYZva4O/dDW
22sdEb06Nij5oeojan1/nPqOieRHey4XQFBWx9nvKaf5WzdmnO6LSA1Pl0bC0Nt9P8jQaW6RIKoo
QUl9+wy25f57zQuXFD/C8K2rZmyVyDHjvfIgnHpR+XuuIUyii+AApYLZVwucU4r4EO9V7WWIoQoN
xQCQFhhp6uguYEy+A0d5pt/yDQwDEbm1hRXqgQZapVbfta0BOgmszC535lvErloJgozwW/0Cfkj1
ssHBVWwbnNNjpNXFtr4BTDLvZO2WRm5KAgNKrjM+QTx4+v+i3lLdy0Z9V/P/QzfEGaY9QJZ4QxcL
8E3Oi/aN0Iw6t4LW9E8EI9NE0iY8yej5gH6WFwc66FPyguthKOYHOKcDf4XtT2d3RZMiS2XY+r6j
RRfiE+p5IfKw0u044AfUacxI7EF/kKvSsp0hwgfT3fWTJD1PG9XXITfzg2GD6nFQGPfUqOZgoHvk
Ky0toP1/LCOxOiSbiE6OmTIyUYR4Y4D+zozbhOuo2+uwjredlzHrszWzmcvEq8hQpzLXhUGOFYPs
om22YBwjXZE1rX2cBvgz5EuvpmswgXLCRFFGsE5z0S/NBknN3BgpSOOeceah7AV2ABd/xoBElCIr
sDVqzJKkmPsxNkFTjNY1jaouU1M6eY+eewH32F2EzzAgu8XGp3RItfxwwrsVUOttUpWzSPgAoGOK
ChmIM3Up9gFCt4SWH1Eg2LITbHmWTgCcLnHGNRNmNx4h16IVWGFUMqiWiVFqamu1iafRO8KswNY8
DVdl87/pU0xggSa8hOYvH21m9OfmYgLRTNLU59Jb+nCCSklxDpYWK6QweEfsTA/fr32cW5PaTOYY
g1wsyooLkbYLBxAtFSs5ZpgqqvbFATXza5Cj5yuvExRQtywbdBGjUFgA7i/6KUcxE5GxZESR1TJJ
tJacC2nAiHeB/kRCiSt157L8qITunz/hbmGDYwxafn61XaCc8/I8jP7/kp+ZNZnazo3CiBGgc8pg
Z8UPUgWeUmYJSE/TbTM5ZtEtAIcir+2YCzlLdir7wokOpJ7gy/0q/iMTdo9cdOKxdd+aFQppczUh
4TU3bPQcmkOqbjYJbMZ/HFMdl2mr54F5zRsDKDXtdIFrOBl0czKW+FbSxi4iBtEHimz80WqBNeF0
Dmj/+3nfFznEjx7laoCQjo8bTSJkRqnZ+RNnb/p8q1WUYoseC00cp8nsYyV4HCVFoWlV3Uv/w1Dw
jYjmKow+jk7pqaXzN3pfDarhleH+ra/uOpwNoDsN/IHiVEslSB4ZlbgtTXcq0Rdwz6IfDtGQsatT
SVeILwTj0zpCOVLu+NC+C4m9nNaHQLt6hyVGxe5BnDeW6j/RdV9u+jXmcKc5yvK9Pi4HDBLc03x2
u0W6Pj+DFnwGVDmqRuCSdZTKXhRkicusUUnsmMODdV7sZPH8oZ40C9C7JzVLCOlB90Gjp1PUOfbY
gXfOQEO8bHdo7PCSU0Jy6gwncziB0U0bFQbTmsAVF9csuR4jWC08DswHCdFEvshxlHXsI+J5suBu
Kt/INU9s8v1OlrJDhs7kyjmQ43u0bRyfWObif/69QPVB2jVxONssvpjdFvMEfv2GJPa86MYq12HR
MlxaIjoduVi0tBxC/VmJ5K8dtnBg7OoxYhmNqjO+VuK5FGivWf2X7eBCm00cC6qUMtG0bv7wiH9d
GU4L0lThIzLUyopZ6MDKXDN18V6D3q73deOm9NlGU1UqbsmkWKxH7H58rWFwWcCTigauNanaFIb4
za+qsRtikWL8WXVN5NaRLJj4HtuxOeImipYc+gtjACJb3rCDKbMUyANb2vTcoR8S162JYwposMnU
nZGtjOdUIvLhht+CDdPaBFm4cdJq2qzgcg5v2+Ta1Gq4CocrmH4oKmp2VU+mvcTT8hiv3zhq65qk
14uSVDQ5URsc4eb2tZzwwgCyhvO97pm2a+poxkQN+ttKppXI5P6TZuoGkyQrziIOLn/4UMo1cVpD
Z1F/cbHHV5rY/bRsKba7Rl6BL4m4r5QCWxij9N1fnSHRPxtoJprMBmQ+6neqRYYI+z9O23ZiPL3y
wXv2Uw/UBm1kxODhJ9B0PnG/vnvf+xcajNxskMmqqwmPYTDUPZ9IeF0qwAW3xieWI4qn52Jq8E+V
sOgPXwocPpjczyHZXpFLQxHXqMjCVDqGBaOB2SQ44Joet4ZiEoRyp2+uJjqjjTrl9u0VysUOPP/z
lTWsNsTa3Z2/MqyXGsnOSBlZ6VwojDinMa/ZWWxt7c4Qb1MUKzqh6EQE/8vfNUSarXkUBDj3Cu5/
J8nO0T/qEUgBexzASo1OPgx8sHj0vjflti8cF4gVtGt4PJZQ+5w5k/DKzq+0D6R2Egv/FRupVPUA
RlpdH75nOPTtSVXMSK0tb/0cy9/I269vBiUHKtVruXQUspfi3mongZOjeyduVO5V7xRPC6ru/Noo
6sz7NTzwmcpc73QjAwTW4q510UvONktPrFMRqCr1oilRFMCzMTr4ZOa4BGDbK2MOz3sQ7O6XwRQB
t7bdbPFSwm7WR5HepmBPpvFcRg0k13ecEEqZS57s2iRhucHz1NibzFVuZrenfVcLZ6iKz/Ka134p
wwcIeOZTOHj/KTF1R1pRPIUqPG4qU7QbhpUr9in8B6HoK6j3c/43cL/I0NA3aCkxT+w4qskc1pjd
dc9U4iKSc5Zj9bZPbttPzJmr5tpK49iDg8Go2m2Pcgb8XSJ/SUikHbyOVwJXFCDY7ECTzgske1CT
DAwBinJLUvVngOdm8z1/rtguIyVbgSuMvQSz/1Xj3JyZoy9Q7j5K0qnFUh1p2iDx+HTp33DEzakD
Wo2thb8rqac9QTNG9phqCE8pXn8VwvCbUG2LG1tvN9E5ieyhWyBU+X76AOvLC4XWfrHFyGjKnrdx
1Ux7x4wpyQhYXTT2d0TXBW7Y8PYtFqiy094ZY+m/5AieNO5pDy4cK9T0v8uJwynm5Pqs+Gzg5I1L
EzpizCcC+TUZXrlpYgISv4J6ajLHdtdq2AbQAK4rbZQCJY9mQGyrpw1rRwqOI2MOOckYN6+/oYls
/df8MTyeQKlzrNHu8gOJLHB5HcAiZeIUR3d+BD5Kl0pW3JXf7F6DysGTirLvxfpD7Fnpe8P/RYIJ
I3k5DVbrBc6htdX1+/rei8KMaU3XVLJHWo/pUeGMzKVDaa1ycGJ8URq+d5OaNkUiVoaEhirmTJiJ
ypUGMNuR2lc+py1MzaM7bL1biaFQTheCj25dViLkn+//qUNFwOXEk4ba1ePyscCF3LBzO3+kqZ8J
SGKHZqextWM16ONd/Bbv0uvRYY0UuMFlex+qjeNJkNsxhH+YA9zj8WGQdAPguvYtk+5UIwPATU6A
Vh4Z5riSigwkE2Esy+2VBZ7bWKR859g9oh8RqJ2LA82QNFW/0emsRdQBODoIK4di3C9boO83BwNk
UERFl7NZdTvahqtjNbYfPrxB3afmH752J/uJ0oiuFlU4BwUZBF5XPmhWhrsbuj99g6/TmboceUYS
oYLI+DhLb0tfoBWnc1ZB3DX2m02NPeyhJ3biokCdDc64znoxb6WlCpS8+qIN1eyBBBhuvOjcBwVL
J0bZLFHbGH0FL/fFPjYH/IbazKqZG7vPjCRV7Ej8ShaJhjHnbv4WHL4Q6F/WYZCaqZpoo04ItPhC
mmuOzBbV+EooPkLxD16zdDDlratJsbVVxo3H+rQWBULVFlxR4xuam9AiMYPZQYDwYQ8UM/nLKc2B
sJ3qY5M0AJHXmY/VmEQk3AZ4ql4CaY+IGx4zfoOulVl3XbJTyru+oY9X65Xvk1VDMW0FKcHSnF4r
gnO2ey3vOR4F8YBCLV2eRZt3ml2O0wmykmw//805Owz6dKcVdp/RjJOw2QWoJW9jUP+dc2J+/9pT
T0dcmAuwJfloVq3g23WPDRXL7cEmjE0k9t8H8yIgZJrmmNFu92gVG1lAykfoz74wQ7VLYNKEZfLR
77E2Or7ow8/YuEMxBnT1vtjVppT1HBjTrks1lmcodcXs4geJxQPvZYdQv90xP/mbjXQQK9apeRsc
S9mrKOO7rWeFgJ/C0wlt1C/BQjx/GWCSVVRsaQ5F0lJnDzy7WUtFUSDNfNm0EtqUYwvZ9lvLXex/
ES5cdt+yEOSK1kX7CD45mvUU1dTV650zHR9BqVoG2zk8WAOd0g1+P2GDkbtGn3BtpwL+VqICkRte
+G8iqlwg90fLhikOdKPeejOQSZZzZwjyUWj/+d+pY+auSmP1DonwmwEviKON+NcOLE7AAYVVj70F
gHVkGJJSG9cW2PeCdlXdt9TLj2FcGDQE0LcQ/RWDUH2kBimBqrmrr2w5Zf4E0fO6yaKOEF+tA/KA
sjZkzidW7NyViFbh81DfreN/RjDhmQESDUXUecBC9r187C3NGtD+ab5LJu9RX771CKrpqqAjNchK
p71SbWNXvkQvOmGqCYu8YvZf4OBP85z5B69hT8DtI9SBw1CX15iQTEVxBW7yhSH/edQYaRAuvRbc
W9TOCQROFv1NQibueSazhOHvJcVrKK3YEuc4tlxMgoutZSNKC7dNIAxifaMT02lWOJUMmRaafsy/
jbeVHPHhHGz8ke32uL/76rB4ch1/+tLd53C3qbWcEsNHmwjRwosmBhyvcbnOMY+T9tw1e1IR9Fn+
KnO5coUscSzhKnbpkf9EzIW5dWGTvwhPoO6p37XYw6uPuS11UjNH3XWWis/6YbRirWkTGlnVD+vn
ynKO55MOF93t3vnamGSRb7mccRtHxvCH9rkH3r5R6tXF+yT5aVrSeRHcpJzM2SxKu68d2tt22nhV
/meppqBnv80uR+mYrNK/dBMGcgRT3yXQll0q5QVvWTU3PFF5VbgVi2T+s2voEJEZTLMoIbMk2nrL
dmEe/p5XDPLCbFHnxvJXGkBDDgUE501epNcvH9ugoAR0j5jCdvd/tGFZdeIj4J0opiYnNNnLNKt/
MPok9/cUxB1g0Az0c7RZsIUQI/W/60h+iz3KYnnMwhPZe7GBfl+Zzg/Z5sKcxJgsJzvvPVrf30FJ
WA6y/RTZ1V+vzhHRDan0rUK99AnjqI4DKDIWbXyeF9gMhmpHYR3cszLsmAhe3pp3DC4Q19IfhUg4
xgx8F3sfzv72WJh+QJ1+rU8/3oEm2GOSiy1ciNSbhFZCahtxfXihFdBiS12iBaxKNvkwW/vyEvLh
jeylY172pQArkHZ6Mgb+p9W0TBuhzLEp6PFZquWghdUp3U0BxhfeBqIb/3d3b7ThQTwkdDY6656g
zC+dt0nhzw9ZM9qiIz2eQI/6oUHAVs1azMtdIUm6bflrYoqzogOFqvJAcwiOb8b29wmwWkfiPrA9
dFiNxZojrDA3504SGV8fYqOLLNPoQcAhfNHQercK3lDPc8oHPWQdTPauO8cicY7DfRsWZX6ht17f
l8VIyO+iPuLjoCn8Oj8fAEFcbFW6NxFn7iFBZ9drthy0RrONtxn1vIr972luE6moTbDpynRiE07u
PgFiamxvoosAF7mUGtEVSUg3w59L872yCF87ZzgjLYJpKLLrjnPMgiuV1OQt11b6JGOCNlqAInwD
AQAUD+LNBcYzPviKSueTSkfMRjty9faGXuj5PpGvB6GSLM+hHdGIWy1aCDHNBVHlB4BstThuWvkZ
ls13RmFurGHwOIlRdkzBeu9oNzmErNXNLRexva8h6FlB8o4H7o1IM8TXKK5CA837Q7Srpcof6h/Z
2ws+E+plAXFeoe+YkgUygAUBKSdJfcWjTgFiSFxkcNon4JSRzLB+Jg925XliKd6ZHc4WfOZk/LzS
R8bjuX1vMuKEVB5EiQTuZtzmLSz1MY6ul8XxD16LaO8pDEE4zKMyP2w2Hxj95mbL90HF8heuhuEG
MZlwQzkrPSwdOXOpJEXhd6lUT3pMeOlK5BkI+rngMOSsDHI0cf5WUsNiEuS7O2FzQ4RmymjfZDRW
roZyJNEs0FySRcBnkiqzFdT88sI/vuIfhP7kGQrVkOWNPnSiEYGxLvU7LWb6hi2XNk5qglyfJPlg
Vx5Td57ZSuho8zvbMs0r7ff/DaELFRXT/Db2w0c/RfKckWS+p14d67J2/jWBAkRTSgTnFcKgWYDk
EaFPXYpPAMrxY2sA/BDexdcE71xGKqjhrMyMtW7AKq9AMvoySEE4Ib57aXPR1mzx09AFv/TPMPai
CIXRvTeWJTu6cTWYt/RlyDTpRS9h1ItdU0efQj8lvYqiFTp/In50IojAfVAQmENA4n7Dze8r7cjl
iJHnslVJm7WCjEWT6GVPc4zrAt+RzHLryVV40vO5dX2uOmX6ufHAfjreUwwg90tK+8TI/Sn28Xj+
tt9vgqdxoSeNYZr/6gPz0LB/PHjB8Vdf4ZZ++A8/RVwEZlvGF8azJn/Bw1blZbnlpodPppwTr9LL
Nf+ft5GAUe5EZb7WcsUxCGHwVXBTcPJSfqHJVRBLR2d7ju0xnT6Bh0x9MFoGUxSgqWjBq6kW6DzK
ub2fAVeUmglvRa+g2bYbO+EVyhYVdXJo+xa9ldFrxOY0AB+B9OeSeltrt5kvq8tueQqYKIVzwyu0
cB7O/RjfTmILCe0AnB2Uwz7jFdW59t+g5aDlcdz2mqnkdHTaGn7ZC9JxxgbkwXR3S9FS/ePmhY0W
YvOTrxhQvVCw5tcIxOx9hvMMrQHZUqFotEjWDUx40MiqCQEjZDFrqpJ5D/PSkCiQecYGXNKHNYJ7
8Wb72umru3IOfCwNE3tF0ern516Zo0uoRrb6BbeYDA20SdI0DK+VunKqj1+JDidSXftBebuklDlk
QoZ7dqu4Pvk6S5OvPcziJQvjDPNpvQOOW0ajgfMwmKT8MtqsaPSGzn9YWVdZY+kx9lKXJUtRUJ9T
TeX/j6M7Mhqpq04NexCnjrw7yUZFvIpThgI4K15ut+TFUEFvCcCzXGcbYBqUjpaJKg0BovHFd4s8
WVSmCivSuL2biy3VYTDLvjnerY+azcr6bvfSpRvQdjUIExS8FAj3h+H1PKNxnmyCYHD0+pV6m54E
1tt4RazR66Bt8dWFux2t2k1FhY9DkkstGjYDmOVgX1HhVztfqrVu+tfd4AW/+YRwHtQyofwrSp8H
+Pj7Lvm0eZ1zAwrvDp9S8saAg1Wc1Rzm1N/s4kL32xBeT6uwv34qe6sHz1kstc0Gdn+wgHSlvBh1
+R//NvcBMkGvrW0TTDXCwe12CDhw4aDT+r7qmT2lepcXTCO8DfJDqZmW1hm8IUXIfOY5SwvDqEcX
R+sNE80w7q/pNuqYM0y/fkE2Q0UH7PydMbIK5KbEizuP65suB2HNTH20msqkRjxGqKKR9uNAohAc
Zn8/+yI0kSdYK9m/gUqn7yVJnIxueMnb690g64SkqBgCkf2AfPukeVxXPt+DjHzBpcbw+Qyvr2cR
x+V0BSefXfZ0QqKcDOdNp9R2F2zAPDiNYbK2lgqMh5ESG6kAo4Y1wSkKKnO/drcrjyYjfDHqd3WB
098ZaBPLbbgdgsl4X1GPweMm+z1ATuLyUfRXTxQDTGqJzBhqIcoSQsQHmsfP0ZeHHkUZ3EP2x3Rn
8ElmdvI4H+LTpzwKqHy7W91CshkNBOaMBNz8UJMw1m6gMlzqrZtbuEj8Dg3PxHgLqc3LZr1Kglq9
qG8o3F0qtd768RAty4nPO2iGsCoNuHm0hwQoZzuCt9L3aZYV0OLD6oubRVO0q8JYZ3eV0ZU4qAOL
k8XM/mBAfSLbMVB6kk//Edg394WY36VkewyfrtdszzZzFi/jwPNnJQzrDFTgxWV9Sxj/AZTKhgb+
XM9zWr+zF0AdigGz3OeLIY3S/a1chkIPeOZ6rBA6czqNAouv8c76WtZgwBT2l37I3PQuIsgbmXuW
Bp2rRw3xXSsgqTm4gDRrGVOGS6+SEPS8oSY9ZVU7HeuWUOCIxKmjO7GPgGVIyZlHflrxVDtHP+UU
jKl1saXPdXCCT79eEycCE7NB6JCNWm76x49Y+JAa0lWUopMATvX8Kwa4umcMOBnilH9r4spp/7PI
HXcGmqgDhMdfgmhomfN9O0YdnPU1MeUATNLWR8JXuDilYv5YC7on8LWDi1hlkyUPxpeFVOqLH5q5
VrPPQklj8mmggMKzPQKC7dq2D0Syw9z1QGsT3NcrIB8PQ9FdZH/Gu+6+4sMEgI3fimEYPJhjIPRb
eDhwzakYbRmYnavXcC6cQR1EG4QFguwfpdIEy/nMrIh1CX4+ti8c/mJKOHZWTKop082ygorpaOk2
vSbo+VOVQdu9qWgIgvPH17RiFGVWKfTKatZWogVJwOUjsoExfcpNCfbt8Dcgdb8nDJ3CjXfii9wx
3zxPflRNLoD1UQtsFQDLRrUxv7mGMJcj/1h8mU47egBBTLOW0X/cHWiVUqq3CK6whI6UUcpYFOk7
5ngNxkZ9g56h2rPHoRv3C+HcjqLE427MqgYsHgx158mI42khkrYtqmmSPqmQoApBlrjtgcT7HUlQ
yNBIrKY1qabsJMjxcV9GqTWZ4bb/RpkmjikgvRDv/d7aRaE78wW+Y34M7AYcXq0sM6tmhq0rCnAX
ftjAECSgS3cSknZd6CPSBqv0JKLdg+zLvMSfvJJkQiROZ/fM5I0IK+v3z2Uxb/M1TOJz9vZtwDD7
20fV8GBRWi+tXBi93WhUDebdHciho2HiMjqA2l82NttruE4UbpN2ShBrDFGOXTnG3TFuutpfI4Kx
hkGSUWYSfXVv1BmO6n23jKyfxy+j6R1Ed2QZHGqqyCF8Z1p24hPCrDTfy37MnHWWi0l6NcjMj5Ur
nFdR80HuAQweVk/pbLF1N29xyRTZC/k3gMj/xFYr62ObJZpzW6p4mufqU0G+Xsi9autfX82XpURF
KSpfWHtyb5z5PIkkHU7x29iMq3vYZrrbldhPAWEiznaswSh94lx6L5XvulSbn5KuTJw3KqPQA6lu
HZar/q4m/VjuQxUitGuCtnVnMkIasN/WxvsXyH0sys+AfOvOp/ydykZ5cAdJBlEytpVEMAqUCt/i
NWFIEgZiu1WjlSH1HFnGvrcGYvIh8GNnt3mgu+u+42KGDTe7+ElA/ZWzvnGSXHlPEB00qsPqE2WW
l/O3WNUV44+IjNMMTujHjPDlJdUCkvvW0Dx/QdClEnes6d5VWfy4oHIRKs/RVrvUUOGhZhWipWXD
hPLjlvsNzDvOWNgkDhxD3378SivGVj/JFSdff8KBKR3Yhr+WvpoGaKz2ZT6m6ZS/6azsqKEnES3a
aQkiP/g45avi41j6oMep30EBR1HcDT5j43I47o+a+iPpiY2S7mVE5sMVhaLA24vOp/9J0zeKMkeG
jLhjLhrV+tevQJA3kz62XKrG9nCRcZGXW3EF/wnY2rRaFhle5vVLoFyAldsz6ZzHTaJ/OrW7tyRn
TfH2lzxqHEXkHx8/CX8oLPqN8HZVwvdEajK4yF23Sea3TDJGZa+CYRDmllpZDBxhkuDfae3SE6vs
qp739p7bDavxOLy7yupN6vlUZyY9hwyOmbzldjh/v40ZDYyCAFxe3AmtQP+ScY+E/8u0J9E+VpGb
h7jwVCPI9KzG2kyp8F+e6Vph5cdG5CxwuGviXbv9kFc6StE980kEQhJIzYYJJNXEg/eqcFvYSfKH
xuH1rxvYqL90UPGFaB+twzyK0j+lz+xWfZJwxqONCB50R7VyuDKwH26LN1szXcR90SGQE5KMLLNH
xEzYfouGwgwXFcFfncv/BXU8IEZTOoxUdiOan+mUFIu4+Zrd1nOeDGl3MvJHaghkefpXlsEICJfm
eXkmZ/vWx/pd1Jfe9iYD40erYzHe3YA0ruIERj3HOcxnMzEQ96Qfl+xSZOrUgjxnv56H+bF6ctGZ
RJ4E5qNUudb/BycqpIKaTV/Kdb6UJa0oOTQEz/rhRFmICYDpV/72H3k10G+ZXnEnX9bD/SHX7DZm
qNWTDc1W3PYf4Zycuj50KwMM7fqgC8ndQBjiMduDybmEMorVdMjw8NVsT2RMiJ4iWVf2X8jqLAP9
fIGBlldoompUfyd9pLw9WBZmwxkKiv8LwDKdsry3MPPq+OzsWZC+TqiveZHa71tuX840QTF0a7Pk
Xe6AfA8aSNCF0cGciGADklhv4kToQ+gmCpgh5ZoMNRnkdSmlBku5OSDpY0JwWAbz0NDr7i/Ap0Nd
4H6C6gYEtxBjGy4JNNDsxk7uOwlSZudBboBJqv6CpLFVKBUlOKf/xQ/CKj8ND+fskRCxIRSMwqg7
75HCSN1NXbCdfneXOEWvb6AgyvOonk7IZnfMtIp0slfKVFn+lsJwKKQ+5m5p6UqZLKkvuhilbDur
S94A6zQUSEzro8iAHkcRSdReqgI0swVrUbIczKsP5qgarX34kOilnnnLlwShYHjYyiZSs9jE/fWR
hSkcAuQPUL8HNpNlDdO5Q0rPacd6vHFuU739Rwi6vFniNld81ab+rvqphfgRkpd65eLnHdVAMobz
3fylvYB6u29Li3j1KZTZz76tO0P7It68RXIpQjBiX3sz6U77+oaWDIApba7lzRfhc5hBsonf3KB5
yEj1GCWnM8Y9rgqhdEM2atxxGa3sFmIAaBdHuWaBTEtZTXDc6cx4hylKqv+YhXAMiu7aA8puQw8l
bA1LRES0CXGwOWjkRkrgdg6xvTbq4htkGVBTF+qf/OnLFZnJeRqNspPIrBtoYVDZDNgzPAJVt3DQ
oFpHMdtke/10wyJckFUdW4XzO/WziP8USus0ZU+Xcgp4vA7NC57rzakXTqlcbnCeb+ZB4Lpyzx1e
JsQKm2VklLtobp83u1K5KR8gZlbQ1095ttgRwoZp+iuJTrSRd4LE9nujkbtH57NMx+T/im/QIS7v
QmRU2rx7cbwdTluSqCSQmM+HBtOM2XY7zcQSVEJPLfgkGRSyoAo28G8RqyuQbw9ikY0n2FCQdwYk
iphhl701Yr4OAUzTQuoYAPuyAOv6YRChXP97p1dcRD93CAw8jZIBfhajw4DDZbuSlpCqDJTzHTsZ
Szt4ZG8tTqsyAnrRa1/sjYHBacK93XAa9v/CMHYQMoDkS3ZnKkaVSUzMh87OHMV9KZhBFnONnBUF
qi9DSBEpLej/0sNieut4pmx7x52tLgn648BgFL9XgpX7EV9tq0qvTSlLe/Z669t4lmfLLxJTgpwL
Eus8rkSLM3hlmzr15TBR/k7XkgAJWktH20IXOrsvFMV2upBdzaKXwp1ONtq8ddfIf4eARa4IcbHl
G6pmzNBmEHvnvIrFjiosPgrEWBzkROqd8YF7o1JXwhzD7V+n7bCOYIL74/i+yP0dxIGQvmzNDzPp
P/v3S/gpaQmzN7JV34jbtoXUh+fv8zWDETDT4GANQnKxoM0nKeEA3Ute+nU/772bnrcld6nipep6
yFV+lkefufDNIcdKJC1msYmoiILWAtav18YbpJVPzTMbEQTUUpuObAcAkI9J1i+/CT2sTqnV4gtJ
Dm6iWjEq7nFXoGOScKKfoIMQpicE7fTJSSe+0TgoDMuxh8UzqN99c+7KPtiaDbNWMon62ioDjsUD
AbBMcC7gWNUfNVJi5+YQvjUH4fli2wWyI/spZpaQu1lJw4kiqOMd43flEe4n+RP8ggqsq6c1fsFu
89/ubRmNysaQbKN/o59ckQGKwTIJq/my3PtsoaW/Hi+6g6Yun9bbucHtgi51PWNUNH9AkZ6vmT/8
sht2Alinp4ViDiO5SeK3DNdCTKF9NK9QuKZKAB/uauKW/+ULjXawtWRdlbFzv9+JwKoTGuEjHEUv
SewSjULwOIaCp7SFq9e7aTefpPf4Al+59R4tFeS35MM/Wzexo835ZnJtTIfSMshTewjvIDf/mnoj
jG0ytJrP45TQpIQQotzFunFmO3KlZWHlQmMCQPVwzud/Uz4f5n6r2+R8TETALa3gUdwV6XGimUPe
0lggtjtatpYchaY8cwE1/YHDiUQze19FOhONrKkbeWOaEw2cDDwi+zhbMgnqmOzMAu/0zbOD7Q4k
Ul187C4vsSixf7LEjpe2aH8wXO0a27csfA3fwUuJ6p1cqMprfxr26VE8plfFf6IpEVBq9Lo++1To
OHyhffdOW9w1Ua5AK99YhhbIvzI1r8SmAQpr068c+8Abe5lgGH+ZT34wye9/gzHwXfaMKWRxYz/s
gxrAc+OgHutRu4zL+1K1S+CSTq2XyLs+YZB9uy4V3l4P9yM1r+Owp8i6Mf//pnwShRLM4cUr1Tit
L7fcEwD435qtrcCWZYQLM0TUL/83lfjU/nkxl6GERTY03PjlhEejdPqeFe3pt14u2RMWAgzA7F1A
N0o4oOkVNhD9+o+bboziNYuz/PvN/YkM2btrS3sKPUBvaSue+KWb1dMMYEleY/V0iMRjRUEVOt8B
HakKa7vkIlLSOviKZHUdRl1vuI7ZNV8xGC+VKg/WISw5F4yvALLUbIYAdUS0H5XeRZHdKACKvwcM
zV17KfO+f9/X0m63KxsBxjgbrYzXiZCbtifDDm4XCb097ute+HfmHgoAqxhnZNtRd9nkfOWLs2qs
fw+epwh1U3xWVVvcVxcW/mcrq04pXcoNQftQ3kedTSQyD8enpWBBcjksCnHB9WdV6P10lMG2S6Is
GRMP02CTJyszP0llaPho5362UyELWnUrZY14z2RUI9OtkYt2d4XjsDVIQuQ0mwMfIsrt4pDdnSEZ
w4iDPLjBjwJYtrk0WLbeMIv5LF0BiPd9/02HaZlotiMl4NOQqZb/HJTMFULb+vpuwHqCW8JOFOfL
U5Z1ZEHUKYENl+NAbbPcGGxU58hzITEiKX+1FaXKVFXM09sbdmOhctEctVutza2ZLv9/OjoVPdE+
LjOsJgAPv/znZ4DBOSP7pYoFsigCpW23lkmZ5Di8yAP/9+ANEY6uQJyCSr8j8OXDHuSgvNkoDoaG
+FxL/Dqmg9J5noAQV46aht9d/Mshiu61RY5X+k8mV7nbdBF9qDQC0NDy7oSqvzTMq15F0zIZE+Y2
sxPGq0BulBqqjuaYJ5gSI/ybUqOt7oUtHuvcJ1O4YJ1kMyc/qpyY63g8J0THaS4WpCzXvdZSvVNY
XGXNyC9qfcnk8rqdV/c/lJOBldwk6UyTnRGvuZhXwncwjLCXhGntgjhUccseJVRMVtB59MCtp7QP
f/CAqlBYp2/aJCa7KcEnjhurs0Zs/VqGvOreQNRP1WNSBztOYBJyYNtGReWMEAyK1+7FB7GbTpGE
yq48BIC0hC9Ae94mEHlTMbi0/plucg4C539nTPC1ynZy6M+OgJqPp2fOYRQWxVdhBRD6VT2KFtTg
yePVRfTaQLxMWz/8bdAAnoGP8RnNYDuwKLp85vMAhs993BtuvitLBYhflfW1VDoC6zjhZs2ZykCb
7tLBRe0jdY1I9+O1aoEFfFRp2pQ7iisJWCrnhGc6jCYUAvN/pKlfBT2TUCXVR8s8Vvtd9vgm22CX
3VxoDpaIWfYNYHZLy3o16rTKxmTpyPQzNKV0Vm7Z6jr2qNRQO+su6rQxTV0nkVU/3vDpKPWn6N3/
hRoqDBxBNZlOVyw0gKcNgWp0Vg728RpAlPy79MhfZ/YV7VaMY6nVzraFAKipyjpSlPVcM4glOc0F
IDh7geYfuugNeSaDDyQvPzFb+WOAy5pzyihyK33pIsd2nSZv9J24N9VfqJWI2a4vN9FCSvGgp+GW
g6gkyKcU5ZuIfcWu5khaOyk/lrKf673lolxZvBdKrh+b7bNkuFL5S7Rt8cZ4G5DGwnpp8gqVHbgQ
cdbdvQ721nYbrMvpeEBQn/Lt/sAleLLsgcqQ7s2SbZsWROMiGX2vSzYqYlDSmSQ3x3Bjh/GqRpyC
PRFuFbAn5VG6VTGvidg+ddGdCOp7mZzVhiZquMvXwtCC07v/x909o4pjfPVLARaSSKR37hO3Q0gg
s1e4lDIA+Hcu+BVGKVrbcGurcSIiLvI/lbvbLyjGMbBm5DR167v0iBzuPhyWa3mGDwXv58kvaG/l
yLQ3dksLvBQSAV0qIey2EKoSTGEuU4P907NwZKU0svcD/m0Xb7WSVNbE9PgtTbVq6r04mjlVIYHM
F4d0AyeTxd5eMey4LsIw4hLfP9SUL3TjfdpvPNXQW0Gf25zHAs5q6Ge5sJLuL9ZhI+ySrXzFwbPL
Q5JhkK5KPmdCBSQOBtu7HJ5UYLoV+x8WvsI0MSV3Hv1HRTqNalMfX57iJcftEd4Ejc8ZcLw7HOoS
llfQwjEz2uPHWHJRzhCq8Ijq7tVoQaBvzW1YtYDy8KmdWertw8G1jt0Nj9wXqBPJgRxXxxpthPPG
UsCJKpzgZQLTLS4ie6s7wRfvvCCKJ8lbykB2Hq5Sj88ZshXWSB9IdaQsNoqceFJ7fRh9iMAxhDiD
W8ZU4cZzfSNxqaQsOlQ/VQpP6hOKkJSbvjcY+q99Po4a4NxHCJHF0K+AlGyQr2U43AcJMG2gMKWS
CDnW2mlbrZmRW7239kgD71oYphjFmiU7kEcOs7YmSzKjq5XKGgIXcQlqTRRKz6lmd+TOql4pMBln
ya+KX2G48kSOnCtYau3O2GB60Th9HPoWtUUk9Gipcq3HKMvUrOMQ+2AOo06t1DJtzLUcChyk73Av
VfcAm9A52prU3GfzlPIUU4hSP59euX2qPoUY+QwbFV2NqTRLR+LNY2Cb12Vk+qNrI5GUsU2oeStQ
et0OaS+gn4JdrZgtYXFJ3oNSlUoEkObAIG36QD2BpllaSIT8HGI0Fl9VQOa6EahWZqhaSCCaIHHU
q9uZQet7kVx7IYVbuk6MGKp1GiV+FS4tQXUAPeFhYwmxSbsw9coozd3WLNAmBhfGiWZPD9+2sywd
/L+k5f/wrVdD49SDq0y8AXRjS2I8WmV8oVKhQxC8mr9ix/GDMSjANN1DGUkjVKwR+wdD79tnGvi1
l26g7gnhmC3MgYHovBr9faDCcQc/B1qU39KyQ4lawScOgSinN6/jjIK4lfb5gQ5lZqZBF65MuZ1U
9EGRcubgDyoRZR3F5zoPbPczNb+Trb7pbneYVV810ZWrufifdIHrz97O0dddNE6lfNk5CeLG0sP1
flSj7CD4nMTs85SizhEFzt3I68vbb32dMQBGUgQHZtiJ7jQUSOe9ZIBfEkyjyTacRzAF39bntN4H
evAX5keyM/Khr4vhAAl642hXn+MNK7SjCaHurApQO/tvde/D4x6N+PfB8/hZ+c+Ayw8zF3+JuHPC
5PS++RxBiaPgLv/d7DcPhPHAB/oHGWNfp8wWJiQvi4Agr4YVHU1WWalVD2iE2UWZIxwSH6vNYacZ
BMM5d2smn+mmSG2994RbqDu3FtomyYdqLFrrb7/oskTVhtEpL7cX1Zt1AIjsGciuAnwYII/pAezX
8tk4annNTAnUFqdwUW2urdvRVFdkljSigi1sCTioQBJwC9VdlWhcfP7ay1l98Cxu2mpRxB46q4yH
dCy93r5J3uZUNXGJtcP3HQGtydI6mmNbusuCA+iAPMj+mgVRMnmXAlrguu6s9JZTafL0hxMfpBuG
ggaRFihBBSepHnGgQ7NaNfLgC1BEXk+BzX41iAvleK2c0KMZFqcyM4MoDZfwcsLpUkFcDinu90Pf
xS6PUaqURuUKmadJSadAu0SQU8ZoqXVg1LDnzdqUwr6HkT1WHBhlkihL28C1zZ5golXgxqJF8Nua
QmeYhJ7JYd6Er/irltJjbbfb1LrYLN6yRB586A5Cqlq3yA8Beq/mQUuYEtzGNpezVj5WUVVnx3Gi
vx39dLr2DI45lHoe9FHh4S4nf2a5krrpmBHwZ7XXt7oTQuFQwHSCwsc8cyV8PF/suKPdOKX6f94h
gw2wlG/uQulA9zmjwqQVGQA7j3ODicxmcuCmoonGk+viKRLPRxPn1t9MFCYx57BaNyqiUIqypNO0
Gk4rNkXfkdS+HB4aZQWrYdm2ouSlH/mOfM7Hcbc8YSqtMK7clpx2bm5VRrdTRhJRhTXGAmSRFHOI
uQ48gabvDIGzQuPn8e9iB5pdlSTwcKZj1/1olB04kQCAwdWgm5g2rtTbdDsXJNNPDYNeRoa76CZO
iAQfX2TBeJrEimgwVOKtCu9dRyEMSdHee/p+7y/h0zmvU2jsm/jfLcM3kQ8jPo5NG1dJS1r0Axny
JylWp7Dc9uKmvNA8o1zbd5xo3Kz4pfl4MfZ9sJ/r9/RZDEjQWwrQVz0Oz7AfwMn5nr9e7cFbyd9g
5/10IDAHBGUm+wRpRvbRaf9fCV0KI8zDU3HQ1i8oD49iVDUFcf6z0vj3Ue1h4ki+cKhYL7BIpEtt
L872pxlX5Xy5ccaZC0PD8xWesAZrv8X2+siFj5OmJP5nENSDsvkEAvGCH4+kfvJFyAj8bhrTYKMU
5c7os6OzvUarNeGd6EgXFTXcNwk53PxSKKGD4TuyUfJNhjaSVZ2x8JQzD0DlrMTmamZcE7E17CIF
rskyz0X0lDUK18ZoQ7GyVkBUQxtSaf4rNN+n5UJZ/qaWLnNpM3+xkBjljyP61tSJwd5mWS4kj1zK
a7DmKzvgRVhAZLoWkBae6z3K/6DZNYND8PnENWO7REtg6+A5tANKuMOxDopytne0HMutvkl60wAk
w2FuDC4bmZ4OXHKmWezrakENlco2ucQxOEaFKV2vVlhhWe6QdFDrWhdFU7GHo8C4z7vOFHfarWDq
UWBpIgzQT1kjWPI6pPvwxAK+hUUYqM1vPHDETRIj5w30HgH+YBok31gpYRieIuGy36tyhGHQcj1P
xik+t0WCDaUv3Z4WtzMXjku0i6X5tH5RhRC/3YpESAvRpSYDPuQpi7i958uiF8jFBoiP7/dxeJtU
T8CiHelzwSYCaX1wtXkia3p42vmhIz2I27HnjpM/98DRcLMf4p+qZ+vNKXk2Ghli7dDVaUcPIxSO
hBIZE5kV4ZBfeOuOQqYbQHooRBXVHKcz0MDICanJbDB1nhEvfaMqSV2m2W/f+x06hV+PfAYuSKts
WfuDFix33NTje/ma9rwU9P9QfQIJqKbI8DRBW5verm8GJhMxm4O2Wis8fM6AnWIGHFoojQgEDptj
aMQFi2ai4S3VHmNjBjWzlZZOHSYA1FYG+DzRLbJVk+p4+xiThq14IbAB435bci/4kkHon1XwN7un
G1dg2UmFFr3Zk8Yyn8thaYvDxhRTbJwPrne11mBQZEIJzGZr7AKO9+ArffKaWwf2ed2HNN25UYrH
2OwXkJUdmp3Y6wz+7BS728QPN6bPzQec1A77EJ4OJV24PC4VdgDii27cxGOpk9Q0QdR9BLWVMwjI
b8GWQlaOUdhleL1wN1rJsVhRC26wWuNbHWVG71xXkO5dE9irDhsaQ5G8woa+0+qg3Vnu6kcA26Op
O1749ubLrgd7nzEZn2FsZiqmQj8GzAva1qm7xGnVXU+rH1PgBeiO1IZxB0PrK14gZ9y0GRSCKJxo
2OvUjwFqTscL24l8BQ6kvrZP86cv4o70TGB7O0Ri1tBHvV9tNND1JlsnoSygT+oWiFEIpzclaRsc
Jm5KAbNLZUSufftGjlQ2S2UqrnKAYWoppTwXg228rUQfxfcjS48r2ERq8ixGGmdXNXEkIQdAv5uI
Qe5Vxhr5xmS8TvHOZMfFlv1gtPb3+5G7OYFISKvG0trwEIaHFvrqNQ3VA0OHSsfCwKwyRu762Fhe
VrXFI26s83kf6sMwh8RqZy9AwE0KHOM21waWaHZIGsPioYG6gLQm6L7NVs3al0N3twKfQwPEdXJj
pXADURyo/dYnEgtfObtVeshLf42W37SPq2SSOyeyZ/jVtQ25zJ79NPITCojBJ4jaddJtItycMgjw
+L9Zai6EI4/hkBL/PRSN1FnOy8X9VEzOCMcTrBr4dUsiM6I5yWAtLyQU8JsyhIh21Pojok8u6/hY
55D9LQAApny5BQNYrgFDmktIXDnE3iNzEFamhuXjNWrs6+ziGPLrn4cgv6g+z2obc70cbjQ12ezL
N8snjEI1qRtSB6amJT3bvkavljlO2MLQuYycVcWKoKWXdWcB0cKS+XtuCGPEqiuO9gpouFevbpvZ
r2gcA+rncCvrGBmbQKaLzFS97lCQQjSImHpRdk84HNcljpMZbV/LnpYp5xUJ/V6EnKR7PjuRSL/M
UGz+gOxi0Vt5Hw7RgzWzQGG4hBGhXjyeq88x8KGunOIxuGDTdoUSs2v9qLyO/AxqgGrVg9IHHX1j
D8LRbwDo1Sx5d4q/brDcmN9CmLhfd/YvAB+KiiaPB7WCOw1B6dZhges4gh/tsRDCLLFyOCgvMNVP
vcB/fzA1CSDAnDlRtouzoQTvza7zsb1ns2ioj61+unGQT4pGwXWO0DHVkoME3PizzZtBAqesVvEf
iomysdtQY0glTmCqgkpnt8PxB1t8rhCPQEULhhUA/asyzjzhUX50CSn/AaDne9iCfj+2PtjIpEuH
7bu/PzGd2TyQ1GVUY9tNAB4hAOQax3Ystd/gw7Z3PyaT0oV7RqfLvTWOdwNKa2vmMXYCc1idZIfR
xS9mZII2l52706Q0OgEc2kOUzU+7gOJruuNDeUPV/mkgc1+jECzpB+uM9Fpl0ZElzYKGub1QSKt2
PRBy+0Kxx0k8Kws8i/WArJ0GtDJK6OM5Y3x5CtgHZJh2OjoAXYBuUA59dT5jvkne2LlPFuVlClOJ
AnHr9/FGS+xu6TVGdJtjSFqlN0JSh+P4WhSFwafCsCclBisNovJ+loItsoqlOtBM9Uxy8qX6eraS
rSy5FTsUKOUzvF1D/fVc+QUA49vjf+ggPSvoZOnfNhQkbyxpTkiLsMslr06VJ/ZoNZgp0vRTyqow
xzx2f6grnXKNMJDyqcyhsXw5sT6nx6AeobQJSdl6b2gpAqvAq1x2qu1YjZVfU/t4lXEu9jA4qjIg
fJZECLrQV1J4aB90os9/wWgcFFVHbybPqbKgXkYxnvCSzD3yk2ktczuYXP0/XEIwh4fWG8m8+uhp
YNs4PYXd/uDBrVAKw+XKpPyNSPZssFIn5S+wugF29oRNHuT48jrFjZPJf2Jfccp1apuMvrXF2ZQb
cqJ4xUVhx4kQac5hNvZsZ7kkqKJOC43vA+2RQgRYihIP5tyFHPkWRrG9hgrAcQpTqB4uFhUrzUd1
Wj3uP8j2r4Y8mjAeenAH6zTkNcO79eDF/zxD5eOu7HmENcLvt7eRbX702pm517initjgLnXr8l9s
m6B5BIToCM1Fof1kZ9+UZ0oue5Ogs7I/IvyaQkTiS4aLg2MvnCCLSyvWAiIYtqCRT32Hb+wvaJx0
gkVcYiOcRXLF5pgSEyQcuAalpWP2npgf21ayiJQRzxq4hbZUUlA3mXhmx6GxXDn72jPQikKrBqnO
tZzmICwnvypp9iyRZU4d+53uGpeep1fIjd7ZKr2NU+aNOIiniNhNK91IvHC7J1owdnUvx3roARNL
nWltS4NrYpFSBl91rz2w8zPWoDhdUl/ePakVKv4sfJUorncW4yOOELOFr0tgYpFB/E2cq1+e+lEb
IfGSILD1fDNRQHqxtdwowDYbjX3aUUZwElR1tmShqIekVLY044m6S8vxg3G2SLfyw/D68G1e0/fS
LdTxEqg7ZYHR61R2AOaY15XKsZ5PXIoHWhRuU0zOWRH2VYIfCY38zq4UrxRQYtpDwtpnWmXi/tcH
5omHcSRaOzPVylMQqdUWwVNCw3vGGki5pE2y/+XC54QrkesdKCQPoJ2xW+Z27tyMNnwM4ryniFG3
LKg/I0rCxm99os2uDLJ8euDEtKEG7mKAfkUlk/KtHQjXRPSmrokj02zT/MQL3PZHJGzW5ZJshwlj
XCFMH9DckZ6Zp0Ie6tBwv5ihewTsLcAbQlgeYu1hApX4PoZK6/4ezuKLITrlOT/mVsHHEKMC+Rxj
EL6liKrEWGggjV9jIzjIdqtqKn4vJF9ychojwavmjOjZ5PvfkhgwM9ExFiQbXVDLK2hkZKiyZ9cI
+QuZQSQ/RvGW/dzGFTYKNhDKpBAZT9OlkcSpyJw05BEm2WjXgHm9idJYM5nuohdwq4jrvuMEJobz
R72+0lnFxlMwzpEjYJEVBrN0gdB1qU6Rz88Dyjp70ZRkd4LyJxOqDqWvPG+L4hIEONvEsop2OnsA
j+7zU7eXzHVPhQoNzeA7Y11b7NH2WxUwsbfKXrt7wcyQv4O8VGVZkp0jyL20l1BNc5t2VEa30aDd
GnUu1nLnQtiFGpoOGSfEEUBks6br43lj4XTkDkGnCW4xhA2twZPLi55DA0yvKxfTEywBDGC9Yj0O
hiWEv8YrPEjIpFSJ72d690f/FKbnayYNk4Rjn5UTT5YCVjjFLo3SHkvhfQa0JzBiUnwr1cspaBTI
vPYDlXu9DAqtCVBBIuDZTw1VPXnZ4yeykXadw10/ISCgm879Y9evV6YPynb+PTigPkzx155b3FoU
KL4ZnuFuYcV15mhjd3n/vFT6GTyaHKG5lG+PBLhmUOHeiuoodXXfldnn/V8j37VDUzk4ODjx7Mgf
WQYc5zStzwCaAawuW/5Tq6+hqH5M7j58dvzjyMLUFAUI5sv1tI7L+HQMFRAVKTM1ngJyT4Ync73e
n4SNEF20F+RzC6RLl+ATjdOUqF1vqHfs+AKg1e+oOlCSmnoLaR6hfo6hpB6Oyzg0vXqWBKJcmsBC
1KgDg3hCyVJATRUZWTRhvTsNU9qzpOJkf710a7nqbvf70ZdOBHObKSOsIkcET76YlURCgdCB2OG+
0Gr+UEmkMK9GNeFyCIwMxZrHVWXs6EEkKLFrd4aHNcib/LfAtQajbYYhT/R5liF1LheWFl7Sy8zO
rqn32kbrofiFBWACrzhNDYp1uzEJe+26/yL4zBRgZmxghHyJGRl2BWrteBpJbj0/JahFT9S3YK4Z
kqHJG0J016fR+YbYVTszJgSfZC7ZCantS4VI2+LSqeUqXQsv6MPBCKSNYemBqV0AsFHKRoFVTFV8
pMin71o9LD3+YTc8DR6FwMJZRflhLe8I6zPG87LLh+RjPeJ6JgNAIMMEKYqMoLEDF0SnUd0MQpAB
Fox6xDSxSTFaoOash72nEy2eZHQIld18kqo7gEHFGaNwzcZpJxt0fXSumR6iDmFBRyxfz6PPGDVM
93Sb4Hqcsw5SyHEG2soEvyxNJA8N/MVg6Gra/y2qbU5RzMnj6My/BlnPDXO01ds/hF48AxBLhkyp
adxzlCGGg4dp/n3FpdS5tmn/eoC6qPc5ayESs6R2r1XiaiF1oiAGTM1anLzS0gJCIR4igmJAoABh
crCxLKSeGNmjHzjVXfC+rWTFfjWjh8P6xKi0axsuVFhi7bxrAMlmV2AxA3Y+GLKE8hsp4EWFUbp9
P9ZVe9xQxB2V5RedQD/09dtaBH1eUo7KUy2RBPbumHc4DJF+VCiOmbDAAf9sKXUMMPQg0260J8vv
7ZvAROrjPRbWqxQqX9wjy+9/j5kwwnTv4BNxZiNsmJSxX0S61GRpn9GkgoT1lf5XAjeQhKC6xoan
dF05xnys7G3aiGAlxi68p2w31WzaguHMwPbQ+JLPJxtIl/qs/fYQW0zAiA3qG3mir3PFUDg0kEXm
kbHGIhlsJ8lwoytp1U0Mymn0p15TSL8ai4iVPeMcemOZ8uOV0VUo1HkmWQBetK88Ow3QbTi9s/bK
2ZSbFydnjmT7EnQ6K4EPXT1jYePmuYgPBNYISYuHXTXFFoYQcnB+HI+d37dyzjH8G/+l7u45jLk6
aDGYGXaqhPnJiiLwKbN0D3IeNLcGpBQJ81Kb5UlnymZhllc69UEsTwJrQMTGcaMscCyp/CU97I7A
mULlesHeIFEjhwJu4podANuNbyRWbxVqsjJ6GI7TZmP9hJH0pX8zCcp3HFzjAAkbmgiOFU5qGuC5
ZjQ+W26Ozjc8ESGFrNizJrrtT4Z5gaiYw8q88vWKEOzSB8emfj93ldXawp403D0j/v4NnDCsvZKR
Kq8jhgQOwK292vncw1p5SnhasCXVt09pfCLiET6KTeX9Ouf603nmTeT8B1zdtaVQFUhwIbZk4PFa
vxdmlYuo7NDaWKt40GVIK13l11QxFwuvt5bntkVk0IT636WCIIAy2BNcY+Ms3UkRIFTfu0JzfKCt
Lgf7Nq+ap1ehUe1B4jwHPazMoYxhrYj3xlJBk7o/EQREktOWVN7yQAEjy7WiFEpCbyUynrJIxvzo
2PwuVhXg3k5uPaezhvQ5mwLUbmnfp/rWOg97sBjh0n7XJXZwR4Md4V4S5EvdOZYOySIdKAIg5FPB
PdV2zTIr+QKyM32Rtz5anjQqnsO0/HQ3gxzchmNvM0HXthPYHWBPudUBkPCNgY3BGXeQm8oMQCyc
CLNW+5zyCAowDtx8qOWHr3zlO+2WE9HKifn4bGQVtAAqiVd6FAMNZ4V34bBZvQhh1anpcAcgE1jp
QRw4Im4hFEYadmVtS1V7VwNWTqBE1u/eb4taOW8XqWS7u29s5sUNK0v354XuAfIFgEbQIRGtunj+
PsgkEIQ6ppniBaXA9dn3cOeovfrYof1iJujXk1vQjS/6hWWjPfJzGNjgBVR6fa171m6q2Jhy3tjw
+IB0J0Y2f7RnOr2Vcuqkoahb2cTOdMCy+cdutEvxRQnZtq4RHRTKkPV9ERwri4DejnB/3yrw34OV
vgzwRHDnWmcxt05WQ2m8gu/7yA3udNGQMt+aqnnbfdlMsYv11D5+iGhowOBL62sKFdeNFZe3+j9Q
GAmWcmX22ZLWPvzPFE6KDX01vEnqpFggXxC2QecaL1v3G+9tlT6EBxpdyABHYuNDNn3Znuo04X2I
d0k2sjF8iyDBquX3pSDjyi9uOQfc7XW7/7cJVKZBXCyPhyInELvjl+R7cf3+UQmA5WbtJsI4Fsbs
z9WAZMGAC7mZ5b62aVmYcrQrAqZWG1pT3XYHY4qkA7KdU9HcySO8Ax3P/Cxw4MYKtJgH+0lsmRK7
7Vwg8tvD/ThprZsQRjmSJBqmVv0eRuC9Oe0LzZ+8hQxFEjq0PQQ274koql4LARQJSjtziGXW6pIM
DlztIC8ZgCoYSjhBug6sVQHs2dCTM6MbFQdTh9pTa2GRPXnD2JT6slvFyHCf7i8g/tqewMmQ/ELJ
b18ollRZETIMAPDkj0+lDwaUkZPHj3NDehFr8NwaC3LBkVRX89Qwf2R6JuXDpyqL+VHZ9FZz2l3S
DKw5dh3hL8nRefg+cfcfSEjQsvzHVhK3Sn3BapJTbXC5s+pRztxg8Fe2jLYk1A+MO4AK3e4V7zfK
YzSNYIs54NOS77NtsVs/lMak3irP9t+JFoVWCs8CWaFGN3YqEpwYQ2qO0ZozoEft84vabQl6bObQ
Ng2He7jdGJgwWAdkf058leVopShFt7qFd2RLnnTz57foaXqFd38AHuk4YV33Tv9wjCEkXB0DwQpD
dMKifvTVTt3xedf078vSBImWEy/ghARLtYgVVYaEGiYgl/1KrFPD1XHFudE2XWPe+uZlAYqejagb
hogARHrJGL/tnewqy/Emy2NK1aSTvWnKc7zYIoPLKOGT3/RBVpX8T0hI0E4hi81Df6UOETAhhJ3X
5CC9AR7KbpPKIQsBybzpXRKeEacnMfMHXCGyV8YozHPGbAk/cw5UOq1lv6QRFVv06gS6f4I/f0aB
0N41OtcSRcDlx6plma+dl9zg4hFPiNSTuo+E+M6XkX+uzaz2L7sMuEFZuvqa77CkruJZnFblwrwS
R02Vq7ukgJt8ZRUQKdOcfTpDhANuO1dqSMrTl5LjNeGDqjWQw5Ddiqhqu3xMlxb/52QTnZz9yQLr
y8ZaU2TBPK7edYU5FAixlvuEnO796GPuAWHkHARs5pNIclZB3ouy2LI8e03/c68ymCkTbcgMjHBZ
UfFeYEERxdl9pJJhPpbd6qLv+p6drQoQbGvHTWubxnti6KNmO1X1iUPxqPQhh7FzIyE0gCq/Z91X
Gk8W3UWw0G/GhfSkG5QM7up00jjsr23NgAz/pnI0RqTFcPyztknRnJUUei9z1QkIP0qnTuruO/kr
0Y2g5gnubu0Ae5a6REE7P15lACr3zKbxj7lCuMSfr4Ab8q+6mJVePrcn2e6RSEl95tTM6RyS0tJJ
SZGhuKBjNJu6u6IbFrfI2kgGlfJNeVf5z8PR0jCdfnmwCLYtgwU9LnJRJomJ7DHckK3m3qU3UJ6g
V225wsJ30r96T6Us9+rYDdDOKAhri4UhhvssExQX36b9XhkErkqSYulh00+rItxpNE/T2BDpx3dw
Sjv99obr0oKu7C7LDRuQsmTICpm4vNIodn6DounAqiCtRsUeb5dM9KaLVN/voqxFqisvvCOEHxQO
fGrjvI1Oe6iKn6pnEojNJyObhmjS46hNFignFFI9CAahhFTc5UhSl1OIStOVg3BJyl2PE7fMPwvo
cOnQhowKHxlOJZJXz6SVlg9Gz9uTQLlaIPkCJgTQ5Hc3T7srg3GkbThWJgCeoq4+Odd7vL6feP9S
vCtFcDrzNYJNPpZLaRUSfpUY+uamOH3jrQ1ga566w8i3kyoGUrG4jt7wVLmxXQYrfZff09Ptf2Mw
WH2SAEAYYiKHKvZK997dfp0aJqmQnfa6c7oaL9p3EWDnh2cfDiZ83MWym7FoX1kEZeAxlhFQ+lfa
qayHFSEpo29It+Whfa2uOr3c9j5m7BOfHNiga8a9gqhIArZbq+wo2+zKdbukweAmItbFct61JczF
L0maDatU666i/LYf8VT8uecKR/So3Qn9zKH5rungTsvy79sf4IUUR5dL+vudBW54kP1tccPKdpuQ
TbM1GofE8aKYHou53dUGKX9cFMIWd7zOgEsBo7yvPgzOUc0OJwCeleCwaoPsmopLPxkUOorEv6C4
njUiUpuD7U4vslo4Ml0PR1ejVddYYG1u/4dlGKir+8yFeoZVKxrWl/6cyqKwFRMsVJW18frn0y/V
MGSR75c5L9KGfpUufJ6Qo6EGCc/CunNoeMlNJvXobDJ6wjttk05//Z36dr93k1BERqveKsIiKdOW
bdV6a3P8h3sIqDANBwX+aLhLjVF30E3DMY3W/45e1q8g0MsrRF+NYT+Vd/qlHKeNPq80yG5xOLp/
5RemCyPPdsR21fJ1zyJEd+D0s4x6Fd3qQhLURG5rbQBttn+lBXBdO5KLOZbzqBokwQTpkYA/idXS
Mo1VHtmZJ1TrJgJNQS/cNafFVZ2YN10LAKTzc5q7/C6vNyMcchuDJGLsZDcIRbLmO+O4EuWrQEwK
evRawaprElql1Zo9EIxJ4vrLDf0HKOSYgWpFeFUshJQ1l0+3Y1BremZtzISyB1LpEbOJafwksZGt
dIaRbtGPXygH4p20Mn3M3ja+Zx+pSj/j2ZC5RFKt1NNvFKkTTxVHLYwH8lFt/j40B7F9ZS2a7fOe
8vfcT+AtAjQ8arivd1luWu0xGoEJHd4Hz+JvPpFa1M0ksx0E1wNrteTty864xxczuQ12Wec/AQk2
MyKVdwGmtmFvS9AKVVPVi8Kw70VrStMRAhtgYG5RyRuJwa0KvVUB8ec7SF0Hcx0kNOaOuyWGTGNo
p3o18fXQZrR5mNFbpx8NOichnxzWflioMw7SjCFL3pC1Pv4CuDFcfWyv4VBfx3aSuOLgQPQTpsS7
DMlUDMR1eCu/lxDLXa49dIE6WHW26O7Jxr98aBHWQ6+NJfe6tNSfCd8T/6+vJrlGk4T4smlDmvUw
O/dWuxRQ1+ZedYgHchtMGfSW4dqdNe/GYhvW3ld3dJkulRBEHc/pyhhOnPgvU7Fzomfwe0SG+v6j
Qq0dspRPR5MZDPevarre5iJySLopXzids1km/lxJJ0sNbai4ALDjlTfX6QK6Btbii3/o8OaZQ78F
ncVHzDVuokVAkjJXcIGTmf3WMSjWqiHhCBS8GSX3xxspI5Q4dmQb9Val8rqT4T6J1g1d2EGwb5SD
li4DhfSpneNUaGB34fnDIUGNy6dSRREzCCQYx5e4U1U+t7rk+YLMm1iwsSIn/tgZehGmO4l4sNwj
82wXwfoNCTcZaT8um6xO03D3p2iVcinlKfgYdH8LsU20hFWJWw3RKHineIUzCvFZ+4DwkNI59ZdT
QtUbUXJG3sgXcAP0bzeml9ImBjk7psbCq8+f4aZpu7rYvRJsN3eKM7Se34rxPB+u5/hFADDMwGg0
3meg7zY6OvLhxOnFY1SF0ktWlOk5duMwluuQUFEW98xtGS1oamMEAX2hgeh1jcqjMxN/PcJ27AF/
S0uisdU1N/2AaHEa/K+JrC7W+P6pmlJGMrJ9Yqu4g525NS5U44sA80QK2VtkH3ClPK6JNP3suW7c
/XAf+iw7ag7dzm3ANpQJGUUXHBsOxs8yFS/lslIUcBD0/78FFcZWCY76IDTXPK2f1u5sPnGV9AdO
DyYOOLDR/oHkmw4yt4IM14gebACXsgwIleL+3ye3pRvlkLJ8xW7uLrh20yAkvGNJYvSyET6GuZKs
uJdyWv1hOHtgUs/92jdIRuvAue3gpVxs+8HfOri5PvfqNs36AnDpwE4/SdL8aTF0a2NMow0Hy6Au
5rredqMRwbBaqqjFcVpUvw0IdG0D/Osvr0MYvt205HKrTtKCPGhrU2FY7KLKeqCrWE+M5sMoF4uR
4NQIp8jyPbRFZm+8/2qjI9ewiFoWeBLpSZO63DU+TpO0d5j8iatmrIUhIiiYyLi3EOsMqCvvm6Ix
GdGg5oiM6awekuUm5mN87c3hv3loOoFxS1OIRjVxiWVUfQOCQZF0ECkftTfMbMNVkAa4oXxDNb/3
/9uaRLP3vWekCTyIG3c500JSKv6RgG165U4/vL72w2mwjxcy+h/QGCfuo4//24NwIVSQSZb7h7RI
B+qTlR9gkWvwu+TVslrugUZGjaIdCbOnss3A84iT7TZI1ynkmwB/JfbXuXZgZYAanAcesdJRjV4l
hd8MSZ5tCTWlgaYtBl/QJPuXv5qt+xUDkeLXmx7SzL4WnNjpwgm1B+yH8jkq9L2rbsNuDa/jE2bi
2Qhlm5gN+i2PgKWpNKCesRw/eXl0bcxLA/fA2emTii+pgUStMrcGARFzkSy//qR5c9QhQ3CrMHub
KaYbpnJQuEnKKsEpDlz4Mz7V2SQkOn7iywk6N5Naf3N76+5L0uiDZ4iEwd/xOoACZHizrZBPuS7W
Rax9ZFBuI/prDBxEsDdwvHzffp5M3insdAyRqCU609Q0+7sHGAZUkEfWSEKwM28pN6WDWiSTn3z4
fTjStvTQTtiuz/SsuW2Y7qWrrq/3W3weFHg6Wn3Zu8+2EgKsujD73YVMfPaCxXyxkfXj7ydcmv+A
tt4Xfv6lk2GlwwteWjfj4q2i62eGqtKoZOYX2uw8mrfICMqCZiLsh7ttqf8wxsWLWLP2a4Kk8nY0
zhJd+CDd3GDHgz/pDk/08SFYS+2YbgxR8EZFbJl1XSSbgGBlUf7kMrkWe6mBojxdFU1v0lQkUlOm
kkZrv8PRzH4SGeXvtsBRBZH5nulC444KHmqSeTp3Y/ikM0BkZLZ5EYhNe5vEoV858pu3oU9FU3C/
FX0UW3JYRavBn6o4ksEzunbENNx1URULoA78mJtknzlEqrwoH7hEJVg40hyRjas0L0B1yUgWDAnA
2NsrxTUcATOEiV2d7TLKJCaRTtsHTAMwPfiJD1+emSDgrYwPueQrt/8lU4eyMw+8f8UPw7CoIhOC
Zl/emM9wGDh/51ksHcmBc1w5m6yoiXZLxWpu5bge18Q3qnA1iqIIrevbndZ9uk3NsPTTWgqpq3q2
64lGhMPZnH7aj0i7a7Ad4KC0vlQKG0ZbH/8pz4fTp3LfKU6yWKXEH0Z+P+ihoSfBA0eI4mPwOBFw
ACv6uHCIFHRyIArDwfA3TrCu2TRYAawpHlgyR4WlkMVdOunFMFII6l/cm5uY75EZSE374l1NJu/Q
ET5Jup7IMJOa3ng5EuiLNg+dPljDMfxjwQuCdYAMcx0ej7c9AsfABA9RlhZzKVSgz/+G3JOLSOeM
W2XgL6ivT0Oq3dpLxKTXvXj8pLeVqIaqyulIy7PIeODovWa2I+jSa7TlBHPC++G4GHiYuhkDB4kM
8M1WytCsrWnk1I29AVoOk4ITgowjgJYXrfNW4aL7SCPRjDyxYD5JrUkPenaIipmG+Ozp2hr8F6rK
0OjmGKJFUUEas9GrCDnak45wWvSSfjrrTHOcukEPrDP98Hzj2h5Wpyli1RPpQSG/M2EOCXIGRfR0
LNxR0wR5TqH1dpuZ7fM+sLjPT++OUJ3CXnHMg4GReKDkc79zs6WLkub87jzTZ8gSIiMaHmA6nAAZ
cyjgvWI61CAA4vbeR43r99+WGMK0A2v/Q6qwHxqiTuEi8EknYBOraHdEmRIc88CF/ueLEZ1wLhpC
MjHScTS5ovsLLvtn0ezVVaR25RsXxAbUowRB+uwS6qfQDsiIL4NoxEnw2M1qLuW53Tq6Zm3/ulQS
XjIjBJWId6UZB7nqmU2GV+A1H7B7IImkABB4uSPcDDBZpLT9eoqPAasKPTn0jYkOUPoTu4dA4gD1
2mRWBRR603JpXPDRnLCAP2GDItMMKneWlmWOGIoHYHfGAbZFWr2oIQs4WC8FFmBCyj7e4EGUp+9j
OqMDEzZutgR+23CXLUtDrZCWfsZNCOJ3TEquMRoS3dyhrJvZXFK8IoGxTbMV8SNA0HtjZ5H0lJH4
62xPGg3+kny/HG2dYo03KEjVtAWFUy1PpY0Duy8JerszZP+kkxcwgapv1oXKTmIz+4aIWDzwor0I
tbp0AbL2PhcRgyTPtePtjdxRrWbpUhOmnsPtsJpV2HYElaCCG0OGIYAVAo365B47J/VC6TKbLZOH
dNR9Rxr+9CWNcDNwq07tsUwfi1Xe6MbDelVFL4maM71pAwteVignCQUq5Gn3PP9z8pxYz4ahdSsI
SrkDhmTR1SL44ixrrvDGFk8v5QZ7g/K0lnROiSq7tXx2waa4qvVxO/BmFwPE/hUjGG01tX3BTfkl
HUXaAdPKAeLI5rSoZHJcEXoBZnQ2zxY44JVa4WjmL5kSbnISwqtmmjTbfyuqqEx/MITKpJoP9jB2
V9IGI6lmPyN60Jfh76w1It8M+/vcVievUIC7SdlRERMXtbhgNqhuzFbbc6+E4evQHbW/EBIXwJ/Q
MPYhEHnIU/hhIjRfzt1zPHpTcC10roq3BgsHXbrWHydQVm0qVaCA4Vmat82HrIVQ7U0CEgvHDiQ8
TDhbfrDrmqUzflxcT7UWm88XngP4UdM2feTKpVEgUTRBHjcHg0qlu1+rjjkuVIdIpEa1W+yKGVEf
/Ho6Ua/I/rbfrJvJeAStqvbe+kEizKXGUq8DRMzBxvPloeD6pQt75HZuYtIX6Om6jF2bfCs4Xcl+
81ZXh0eHETp08AYzcRbJH10D3jSrFEYhQ+L+vbAj+B0oy7hZff/VwPAGuhndE0TrCDmfnzkkrkL4
h1XgQoEl4yKa0wzt7zz/cPAGVHl4sUz0qQxiO30cDtr9ahDBczTtAfV/urZeB6O6QFNQKJxlDdg+
2BZ6AVo95wXvXvgFcHHEPC0gzYWdieVAmMA73dlXrN4Ae48jzcUzDfDDo5YunmxZ7EC/Kf8NboOw
BtTgtQ0NQyDOUemZWGJNsdmeQLa5FpGf6LDVPcz7MwKOoydyi2k38Ngodm74TwOeHg4=
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 42368)
`pragma protect data_block
ch6jUCF5llGGQPUFWeVhe35oAKCXvgOD1g34C7k84edoovRtJrKccwUyuLjVfsThfurb2+3RYMCw
TJyOhffYi2XlnMWM+2xBbj5OaiN+LUhUf8uUYCNAWgpLgPNR6LkOWUlLwjQVVlImaijWv1rofcz/
OPcxyaPRO3w6nHwqLWmSC7w9ezk5JKqcY0jpU+KD+bUM5nvEIaaoor0YHpTC32jg5XD4Np0FljsX
8iHQZesC6gHf0YSNbuvfGFKZqF/Hib95sluO0zSk+Xy9CFxVRFcyz1UQ2Sy9yqm9SiVUXKTkfEtr
KSMtcmD/qSA/Tz5OvMdrdJQsfi+4ikdLCM7I50q2KbtGvRbseE8cTwPs1FYVHWN/yz3nMzzlUK/u
EwXEo8DpFdZQyMU5PF7kBhzcJiDbVTMGqzsqCi4BOaJe+Uux/eYs/F7p+coeADw/uflv5wq1vwNN
REhuaxc+58tRlVLiJLBh9w1KMpwKjY7gpRassLmDqAhbCEH0BVa6Fjj/XBgJK1hX3QAp0WAPj1eH
pWQ4tb8QsmFEfGTYGelqvX/dwH0X+G4dRMuy1C/64jke5ZA/xoI0s0sVVlCLViP4QZ+AlabPptyJ
9W0wGfTO45u3W28SU7+XtiqOZQjGjSxB5ax0rT+n1NC9+oQIBg+gKSXyC+t9FNeXXxkxuWrq1UqB
ZpDBofMV3+OE0u9MHLwB0GXLL6+BPhozyUgdkppWhKTqg4Bw5iJ4KxNipSadTETJy6j+5quse1Z4
DpvUlPB7Ha/mH7H2nUD6dk3ffUhg289smomg0OgtTnH/DEtTpuf1Ay0XhM9Pt404IVMJ2Q7VK1Lw
p2dy5xTN5GdJCbzDPEtpGtxf+ZYLSCJjK+q4eF9O6Qj/vUHcF4FvamYhd3gdDPaBuwyJQ7/rKPSb
nayRo4uNyprorYqWsobyhf2DQjPq1Ubhxizq+eCvxDXpmc3PmA0SUyaaM9ysbDv4/8VM1dufBAwj
AtJHg9xXfFd6n8vW0luk71MsYHYKjkfykqSPboSTiPEYX1cMU4WEk13qVhvcsqR6m3Qq9rplFqex
FE2J3nhJsI5euXaas6B0DH+ZMEewjKir/jy1tFnwfYnbCxL1XkgcM25NtF/l2RJ9FqREvSqPYDrw
3p79xbQL2+LtsfGqXdgbuDvcf9S0tGc6FajxrQlFg1VTqfTVL6Nq/04+GCUPZEuVEui3gV1c1huU
KBR1osj2u5M1VCHQweh8GQRgQljePKBkNpiVOt7WxUd8MNUgyZ+s8PH5Vl2ISjmEyk+WGdKm8lA+
UkNIn+1SDMy+J9B9NNeiP8VMYpEaOtpjlkIXT5chLz2/UBrF10cXSwRCkNl9/xyESYnHE53HnmVx
wzSkUh85+uGCxUXd8KPonxm5Y4LrO5zDvxOoO5Mz1qVQ5UFepNpF+jkev7XHoQ6j9eC4tpwUByvN
japF0TV5uOS5Z+2VX9j0TNbKFzJhzS0U06phjsee0B6IDxjZ7UbAvZldjGBLBSJ2EHyPUTAXKoG8
whRKCmXf5CIxuNJHQHUZOn982XarJEgKESRcMUV6LijVeBz9KVYntxq+UWA7LLhF7zneQuBvtrie
2IBBwDty6dRNZqUrtt2MoQitZSN72W3jth8Zh1knqk+EtlB1jkSBf3NCgpu9AZpt3vTdaBMxQNxs
iXF+pYOi1AtX5KaNfhOOl7rxr5NFb1wqea8HBJOAdikVM5ZvDgs/MTj0ShUHAQ4hnqIMYXp++HgW
vh+X8PVR8Kh0UD2AEYt5VERquojV/OUkg1FBaryB4t6CXpxR4IrVFsMtTIe9kyGXjaAtCqyREdQp
olLFpHcWS4WlnjVzV2ox3FEPcQcEPr17HlwXNJ5hQDqL1MPpLhek18byYFIFLEFgUrTtWthKgegb
LWpAZ8BvD2cpr0oBsjwCoEcTVdUCRRmIjCy9B1lWYrzVViovVNA2/y3jkbn+rDmwCneCpGCLj2pp
yQLP3+rtWZ3c4sSC4ztmR9kD7KRtcom5aECWWmWg5vyShojAHr/72rVuMrfQWddYbpIR5wzib7hG
uAQ5ghFSFeldpU6Rj1w2LT3krrWieqtXvEJ+anTKC/KQ18Hw4e3pv31+JE8pxkOJkI8VPZGjl/fo
cjTUEFgSLwDoyy7OEwtYcBjAZnUVF5IFkLSLzagdXFq59J5h80H2W0vnuBylGEDAJ3WYTLUKFSyK
2hqqMO3ISocXmGWIJNJ5lzJddYPAWUnkmzg9qJACi1198tSykrbueDNAmO2fo9fCuS14Vz3uxwBg
Z4y74ByLGnz53aT8wC4GdUSbcXUDdlPibwcZ98KeC2S/s6MpJHlyJ0Zru18IJ7ruWsVyzzs3UaGn
ogQ25cdvsZhrHr1uZ41drFS09haz9wxq1NzpDLZtMC58LM3ictt0RBtswR6Qt9l/HffuLRhr/iB3
5oYmApPzsTgj5iymxacwfxKD2YU+6l4csR+TRWCMdflpWeXw/dN2ZokVocwH1Ul2BpOADqbudaTB
u+aPW2JKWWd5vYMU8qLRM5ETWA6xjYl4ZTUDy0mrtNSbWHVKhWpBvKreFX4SSJWtGXt2HSunlR7n
lGiWuqkqtBJkLZLOqc55rOrClBaUDkvnCNzYpPDF2QMi/lqjKURj4LBQAI3ykC/yYgWDr9WafrHS
6vae0XCObU51EhsbcU6riagmYz/DA8wuemigrIVwiqWyLI/F6woph8TxBZDVth6JBaS+hO9QzsYw
03rim9vYtzWwERJ12V69oZ46fhKMKvs834jHDTseyZNU/Ip/FJ96oJi6DXRmLr49oF4s5sW6v0Jo
IKT45UFDaZ6x1ajzD8Z+tUj8d497gma103VI4kZSdxgyCvgue3Bt5cBqsDJ16/Mb9CiadtDkkT7Q
is8CcePuZaa8RTeoRL4zbc0FUTRsaFAgX1vmyHb8/c2w7Ybh5qVBAUh6lXO8E/Xtnqh7ZM/JBRG3
6+Jr70szhf6sM9+/+RgXO3ypjZEFJeKERLVb8FxtMZad9iC400jXttR7RKMl8VmHsHzUax+a0s+v
yvzcnwAU96vbm6m0DQjrn88NF4erOLXVHbqV+g5yv3MyRvtXGT7pTGAdppJKG89MjKKvM5FBKEk8
xA2Cdm1mkZMV46OIyOdOaSC/qSZ2GDoOqg0ZR2CjjS02O2FMvfBwbHl+OQIlviW6du/yAxcuK3+e
YG/TXOxlJyiIBR51K98YArcHsYbKIe3mUvSJZsgM7mRV1f24qd3rptDgvgNfny7kX2Pf48hyMJMJ
A+lPjKPxJtMukILfLzUtbcI+LZmHoiqnZBdR9Nthp5DKpUTUeJA3SXmybNnzGTdijHz9h4UgpZ60
6dp/OEbjkYJRa4LQ5LRhuMKIMRRd3rTDZOJf3GA4baf82VHiilxRBDDl+1W+6WRhb+0sl7aC2mkk
w46aC8P+OOUn2JHPfA0Al/bZ8BRhseoDgD/bWXhTxNgpL9ByOoxS5HTE4yxMv4mcQdhXdkuuYwRU
lMvKLZNaJRCfZJSB2fyfFr2KCyws0yxgwZPiwgvp23zSsHCScaUVT798phNolw/BfyuxdTamvwhG
qqA8ZW7tY5KLACl0a/cUIw4bD2R/gV/9XZ67wpGsYcxvNUvwjm3HnR/rYKNrKqM1SsU5hISj/4J8
7jcaq7y6luT8b8OqsRHxDPPJXcjYROYqTQxud7mw5Y/NuP6XaJIwBO2zh0kHMYzV6nBRkOwG0g3X
mn/foDSGs+UDaL1nj+qB0jP3SDZLyggu+vmkjycJUGVdRkFVvCbIQaPaHW+fyIY1O7OtDGMpix6n
sj6TQV9B6FFWkXRf6a4lBbKqK0j4WmUI6HyqjnflTeoIFN97Qqg9yyFkLSQit8qk2UssTdNuiICr
oX6c4f+ckkw6eWDDGP9R3RewH5Jp3xByvSd5UJUI9+NCRiCSpobnq9OVarthJ4vm9w3HL3UDF/Nn
ak8kSsnGYhu2BkfgiPGuJVenEEmGtdd3H+0f2ohZ3sVQBNwyx7j+JlcsvXF9WPsS5KdB+gbI6sgL
iLGzbS8hyUYzhIo8vODKXu45f01g7T7y5QWpOQGovDy3qcVAVnAV2T5SluyJeUxRS2O7Pcqmptkx
4IzAlzf6czJCQxnyPd6BgQ8xWIibsL1h4R5X51H6ArI3qdkasJV9Fo7K9/Y/ohRvTPPZR5M5jR+3
K13p4xzQy/OxwcnY42L+robuypdgr+oe//5H8UeChoH6tYoR/APdvOBHjeqSNfcjgSwN71AD95qi
BVb9EhuMP9AKwOXnyTR4SUkFAqMgGuA8oekirTPx+fEwnVrFWrn2bTmq3wXIh6qzARbN8ShiNdK+
dTIPtM6DU7Wspa8NeuA/SpJXi5zeT3r2xGQ/O1rDA/135uR6fd0F2Zy7L01P5YkGkbpHfWEQp3oL
+FwlR+CQ6mG6ZtaU+bEQHqGQCxEf+epyFv6Rj+R5L3Q5DkBUuUS2td/0pU+H1d1RContZKah1hbm
YXZ12PsUygrmPRaCuUkAICqAhonpE1V6bdonVlhcZMAJnN1UzEM8499Wcjo2wuGeVX+h0AGtkZej
zqKp2A7IoLwPR5Cgb3EOX5O660Y5eco/lYrGjuA2/u1JWhw1TT8W5UAdOjb02fyaJuSV/njteUAM
OSJFW9bx6d1HoJVxpxQYILwHh8UQtiAQBjnF6aV+Euiwo70Mivys1slmI4aMIRGry25CJiCZpMYr
xtYRUXb+J4SR3pgUAxdEUV3FOhpGDeKUIM6JNLRVoIwd10j7dHpAqXZPbodN05t7IkN+T75tI4xE
imClphxSm8lxkLbHQvwXMLIQalGopJ2QEiwnk+M71c5aafqa81J7UYB/R4m8COTQa0yERFRO3Sj9
UldJRcNMJeuQUTKdRnJFGkQt6PoqPSNLiTbCm+fkUPO3TAG5pypP68+ZLhvXYksiV+WpF43OM19t
y3d+AR0EiVLIfmj2cLxTKn+kQAr7bL26uBHh3IE4jX1dfm6SkFM7vU6QrHcIRPRUxvveH3J478yN
7p6zYtpMIl6HrFQEvpAxK84+43/t5v/4WMSSw4hqqnvUGHgoDNxMDA4dHRFQf+53HPiz9TSvuSZJ
TJGhAXqQeW9q1z2GgvGAXmrCdaSlg0b/K7Jpi6k9prlXlVtgt8iA3aTiRBeCgAY+k9Q/Li8fGnvQ
94ouaYmYguer2iz+X09lXsTAJtxXg05ZyTteIG4qhiULG/sK51hBnArQg3XXDjEkQome7vvCEG2j
8VWjyvitBCFybyagp0HrFOKlqNxG3d8JM4VwulA+nDi1Sp5vqzYcQpHr9gnlvADgdlzjXbjq+0cP
D7fynGab/bCw5yfHO41oDYUUnhBp575zUGRAxc9A35QBAbgkOpIi9joD+BW602coJtpR27b7D4oR
XtAHGWJUIQiGmSWcFOpVHW1atYjGqGKZAcTW6ZWQGHMxXgU+OFwzYOJ2ELgvl/A19E/MXQMexcQd
2Sxf/P3Gy17WDVXJxvvakqJJchZ48HEtk0DQ0Jo8aarogMbUEsVm3VAzDRO43D02QrExdP6rK3Dk
cP3SPsnDp2RhqXC2STGWwUPDOg4w70CG4Yi9UEHfAxT2+rTy2fiw9Ha8rLGzdtw9QXLFKkiBfTnm
yrskfUyCr33V1a+jZyXqMHvkr5VGDEWoK6LQU31EoXxBiynjBWpVgXshk6Jfy3iPdPwvoZ3mzezt
dRSNnhTUsWfXQyWlpIKmccW7lrdrekCi4fzyjkgqpIAuxxkwe/I86tCNnuZ6ogYqx61keI71soKg
Avk0yDlCQ1JqplXvNvUqYneL9PVmrMNfcJGO+A6SJ20zk1EyCbHfoEU2PznjhxNsts2M/Ok2Aadb
OxhiqGgAXjN6ziyGKEpb0w1EGnitUxHuCsUiBsO62aHSZWjR501t5MAM6vzapuvpo/0kCZNir5oe
vyTvV/GcKmmpyWEdo+VzcG+c/t3uc8dT4RIGBrqFalgBR1ExLWCo8T/QGmKl9f5cw1pgeR8MuaBH
mpC9vnVvgpxvGCFJkNaiYTbzOgod53MB0TteeDIc7FKFNhsfC8kSchoUM56C4hIsyrR9fMBSDDt5
y77R2Yq2IfiR7zMHy6LWpZ7bPapmL+ZD84z6jTDFhsNvZyFyXzVeKYH21WImB6BKBuC9PlAlFU8k
Oo6u72OjavmM725VofB5PpSRiZz1H/5LhHH28Je6M0foZVlCu4/Bu6BbWHVsCiLS7U0TmG+c8nWy
vx07TogSAvf7Dw1orHOh5+2/ra8OpQSpOM558KoqzJ5iWyTK7AmrCXuTkYvVCfNp2KukOYTSnca/
d4HNeDIUDgM2HKPUdaMI1gIx6dXxKkQ5T2Xoa6OCOrVnlw8G0FW5C5iYzss6xcZwAq3xyb70JNTu
PO8k6L68MohgpLMJXWl6RdolmiJIVh5zbQoK7BogG81o545qjbYEFQm3fif1ahBCejjptzSBvXwU
iEhb+PUnslPpMPRbfOFJHWcMnJcXr/+91fep4fNWVT5pQncY0HLNLxDQcQTwSnYt1eHGIUkaFWHa
ASFlHjBx0AAUNGitaNOsGrw5VRt0D8yW771c/HZFZxP0Lv31PMToZFW5Zrrtzl7pTYw/z+RtmQQN
EhV1DHr7HFQxQc+nTgFspom80PNebMJwQQ2deTRxU4ViIygfMDiCQpUd2v/G3XkKMJzKt0f0OYys
YJlsgazPlYdSslJRuuGeNgJ6zpuHcr3wEngnMhRzfZJOQSdOoTAYfBYbNAaM19/fHIkpUJX9Vmea
RfdsZvesYba9mFmNBTpEKA5AxAla5tyZxluCYLcgZ2UF9DljdCsJKglI3QSr9taLR96OYKhG4O6B
ehZQgviFsX9BphxqzaxNGZco04ZdjfXk8+EbilGbx08knwcyemp3KcC9Fs977Mw3TKpOIMFBgiZ/
XbqJUTnbDKmTvdGIy1MEPYaZuwsVxeJ8o+iLwaRPJcrjQ5qchx10EtmwIA03W2KlNOQagA0vfiYR
Wb04S+OD/TipSnprFg6wxaz4nz4xDPQ14AIlBmwN4IyHN6kwUMEMQAPAN3y2MZOXHyYbvlBYKa8J
oAsd1PSqndcYD2zsQjLo+mYuYONzs9T/JVb1bnYMRtzrMzJrjHE8FxBCuXJ8CqeGan0Jm3uKNebD
OtoJuAa8wLNZsWcXoray+TljQn7FokrnDqaJd9ewIiOCas/h+ZEr1AprgEbgzetrSR4F99LPNzce
IKWh6mZ36zQbe91wtPgdnWiLT5U3UoV11l6lKK/4IFIT6j6n37BYQJ4uSU/zppqS5qI2Sm4DQAnD
gsDLedSyHPh2CgtX9zldRjDF1zWYABk2Pon0suXYXKnwDScnClNqvoWVTK0kRKehpvZBU2R053ZI
e7kLwjlRNW0b0WYvIKOBTBXi4P3QXubhEgUBA5OkFmTQ9IY1MNdA8uhp0w86tlgEZ6vmyCrRY3ip
zKmc8cioNKrIqvDfkyJtbrOwETlHKMlBoHCAiu/kPrMFeD27hN2DNR8lD4DyFMi/ibmBCxkE9T+4
/VcQnBVGDLvuAbZi19vq5oVYEtwrsgmTVtQkw1uMa62MT2HydEkbMAAyA96s+y0XUIyjkFVcvsel
9fJ5P8cNdM1pmjjPS+/fxQ2cyL7fLyyCRx8h6hgnzogL7hrgkCiintk/hf4rLJw+wAPzP+G/6KH6
kQ6l3qsuvKmq4aXOb6kzd2Q3X3gk2ewNow2cS+voNloKifwwawJlx+ieXlHiHs6tA/D4yAc6GilX
G6sSfPrUrESXdsWSXoQgDO3s8PlROJ+f0TnB0DYwLgxBNkEKWUASiB2THkY/2ltgxfIQchxLY0aQ
qfH6xCd4R+RCF2amz6lp6ms4Q62qJptt221uNKV8yDMS2rBGbhNCS7r0S1BmPL083xiXINzNa5Dw
v7k0s69gFF00w1nsgiT5spq2AaY4Ioil/8aI0IlaLIHzY0x4PVAovLP4uk0CxoAZKcNSeIB9OwzB
T9psbkAdm4Vf2G4hi/ZVqSEEFq81HYe3LFhbmegk0OEA48YFiQl1yaA2tXRpCafsXfP39zl2ZOGR
ANNevGkwJ3xqNjaVeeDgR5r2VvBx/oZ3/ny/jNTQF6i1O+qD+oYwEdgXcpVrGQKyw12RQc8+tiKt
H1Rfsb6M56V70AbCFxjvkALRstnh0h+htSu1S/778SI0U2whtM0VkTXJpC6EgwFKLJ5aSa4BgSiZ
T8qziE6djYLkyrK27Vce6MzDGQjfEVZ2hSQxQNXiRhcAtakzKx8O25SPahqDfsyfFPW7oqpt3LUF
061TZuoQI2+V3iwW0deGr8fP0KEjvGSnwFunwmE5/O8q9gAP7CLN3Q/4kM6P+tUvz7HmeK1QrpIx
yMuitfOJyVKGqMe3u/x+29L80sUOxnLSQMxulY2Q7Whqo0z6/72U7uRI58JCwGZ8f10sF/dCnRE7
R08+QrldKrF7qcrFdu+PNYpBfsllRsmOmDWIEaxpjURB7Bmf4qbiKIrKsoONrE7kbbqNox72Y5zR
7xu28R5ohGiE0wS+ijc8oUlv/kqBVvVXdGdoqFMY/hHxpr9T9/HpXFaUU9LD1DJVMUy8tN3VfqCd
GnEbbZWEAZmtswp0M2OadluH3S0DD4g06XVrtzGEMqgciak+HZIO/gkCC+CwrJC0U1acdZ2pqdoi
Uj83R/VQN+F2P92M8gxoJIdCXvLQl3uvZCyWYE0rCNia9SHnLhD9GMy0G1r3idv/WrO8GRyeBVbE
LzPlUyGtXPxr3Fy8YGS9L/AQBmDjV/MA8f+RPD01HDhoyKNazXoYIZw16pKoiWzo3faA6v7bJv1W
hyaBoJG/OvZ6FjnNcr2BYIrmbEGvmqjTkZUvGc4AY2l20W0h5/wTW8p/oLI/j5wiF5TcOVdaX0g2
proz76Xj1thF9Vd9oTNE4JjmR9FaO4zlFNCiyL7sXL1VxdB6FzEqgcmRrRmxEJ3B6GOGg/QOtMdE
C92NSNvomb5VQf5XCJl00YrpGnVeKESThu27gzfpjtYOlEETipLluhA2jSKzkX8QG00zK6Pe5CuH
aJasehMjgyqXyklRrIJqCY9QiJM/NnqIEfmO4jUobqheoqtlx5sYYG6NXwUFYqcxIIlfN3Fs++fk
Kl5EBISnrO1PAo7TSXK/ovnHJqBjLaH+Uv2eMuMUqrUQUQdLxg+m2iLiTlNL5Bgqypb02OjMqlgA
TaT3znChT69rUsWgBwuFdpraZrXaAtFmet1OVa+IkGRP5idmLJ5b2s+Mhn+9g6lEEL2fm2ZTkc+V
RqUCsdN6/Yz18nlTscQymLpFr27t3oKDdWa6NdMjsGGx5P/+Y4icKXxF8bWmebUJ40B7fdPlfAST
L0EsglG23kCbUvQN1D2jkzZgScQEwt2UOEfBubWvrzmoH3Kc3/ZMqA/30KLhn1/dCVHsIpfoA0LO
QHHk/I9NtMiu/hE1vX4Du0L2vNb5FporJ40OUBvgEeZ3lTUEWBle09c53HWPErZpiRgFi6u4Blrx
awUoeFqqJ0Nw7uj9xzGM5dRrh/8c2BdDHMoFFlLT+9bEzOeGQ0BJ/VqBBqw/j1d7O0Fggj44W+Ul
G7Pjog/VfqiwFawMItoYLA4LwI6GKlBvdMa8bIJGvQ4sYwL8LWvQoRCZz7ZGff+veJhr6uuzg82z
hlkDQ27iNlxitoi868lZyTHN4/1LuWEvTZn59nzlQ6ApQWWG3a9IYuu3u0wJbFMgNWZ/oEn8j0c1
nRDsMtwpUIUDdpj7t1mQ8oJQSrMFsR8GAdNsJfvQtB7R9g8AzDHmYbHWKNhUY+ANmnCbgJinCGFz
kitJymcPIkvLUNlhl/r2Q6lYshylXSv6px26PAp4+Zv7jQpPF2soUegFYR2YCGmBeDYzKlRfMN3z
TpxJ0z8Tqp/bQQT2aAwGyMJf01NDFW24LYC06vZXBQ4zTtQWJeng9aZCm1GVqiGVZrUMx9LzC5Or
1/RbG0e3wqulzi+J+bmhp0B/r2bC9g/LgAlNY+ul/mFbEF86TVyewndfd0wApY4JFwID1OiNwXe8
REjoHudwCUvX8PrWKb06Dh7jA+9ef4RF7T3yd9ysQNNdBo/ztIJo5j1LDsu7QDp1xnjl7yPBGVJX
tBKLPd24eKIIUosUru34e2a05wAYbAp+Gufe60FJYb6enZxOhJHeKMvKxBJI32JPeyAvFV59qXjg
MjEUeEApbsi95ux0C8Ub/ELBdFZQKj1d92uzgyaGz4yHdLv5u0ashtqTT5o2vh5fIOjqEhbfH1BC
aeNLKx4yRzxBM9C6z+87WpO6MIUfKusW4mEq+tDN4GjwtzSO72gMPZtpaveg7LK40zzJMGNyEPZB
35XbS8XQBDRdkYp/SoGyxCc09vFVk8cH20gkPBH1nwSRcuyYL7eRNo8RPdsduwBTGhAhkmg5BoCy
Ggt/wOCagoRvw3rWiPRMQryKoayjsI56H2NFqEEJaRKF35Kt6MRM4Yw7frZuVXATH0de9FuXS7m8
kVlLRNbVFPI1o2B64RiQaxGFt7wrijQtffnLPzokQQHZctTbASYSO1H8+li4I0hfzFh5z7cYrEaX
uUvbCwcu743T2zT30cfIKiAgWvJ6+zJZYxaiADufBbNtbdipHSY7VMblfRHnZ97rLeCX3+FmU8cR
1lWK5qs/eirVs4kNngCklwuQa4HOWWBXg+9sdGmr6Cm9VDZroCqWFFMU0PAWObcfydFKeqxbNAiJ
twJ4SDJaafCuYqNxUu6uHsdofRVwyf7QEsHCvR3NLfGLeIfBOk94Zn+5yImAbqlBqnPb/+kKkTDj
ndH4BrXhVIC7JNv8bZDwOUI9Xj8TMUE1B33nwD4P5RUgsNP3QWQcM9IvSjxX6yS5L5UQu/wqGILy
sx5mTDG/b/5sbj0XlT55zSt8cdG3pO1TWGeI8XR+IpChS5t1r+owWoCp72q4+PmqksDcWQMp+LoI
p+F4IO65embm252GPXQhWH4s6gdrt5K89J7exKA7VFTnUKSo9kJ1vKht31ED6SuTZAzVxYWGnyFU
CnZlVJS/tIsq1rWB5+milI0e0UNrZ50H4S2s/SKHvMZHguVe9M+d44hl3bUQd9ETiSraMsizbbCr
WjYk+P35S5KCmRX+I0l9DLOuP2Nyzf9hkHNF0Z00HUUhHpX88OAjrYqpOI0DWXCaXQUN0vVdLhuh
hkBuYUpHoEudb5u+R/WjU6GN8cFsY1OKJjTbbwCTcDAIyGu3XkX+LGnHyA6oFKMeL9JQfjAiyu4P
XAE6jXrx5oJZDKV+j8jXevVlT2pIoLRF81yxqWaSuLnjxzI0c+boD8BiPMC47De8fVAPUMWoWf2J
EvqnepxykOwgKGsnBmLEoB57I6suFVM0BChbxVDHKO9jko+qJBhCJGFFHJ17ZEjAZeFtb1/2YGWy
3qghc0Qgx/THTAVlObGCQLqKKEee3+Bc/CYVeyEZRhYrkm2qgSaSJoxz0hriEdRDFWJpeUh2Dv+o
qOlOrmRStcf6FkO39Eizl9Y5HRGk7Uh+rG345Xx9j3GBAyQBOkQpwQuQ/CMMy1yoLHDVNIfN8uLo
oowz+ioIQdi772+t+e2g1qRVenATSS2x07kLXRmJMJMkm8v88p3q4A0bbXa2srwcyKRoZSN32NHh
Titj5lmv7gHOcd0cVVo77XS20EdDZXlOwftnkTZ8Wl3aPrxBEOpCWek+TCqhCtn1lQ0zxes4lGR0
3byQvs397XACfrsSOHwdd3wWcdtKNGV+9BaB4YUCn2W22ENU88DpdaO0j//p3nLvW99LHUG9FMb6
HZTIUfW7/Y9B5OlJyOFsjahQhuQh67pu4FuPwuoy/BmUWZiMLbIIshFY1pzEo4ajuR6hLXfoSwxP
yf4YfF32kq2dCNH6ITEQvC7suTAlgEkhPk9UF/8EMyd/II7W9cuEcW1PVOHhqid5iHb6fgneLGC2
3UKfHgCoMWgF/iVDYMJ8ymTa+f75s9q72uFrFFD8ZoOExrljd+QfLksBy3yoMg2Sw7h+k38VCdDA
bd8ITkdvNduy2Hi6p+Iusb+3lPZ+DDLt5a2N0pzmZAo3m5sc+Kw8QkzqRnHffE1YAemoHcrT81tj
vZyMmkGtYGY0MHFb+Zhlo7luaoEKUhUW2mGQsos2sQEKjQ3yaD+CXq++4i7aHbuecMhF3Qx4fc7y
mcw8lLOW58hlc5558jHuzckLS5sTKkp2Q2NfLuA2dcKVvXRLljfQ9XKrsk7fx0bNxrYt+aauZkbt
ZG3+geKjPCia8C6abex5mnjM+H04AN6Xx+L33ddutXiAAtIoDGdTwzFo28jN0sti8IvK4ppbAuQ0
rXT97unQDxK8twnByFoi4Ou3syPXEyRy1rIhd9WKgTzVPby/Mh2tuGw+imU6qtrI0Zf4kfB1pyTl
X0SwZlYtzEJgeex8K72jXtGAz2XDqcy/2QcIJ2SrdyfbeVE71wJVPPM15isfHh25JSfOci/Z46i+
O0iGK6oLmZfQGppy+vICDmhO7yqKEtW24O9ovu7R0igg4zmOl7LlcAEBbvzn97FkXITWgceUnkY6
J4+vzfIoCvTae9cjS4cvlF1KldfBOKXk8YNFIs4GNEpKd8rOKfLDfQ7EgAHOpcR8nDGDm3P6D2it
tbxhR6NqlBk2mLWzO7Yn+apU+UV/BsdW8y2Uv0OvLXpJxuCwZ7K5/Ke0uJVLEVvO5H+16nNxrA6a
Le/3uQfrR8e7/F1IajNEkPmktK49oAIbr1AxbiJCP0X1ERRJ2EPkmBOzHP31KpdWO2Z8yWoDbw6a
pcBGVl/6p44k0VZE5wiq7aUXS7mo2WYh9TbNhcZgt5isBu/m/6Sk2eAVbdcCf0h0rMFaCoR/FHZu
UKQLVs50D/CWO+qX2mhOKs9mAzFeWGF4j4JhB+1DggtNbbywlUmXwi8MVFOR29WQbr4ocf2+TQMu
zjEl3Dq8qnCc3B0gTiVxeFf/xCqfRDg7NvnVV6dhF5LK9UvvIH7a0EcFMM26fZ597teK1xIIIQwr
snukEFSxE9w+i+SBL33XUiMieLqEBUEOEOttnXSxDjlC80ZG32WagpxxgY5pI5NrEJzcSTfpL/Za
NtDskDNPD4D7UPySc+ZFM6f7J9ig0x46YROrrjPypgOV5eFMnEgzUY1Kx4OD+bb8+2RGWeBBP8eV
7dwzvM1J3nQYKYh8Lmd7UFCG/NwIUi0HXhgD7MIgZGGME1siu8ZZMDBCs8KfT5pR8LJlq5Ok8Qyi
f1wCSqOhyLoXvA5hfGlXyDijhxEYMNQSS0EM26NV9G9Zaix0t9OAbLvmqzW1SbkB8UwWxRw+XMGO
gqxS6XNH2i7f7rWpQsSzPDNjfIK4Y47IN/57/70im7Qx0pN6tbjKM8WSH7uhcxuq88pyLu3fhwyP
fTQ/aObD/coawJllV1RyL4Rm7pf8PkzZG8zYHJCa3d70IvWGX/q/nkXFN61Hd8/tRfsXaIfPCcXR
NdC/VomQHyCasPqLKvrl85Efse6/VPZnfLX+Ie6SwOI8y7FFKxxMBqMX/IrkzFbzK7oIRpBQqoaM
CGDan3rduhxLTndTgfp5t2KNAcZDxgqEk/hEE0t4ykNSk0nH8F3NURCVFiNKAdgfqzct8T+W51uT
jSiezuhThxI2K7Xpv/yGwBZy6UI5kh9LiSehojGIWDn3A73emkNW4KLxAfDcUJH2rF3s7/jlAwYy
ohAPxRBFFlXnTPWg7252WDSHHx86wKx6e14PUSXOPbcR6h7FWAmkqCWQumYHiavZHZabvbFp9fnx
D4MBq05J7kDEWi1YCQl+57IRkX2k0svpsM79SBir/xpdb5q0E+nZ0sP2uDhLfaKr2CX5/WqHt8yZ
9F4o9o116fLatWLaKgSeIUohu8/3xi6P/ZkjUOccI5h5vVJvR9OdgnzMH9DzPJBj+jjw11jKM78e
VZ/SQT9Gui49xpOG1MHPFaBTM3iKZ8bHE+XasatwD5UXhuhBAmvt0SbX42snBvbCE2xyvnrjQQtH
Rax3TqpEipY3ewzJ28uBLaWpKg6xR2hMFC9d2m+0G4S12+pcOMn/aymT7IXtileNbhZecCYeD5J/
N3XuFQphDkUFPVeu22xldZPDHo0DX45JUczOG57MRWQe0t9jcfHrlTC4WB2uPu3bG9EQw3dOGIwt
1LT4OUHCMNRTZipmykj4rIWXldB9PKHEE72F4iSUepaUu4BGiQ9KZ0YNE80G09yVOVhCg4cA1SJR
XtMipQMCHV6d4VnA+S3BFUczadwLCpnlBy4R6Utq8PoMDWNDyaNZdi0UgHtZCMXsShEOnUttGeyc
LcX6rxEMv7H/gLsGXFk33d6n8PYmgWj9yAWG30H6rXZIKszxRilLINmnHXfumGW+RsUjCBd1fvhk
tDYhmRe5K0Y3YiR1zSOW6Onah3hAP9o9kOatc4M8w3Js/bVCQc+3lwdS6J3FSXgn6sMFyPiskdsv
aWNMiPOIdqWn4VuUlLcYRwspADp4jKSNHX4DsM/eqeMxQC0kgUuprfEFPXNaIkMss+cip0rU2zAl
P/BRL7Tm61tzZMHfZOFzI4CLCdYl6/bFe06YihVJoe3V7P8kQw6KV5iHGrbIveON5aGTWNwB3qo4
/pb4MebJn89oMubBMLAg756OUjF82nPuCVxtMU84djjfgpK7RvbzN3iYI7PEPIdK6k8VnKbC4g8f
LERTa/eilH5KAxEhEbRfG8ZpLhJkxQeX3he37Flp2EjqkIgim3PdmJ8QCCmNBbvr2jCfJhAUpJ/c
uMjLjb0FkIAk57wF2bFTpZlr+SAmvoHa7t1EMkSr6/NuBBd1SnsnAdPe9XjvnzYpHLzB65jSTOuW
+3OrHAUT+LBmSts4zwdHnTpHlZufmBCgB69C9sO0gQgODop7nf3vm7JAPCNvIqEgmvfXzrjfJDCL
7P/9poL2Mu6KvpAq+rwX1/9VLZcUCHgUj4xy5r5o5T9gBetQpWU+POqWXjgGFLYGi82JvEa0gHTK
Q84GEaenm/actKmuEsyt1y81lJtkeSp9IGyPhznlL6ikyNh3HI9We4V9HVQ5uA18TKW0NBMFyFiz
QMQ7Pt68RLtTNIWWeNvJIXNvzziVJCJjAwGfsTZSQl+2pXqaik9c5wCKC+5NdfdGaiHHc5fk6hl6
ni8FnC03tcG90g9mkaelQOi7Ou/iS9Yoyaz1nAPTII2hDbKM5fJKRZOFz1xi/OheboecL1KQIIap
GA7YZ4p1G2Th7Fe65//l5/Lf7tbG4/ineqhuFFl9ZUvdBi/E+vUIyDeEtRJcti0PboVoV+T2VH9k
3FN19I0lyoIR6ZVK1mqaH524Ahmhay2kEiVhizDEYjIWrB8uSAmgpvSQoLWasyy7q6PTPa3OuH1K
vbRVPzmE7Rbf8eHxt6rEeSWsBhRiuKYx14gRMqhE72QUnDLZTLJ6NSlO6VxKpPZDmibp0041q/UF
5CCILhHus+gx5lZDogUrHay5lywZ8kC32nusfZ/cKDx5jLI58XOkBzV/D+W/SYlDyk8A9NdGHE3G
6TaYhd2jSYjUFACbA9mYtjgcq5gaQMiTd6XoPJm3Pt7ezxLgTHMldMtnxlQNseKrOunIaA0adBsg
ohK+/2R5UBn6uQawcYbJfiH2YkotSMVkWdh4OULEPk133RBmxrRwwUxajCY6/noEeQq6bbhBaqr7
AsdDxzsxrFB+ksqm6Eg5GbT5239OfdUueIJQ3w/Jv9duvVc5R8n+u1SZBwJgtV50K7dHRj0kcBkF
IF4pgqw68H9p1CgIdVyPayTi5t4NizhOJ+0reVvULd6gFNF90gxfB6XTgX6xB3BmNR8eiZl1Y+d2
XVw0V/O9p9kGM4q2kREkWG9ZNboag0xvVMBlv0ww09rY8hRLSrjfBxnKoC41mED5dGfyBbxiSu1J
0zmtlgngUaMtK8Mhzh62gC5/kuV1ZExPOpfT2mLG+xblfhUh78VG/HSj29hReVV3H4rU3bFzbsW3
8IxGGOyjGyNKKN06fGSnEXM/xBG7vntdGVWa2CB+WmV23UTTdCefxU8Y/W3Mj/KDPKZ5uvY65HNL
Chtd9DbIdIGV5+0XCn90sNsxPwPU8SduVDjXI/zUqF61s2RAxIlJWLvsjdHc3eBy3b20/kJp0Fs4
Y5ckX71hTDmDzn6AXSzmRS6CpBBUoXz5TitNaJwgqB6FKuKaZNZWMb2SfxrVaT+aUNlhd3czhjdd
W7TgxHcpfHfM7iUfNupbSKrxD8q28Urb7QBjzi6ngk4d98va28Qp9lv0QZNNeP+6u7oext4dlO18
cYy4UaUp6wBYkEiOIO303VFmbz/IKs90psF3fNTEaBTG3n0M6QZ+GQiNroA5h7/KiMLNEY+FIDoO
3pIYW5A9XuJVdOjyIrUxJiqEN1TSUZxisXR9kkVQ1DN8J5dJSaujg24kCYzAGzOfnEWs1NK8oDy8
3zkxnziaS5NwD+lASID6Re8USk+nTOsdFgHV5G7vASC6ACOFjRFqcDSe1gwArmdPYGzey00Ikdpj
OXw8zOJSGzoJzNCSULPz7syVxB3Sco3VZjAFJV8OJ0jqEXB0nFBivBsa6c+68VRQ2i/kUihSudYD
jm6CNX0ZsLRdvgQPLdlbnvvEXB1zycz9CVW4Ag5H6f41o+33IUfumhfvZYDRfrXS9v+0xrDjUEwK
0whXvRP2wUmticGXv5GbczZZVY/uHVQCiIFN4ck4li7G50vyvn/cJ1tNdglFwfm/oOaMd2nrqxyV
e//+JKPryTPN64paI6s/vSb+F8JcR1FMFY1aoWuuW9GhA/DyoU7u0lLYJys+JEGA4vGr8+0A4M4N
S8SWjQQlBNJnmbMOFp5HtQyIGqSC+mcb8S3EAKhCfqG+qlTQmID6UZj8rLy0aOXZJZbYvh01l8We
kIJzcw/WzxfdEA0G+hlnXt8jOKifkphNFO9UUPT/EHqD5S2cLmi6rYQTxM4vj8FES2Ph22Gexbx1
OCvViIyO0dZgLAlgk4NKLdMNjjVNjIImx1qxhuNL+sLc7QOQNZDeQKXRKIr5otc9c07lJvWhrAYZ
+rrtsj7cyypUNlwdIH12LhaiEgxWPoXXSP93ovZVLjh6xo05Krh6+tgMCZik51hZ4/Oh90laULWL
bFY/fNRlxZa2Zp8NACGaMCJfCO90Bt+b4HQ4/gVTkha8RnGwBNTI+Fr08jam1psdzJSitAV+1ltv
SisqrsJFWwuH8uwIQEMvPo0XOvvy7alZC0CaW7G6Q8hi4a/s6acR1ClxSuDCKLE+Eu00rEOSF44h
vHtkT2Os62N719DTHdO8iExevAd9+bNaooRWVyowwMAzB8/dP0o5jugXGf30LOQKhZzKYZEJhL/1
l21B83rFmupPR6+bL9kKPjhmEG0kLiaR1EgzLKU06R+aBa4yyWqTd9pnjRdwIXMQj4174VHnCn0N
UuSuqZnrcEWBI1Q1hQX1F1xBSTI4BO9Dg+/gqCQLbmN9aFtOZHH20tq5NyIsWY+2UPplnxayp9N9
XuwTYvpIN43icVH/dzskKyEsNZp6FMG7bQywWJ7Wjz9rdazSEUQD5aKtY74PrWRw/kvKa9F08sN/
LZaqevE8CRGoKY9FlAEeRfwS6J+HR0/XiBoeoPp/FGy3YfJlmI3LR3L4wvUJwHkdgxalrvf3r4mN
8mTxWLKbmmuWL7Pm4xIm19nfz+Vl8oePvrdHgc/HFm1ukn+yQ6CwprSPNm/IEoPeicATn9BNqnsy
hzgTMAkcrE/JoRwNmj6qzR5MH7pTwjVyv+AtXAkeqTbrtuNIVoQL9uBCY2BBA7hnPK+zuKSEFDAH
9hEGhzwyorB99QDwNNoAN7nxXv0YxrekzGHetSXPh2pDMOdUtoRRpXwdpdWFMyUr4SwjidB66O+7
IbX0PQX8I/RzGXLjUq+OLjskQGExMdQ+UmBGEB0Wb06HK2H/WnHloaeiiNMSv7I5kd/sQh8ekmQy
R3sE28DqdmVsSlfyNTUUhPi4u4Fp+eLhLLRyjp9mIMqJGcpaJ0NFMr0JRuBca+terNqsmAnfRQUd
kEREVBqxPCIM9Gg/yrzB60tQYhuLbk/04m6+t2OxzeK/LQ2k2jlnCTodv5fL6PdAJqeieNhgFEHn
dCpPsOm0oskiCRfD+3rrwgLbYsfyCjVhVeNLZnq71ixlZw8KMj0sK3LnTY5JLkImOnARlzz/y/0e
ghm89JDTfLgFQeeT4acjJEJqFGCch7rp/P+U5pL8DD9qsyjViyCpboxweL5RpqBPv5UdUqbaDNNj
9cxC9/paEPOKA/4gLwF2DtadqAlGhrNM8mYlw1JaEvJ1GHu/yNXX2v0UdI502j4cSuevhERtGvTN
UBqoAC5/3mLVbrq0aCfJNKKrO3DSrWzZSH/PclFqGRNjy/4krOnYqRKQqhpMqDVlRMuG0oJQWT5z
GHP0RbJOpwZKS5K1++PGWQCfabOUl2RqAZ9ClFJpb0yG0x9yGn6lNEmriVPm+oA44CqgX3V623SR
tkZc48Wc5676ThcGAAKB7xC9b7YwGx2lgg3Wc5mYvjJOEafv9kppMC/uOs23Fd15joTkKRcyX1eg
vQOj13B+tPeVojNIsfrEp0s1g4VCeKUpnbu7Zzy8bGXGP91qGngRlr5wQ8zQ3eCkRHXE5sKWTKeO
jMVPdxREVMlCLjcR2y57Gi1m2MvQ6sBf98i9ws4MYCGz6UrMivH7eiI47ShiMqoyymGi6OoDisLJ
RauPgZN4aVvAJySP7LzfunsR7mJzm3AoQ/0EnF6u0QnHc0H88Uo3MNORnrRqB09gEGQC3rbgJloI
0H3AYSKGRzsMgbiMyTf2j+LZedsoFk7BNC4np8Gg/E6f9EAKs4MN84lviZIM6CNdk4wGrvfEPEwI
JlApRiDOLbOC9e5uYfgXexfs833AJrQeq4vfMekIIlEtFritEqpXhEmF1Duqyise5dhAgy8RJE+S
upsomZhJYfM3eDZdG52dbd/+l/Wc8yIK6en6wWaScCYyfbNxZDiu/XjcdggcF9daiFQC2VXjEwom
oJKe0DyCj8xlYnL4MBmNmW+3TQEqtWZBlbeM+ewqiVXU6PGGwHtph221xOuW8ylEL1dEJQ7DZaSq
RJ1W3eq70y40twXbl3ud14rvZmLjOGkILCtMtmhav/6Q1jSzQQRgmrdwLm8PpzOuF2XnCaeY3yYP
h424q0YyXqI4Dn62av1SdQrTqJJLCTnavQ+BaRy7+gimgI7l+BjnAKnBw+jecDDGmUNsGyDqAZyX
Nl6q0Hoa3AsQ2KKGpLUun0/rJUlQWF/dv1/aQM9u7B7rZC1IM4R6LCdRVhMjBNl93g1j9X/WZDO2
60u5O1yMR8PV/q4S4UyLHEspAlS7vxI/cSrqK/X8/kWnc5uc0DzUrHsyT1toMDYMlIGY/54svmjV
ksumMfJYnLXVAuPri2xjCyfeU0qYTu11/uhe5/YBWloA2p2FcTvYDReu9gA6aBrh88gfrkrZGoyE
JIcpQNgOM0PdHYJQYc1Ae9lMy8SbV8mXMc71BDx2YV5BZD1tl7phAA52B1hZnjDVXNCHhTzePTwL
4z220dtJv20bi81dSO95Hpv/JzYqoNKE7YmEtUD92mpmU1yu/SvpQ+abFq4fa0tyI0BNBIKh9jsz
uT0xie2wmUIcL84rYY6Nh8sx/fVj8kPu3ZJfDgDd3lBQLJQJQUhA1pBr0ZoimojDDObaWeRB2tjd
AQ3dX1R7SK0EKlQvJg3cy7nv64bH0mi9xMKddyxDlBr/GsrLtRNshnlXKhnlFeR2bwVu77WFYFDO
vgkKvazQl9IDTdOdDt8yAQ7vgwI+8fAzZUyMCCSjzQP9ehFet5iZG+Dlp0bxQYSi3rw5Oxx86Q/O
UXCr+Xv54knIS2BY3Ld8AHIuxh3JEnIIV1D8UCnOkUqpKW0iuhA+8MNFKBbFdRmdL/nLw08L3DIz
6TErheGLwA9OB3A6982q4fkYzwt6wKhbKaU1C/101XvUnydbNUI95g59/m0boTbDSJGqPLVJ9Qu/
2Nx09yYBMYD4+OW7fc4yJV6CCM7BC5eCsB6fBilJoAmyHnRThqWDiZT4G2WAzrsXnLnw68COdkTY
MUwJNFiNTL0vAAvENbXWW9NmSuaejCiI5WJ4a9r9JuHMRXXVpJn1NwoO7H2u2cgSLLm53E7GdypH
pna3rj4bRONaYC9RbGO7F7ymL9eA/gAD+BiGkcZP71eczKW+Mpmy6vhjoOASs8KJwv1c8Y7XMmKu
zG6N6Iwvt+hZJoNgiF0u/R3Ya+/p8szgW4t5uzTqcWuQdk8eZx1lPZUR+5eZZpBePD1xJzwUhB7M
VfoN/vjUYw/+9fSZjqt6u5xfN4ORKDsGosc4Gjkaqn8h2v23jRUDlLcK6yHMLSwlO/F7fpUBx0KP
fkgZETw3GD3qcjKxUti/Vw8OeKnam0nxLfgDka+MS4wKyvUhgK1kj3O02RTLG6PBhELUrz6RP1SA
UYDCw4nm2EMbw8YGHspLAfauq1wSohYYfJnK6GfTyrwouh+8qX6X+Z5YsUreMdDd6/Fnm+m6e6gu
onngsB9gvbFXeXgEv3dtny22L0wX4tri54LDcVNdR+s2e2vqHIR1CwvIAMm08EhFykSGj5j0EWLi
Nvt/x4r7t/SXjz2kxE8X6ECYBKma/ERXkad/Ac0Rou2voV8LTi6eO5FmoNrXX9xlDDz5TfsRNSxk
ikalI1AIbuOPX9tSfBXc+VdCI6Dj63nl0efEmWmilu5TW12So54UgLSf2yCJZswAY/GGZMt7cv3w
RzqIKtK80rzaGHoL65y+ifCmKWB0pXfT4Ihnd+PAGpav5sVv6wrXXpPzTsnoObFK0SZK6GJhAX8n
ATWhocON+5OSprIVitf9wdJxEsm5ougNR4GWt2Mgpou0OJ9iUTqjnK3/V0Q905JetUZ0u3gF14rI
YGV3xGnIrz8zchum+0icFlVIls9hunLy9jEb71jBzzadBT8zsflclmeLXqfsJO484ayo//pYSfdZ
X9my1dQerV/F6UvldY6oKn+UvGx7K1tzSjBaAKmq7F4ql5n3MY9POu9KbDhzkq9+AbSO8EXLQ5Am
NdhiW8OZ4OL4MbtXEcO7ifXqT5YDInOUudSdXB3128wgvrwVT/umBlDIB/yHutWccqFbnxrkRmLh
Sk0La+D+zdelwcoXhEfza5iqkxCf+Tn0NlTQQwBoVSUw2NvsBITS+ycyHKJz8AgnC+W/Pug/wIS2
/1iS2d7ygQUVAjNk18x3ajLmcCxcDMIqQWzpaFh+IwWDmxwTpr+NqNUIvNAQgf3bUi2sBIXYo5Nn
2uCpj+vIAAnrzvf/t2mNyP3Dy1lvwTNRZI/i8sOqaRe1MtXYMgmac/VeDad7v13q87peEXuaJfSn
tuAOCrnLvZe+wtVvuOuXYZa3f/VW+i2oKvOTsA/du9ntfcNyujEgcTvG/BH043929QTXEBvQ5Xy9
pUbHSbE6couDcvWsxWwbNLzRHNXYQYYlKWYXWyz8xpp32bvbDvyp03XYteGUDzOwRSYJ5X0Phqkm
QEcFUcGmyWmC6NYo41MEBGLuDHXVMT81vpmYLh6aMMgEpYnhwfTw3Qfvp+iMNKgmj0RdAi0SuRih
dVaYg8izIFzNqMry3KFd3AWgAmFopBLohupBYiltzTUpztEuvaGb9tFf/Rd98BtImEw3tEwKpP9a
66TBxa1prTEyJzVWe4qrRzcd3gguv6K8p5jTh8zKJu9MruIFOz7+kx7Joc2GaBSM/YMzNsisc/SG
qKwi73wLqNffyuxOq/tONEfWPvyO6fOZA8Nl9kAWAG4q4ZDNNkC0gRNNo4MWr6GoWM6HA105qAPD
vS0xN/8emBgnikCdXjz2egXlU1BDfB17ooyak2XzwscbTA7j8xLcJECMgeO3X1lQjhyRzKccj5cf
MJKYxu/R+TEenxsl86dz6kbZk4k74rDc6aVdf2i7BOWODGN0ITxW18eOZf2Fk9j3nrN0ehOYwcj7
vExuy5yBKgT0u4618/7XVd1giwsjbt5HPBJbeG4GpwJQ5ynZCwXA5DFCxXE+nT6IxFcj7yoHwgd/
4cpMWCCak5nNENJky3BaEVVgqbITLp4fUoiM788QUx4xvwr2dfh198rIpk3jl83A97xjWijoe0jW
VGf/j1oj/Rk409M6onjaXBoTrrS0KMbsPG0yzPyivlZ9N3OvD9c+sGDoq7YRlqx/Ny01JcvMe8rC
0kNYK6rA4WuMegzusP/mBa5wyyca6XCEXNFl8nYzxAzTTfnAb3gNNMb7mktV2kBYJ7JZOF5dW91O
jGEjGBVBDyU6ETTv90HArxwprLJpJZlsnW3DXAysm1aRzJ1ePWOg6ZcacuO4wdwdeZeheGBVcjNk
U13RK62EMhLyPCdcYsHL1sgA5CWIYQzuFmUJS95lb0h8WQReyeiFqtpzfZZ+rLJpi3zhSrLZcUbD
t/SuWFLJbFs6pAXKNRfEm/7KC1OeLVq//i+pO+tBfiyHpDuk8UrAXuQEjaXJ0L9I0FbKZku7uhcC
H5u6mibjS/T0kM0jw27HXgiPyg3UDkyAOWsZPtUVxVs/Ps/pPJM9eJHQx7/3wRP49JycJp/bpwV1
H4C9oAHH9kU72XLueZ0rFAOzhNx/qrZDZZjEYSUrKyP9dP3JMQAgDAZ98upbum995cZQ1xFsLySM
P/k5CsuFMHUk3rXhNDKnjumxvuN4UOizY+DcMcJJ4q1l+UUQ/BEcIsWbY7uuiNS0RxzfckGf3Rpz
sXdxyvlSRw5H49prXSVPJJjx5L/QndXyToBtyyV8T9dhXCjZ2+cDmgYh79czBNZNHHnV5PKzERrA
Mvd9LbvWO4UtA0pyYtsOOvNqayk3h3R+SWrB/j3r5m4Bz+Niz7cNL0ZtpD36eBcmYPtFKvYDDfJe
ILGmfMlhnGAgPnpWQvb0qfhY3/MIWdsODjzWss6Hlb3FH7LjyLigKTLtX4Q8A+RZaLJrX238Nm+G
8SVl2BJ2y87XZBSK3Pis6fzojyFyL/yokhs0leIl8cua4mCAdBSgJhswGeuDH44756qwdoqRymeY
Cz8gA3HqI8m/ElKwfhq2up0Yx+I1Ek4DDCBpagSbdydI7lj6gEq1IpYLHowoEFKh/OHGNntGonyL
q8vVk/Hvbhx3Qadrc5fCbkK6hVsbgZ7nFn32W0Gfd0gDoOAhZpNdzyusWmwbU7MSK2XLrIarxj9C
VKp5DEizUrkw8sl4yYsZ2LdhEr0W0XAhONnK2ueBnmj+tzluuuxKp92F+L8XQKV0bocJVfp1cPg2
nKoBGMLXKAJbz4kwyPtcFLALfZGfJJmy9YITmVZwRCpHizeNTpZhj0Aw3BymBHlpFIBbZvWk6fyZ
P7nvqO8m1Xn9PW2SoDKD0E6lqDa1Tku7em07dma0jXHknako/un3AncqU7SCTgWKQ0f4lJD66UnT
uO3CkPSNrh2cfp7NIS4KVBdMOFSLYsI3ZYcx0IK50i28w5Q4YzyKj0KCXK4zulV/+UF93TZ0qPVx
TPdg4DPXv3LvQHjsJDnmeqcNJCY3t4MwB8mfTwijooMQQsWk+KSvRfK5LKHAyJ5TmanATDVdvuDa
vk3sXS0qz0KD8GfWWWTpcnf7pjWTr1hkYxwlCxjMQiGVmUZyAosK3qyya4e9h8bE0tiEzTe9CWDS
hvWZXiyg2oAsFbaKhFppnEno2jgnTiYOWmLxXIrCa0zBrpu5SgAY4TIEUAGpeoqpeX5naVDk/25f
OjXWi2kMUUq90o6HqxCKzPeyxuEEMW1Z7NU/VeTwNFOW9v/K3VnePhNoCfX6vNFnKoL0NScnUz9f
gsMMWQiDg/YPSK7MbP913JiAOOextBGoTka1faRy+hx5/r6RD/uoZVJ7WwA625/LYcIb8AS7LG6B
41AprbST7LdFZfmxU4e3YuvUSaLddFzN4z0OGS/8JOOXbHEMt+1lg5Jk6TPxkq9Zdy2SCpE7IBEa
Gg/Wn6PrCPPFqOtCH1QLYDdECRMG3hxn5RLXvoXZKl5H2mdSC5doCvcpxfyP3dDiFwcS0xg3INEL
+TXncgcYmAFuHNODIRE648ZZZSWGBdqx/roaDJr7EA3uEAGNQ5lh9fduAvxIRGkFgvQDDfcVVkYn
Wy5fH6nJcYqePXdnmSRB6LTXTeQ1OLn7st7T2BwIYWBoOXquU6JMvldIbO4geSLftKqZrygoxSMD
6KbtsakohnbZxORICbY0qiIZpzG0yChi7ygAn8sz7xtgcjbHQQDIpSfwV7Fsh9pfYUzFm3qKgevk
Gu30CbIpahml5c//Okvg41bNewRrGB+NZGXtR0G7nIXYbqt2UkPs2uGCnmdc09VWdrvk7V20MXOn
8SpxofUanPmz4XWSmuUfZRTxCJwky7ioPM1+rWBTxplC1jFTcIqAPfc53UpU+joFWEm4bzGW4xng
MtyzUZxhmp9oTDPQK2qVMSzAD1U+7SH3FPu9Krb1xarLralI3AJ4A6Zse7ij21ud0EOyqA3+ODL4
eWrFga3iZjf4MSo4LXNJB4Krs2viUvhu8C63a/8q3PAcntv+fDk1F7UBAV4Z7FfCZE/EbaYbMMFK
MZyqf2rWzpzP9FwKFXXUIN9HplVvCovgqE6l4MgTuBXL6DeWP8erW082HdUDP6FUBqSkIgXXh2IL
LpIgkERT3yjWornT51yWH7Gqkeb+tXm+fb92WVG8fzKWXA0hlbSHwDvJ5bY20O+EHQJ08DbX0CAQ
CKqEhyhJkCYbLqn4qn9jOTCwFqTF3iwCexhVsvchyNaXFsLuifq4/fxRC7SJpxM4ST29L92wnnVN
3+kv/No5oZ2wQT5S8loCGcpANa/Eq7Z2VGAYcHMtYPSjlqjx62xC4Mh9ko0zho7sQk+V3cmWjqQs
u/i2PjiBf7RExVxMNyqySIRX38QiYmImu8eD/E9nPU1TTQF8K7WXq18tAUa9Ch4sY+S4UT0olqrI
Wn2E8F45NJOiSrTDm+vC9CIpd3me29KfpkrihJX41BAcY7Tm0GOmfqr33dJvDFvHm8EBDpmSdO2Z
dQ4qliJySCSHcWYuDxRw37iFZPwkFRY7H2UdiwvGgOzzOD2y+FvBmm7hr113k40I3aVGhYVmTgyJ
8ichv95XIuSi3F2Oxqu3ThXMrdcQH+PcQ/AiXkWAKrcomYSGGJuzfjflfqbW+tGeJ8kg/NT+VwR6
3mFSVJmzykQCzvNQXUXPFFt57on1ifZkrGV7jHuCUkDaeO2NbW+9w2fb6w0xMkDiY/vxRo8mgpMu
hcj6+/2pwUSUU73hTeyYUHzorBcjPtvkVQzA7QOOKAyecapLaWxDjnY2FeMBzED8rYchydiUzQV0
YuDwdqfse9hI+E0sGbXI9Qb+vSYNE8iJmq3XoE9i6gq2Sw990vM5QbQZEIt9H3nqg8J5yVMRjgks
ba93Sht5SZz/0ABFJAFzOsEHhsvY06MzBIhFDB8q8ucKIJuIQENGbQHCbPvXDmmoyLrc7DS6YLoD
92ESXZhD6nvt2OEqnqb7E8PxoQ3DuY5lgONsRozrAz+K1QD2QJeoooXDquw6YdjAWiSXOavW8Gp6
CBi/kNRoudFaRDhoAv/PVHGs8pSp4nIPT1cSNzNaN8RaUDUmHzhY+YLYaW3P0tEDjVFsUXQ25WT3
IFAJb/gyUnUUmEjggfRFJDkz3hwnYAZj1w0RvvXBxo0RCB5vVfKA1Ptmm+LuLat7sNzfaNTjNUnh
mffYWb3Z9eIej2ODNRAMiP/p2j6gjngcNdWy6+rFgMrq0VHELAHI5yfu2W9PQhfHrOhD6j18J1kf
ZhzyenII41L2eFqJecOF4SiBxJ1Mp82pd7dQ31hKy4JnDW4RVOAhVGwk0SsGCxBt5YroYKlIISLa
4BWur5i33z/Nns73lAz0fHA3LbXNbp6j4YlqQIsX2yuw2arc9RCqdecs0l/2CmveRcA7KGGZ+m/g
v818trmRJb5tuhzlJVIm0muGP35giO+s3N9PJEE5JsAGL0a3AkdwGmSdnav0+hpN+NbZdIRBMqo2
n1T5J+O1132c4NJX97dFtilxSB5QZxM2AR7U+Jq1jgJhTe1QJzl8EEfH0H3uKIZl9hv2/e7LcNGT
x8ep3JDRYYgaTF1ahgg+AEX7/HJNuVXkBVeK0qyt4InOL9MvUe47Bs/r9t4VB9gCIhI2IqfPpWQJ
kvKoJkOIEfq44j4ZErcXeflib1O9cbaEurXES/orHQCe0AhlCeKb5RTAqlzuj6Q2LYdP+8vr1l5s
Y/hNL7BKu15VXz8xRxwh4zTUrjHWrnMr0OXAR4eUQeV9Z8iTy0Oy2ZQKm5mDuALz9mwr5nMtz7Po
DCeZh42ubRYfa9pBFxYIN9kYYx0VwqQSa9mwXPdXF9lfEVA6UKpQYRTL135ZqOhrqR+x5TWlEd9g
CuaNY3Qa+OWmH4Nn01NEcxsswuLOKVuzN5t7iqfeDiJYzX5i592xe4AO2H3tZL0KfGiQHSrDCJrv
EXStAf+EelLqK55N82h5TRSNQK/4CFvq1n/ncfQgCT8/dUWaYvcC3FQxvTKVvEDa1ZFd2QZx/pd6
7KOQhmODmY7PIiyzR7JPJ66+jKEo43HWt47d/mnGZHL/gqZ8cCxgXwGAVZLBXrYz4cOTx3l8A9bI
vWFxzd/JWek2d22U1SbfmRT5MBN0Nh/5PK5LT+obqCmX0onGl6q/HMLaUEIoWTG3lw855SlHazX0
lgHmW76oqWLMwLB8RIpL1DiwCVT266ycg1HQSdy/jyLU6uwZC6PPct2BYhac8n8p2uJqGdHw4Fcx
Wn+v8NzB2ZQFcGZPVtY4AF0lPZwQ0IWrZ1F5gGn+bpKFhFr3YX2DLg46Bi5fPshxrzh/nG1c29s7
G5Heqk1w3oP3b34gx1evJxmIVlf91rPPm+U67RQ1GhumB5eITZenqJBWLn6UagClU8mRM7rXL5Vy
VC1mCn8VOgyLVMToxSlwqHIycGBZJ3Ny7DhtEliX9XJkIjlvohWrZBJm87nVES/pkU4TUVjotMBx
8SGqgQTNgnSP11KHeVOV6IbRECFIKHq9CGBh15ZrOIfnt4DgPPdU7mAnyV22LcdY0GPIIvZklpPm
0ZIjU3D9q0TgfS1Vqtc/sd2Y3xHOa633HD/Dh6Y+KuyGdWY554QklENIAN5dRbvzuy6FrdzBNoL/
kXucheJjfO8/g1ecJYqToQgYGKrq7tYk75wfo94kSqscXqt2/6ZeUiHyEPsDHzLH2SIXPJk+X519
XBLZ+FeWMxLvDFHmlaDUgfBImQT7VoOk0KbbAKr3pNvTMh9wiaUUbkB4tSypaeG3R02eV2VGDXKT
xjqq92G1eC+9kaAR1eVnHeilb2VhH36RST/5LDFIny0U80x2yfYJIIavvb/2rn7LN+dM2DJLmIeF
iHbXeYQ/GOweAGBCVKgRU8VmHetb+0+25RQmF78jScrxWgh0FdJx7Fr5C+CdTt6cklRegJzK+Oxc
py09qsEcBDMno/xilV96PeHLjthbeeertMtvIy+eHbOajGfdyFrAA5MWutmAu2g6cEwFV6PyCe0c
2984d9EHA6O9lzrr/8ify5b4lFv//GcMyr481tkfisaKXZjys793S8kx8Mu4iHoBiGZSJykDUfsL
oE2KknQ4qr6BPvtXWnSjHVzOH8wU0Xd1Xzb/41WcuC7tSnG15yNhgio+AWrbYe64J4v6rPS0tvz9
PkaLDWWpe7mKiM4Xowow/3DLGa6pYfJGRvcs3rV5boxKPCDox2lcnBl01OlaHvxQIOb2k9qDzo3v
PrJFSM9RVyl1mjFkTDFIWQXPFwBFbavFmAn8U8qp3e34mB9Hv5GHfQ5frRSE3m+sRdMXgDcCnI19
ywMDBQr2Tux6W4lbcRjEs214ob6J8Yi3EYHbaBVqx8naQ7au3uKyw9upnBi1t+OQUqTV7lOSEpwA
BLewFug5T/vE5H0fIsIYjbSusGQIm1HIYKZPZtjzZ9sLfqsVe098apbX3lh+eQxIvOc7RGFfnccq
FrN8/VK5ps310tTKA1/cx+xooz8oI0YGWTeTW9QOHw7/2M8ZE8PcPeNIjaNiXsG3vZhIui3dAIhy
+FfNBTtijo/qI7db9ugHyR2g/24jRIM1wyxViM65tKJXTKx1daFha4O7aYcNJF+3XtlJ512CP4ch
4ZFZJ+gvR73J2SbFGQhj42y1r/63NnfjaAfYyyzo+2t6wCn2kDriSimuK2/C3Yl+TB/+ghXLYCJk
IK9gr7xo2x89TNmvw3WvkG+wgA/CZ3nV2PMBcyhhv65XGgW6Tm/H8p3mZERRvoeS4AUAFXeA+oWG
RvXxEu6RTXsFlLRrTPr2jKAZeodYOPLQztXe0Fnd3qUwJn1kINH7mC+7nEkv0Ye0m/UbyyECkjjh
SXMHzy4CFxzHd/9MKrzARn+D+3Nny9xH12S+k/rkjvjZ8HECS1YQGZFywhD/9w3kVIwWA3r0Zy5B
7N9LvcSaZ09XfLIAUc9bEXh4MR4huZh7/rc5i0b6MquAqVuDn/hOQCLXWorteSKdsXBj0EJ4xlXK
CAWGADnzYSHtgxsLLzeAo0cWloykxr5zYxj5PShdblt3+Yzcio8OLP+MQ82E8xGSnpV5N7ANBsG5
RrqXeY15DwcDx/WKo7u9jRaR7jLwQqvTt2qssNBywa73ZVeT698o8hlpF5ZdK4rkX17FsxDEom2g
B5QWOKF580m+ch8ErmzoUTAWfcC5SWF/Mo0m6QhVaD30vpzYs0Fzi2LHyHw5+fnwBmdPtHu9yIc8
pL9s7sZmMSclQfqkECX2su2A9dKKRgkIRI5l4GswP1wrMGMR1x9M84JZ1PiXsPQvhNtryKY3v7wA
MXN7+4XmMDlj9asLa2Zri6gywa2FqQaXdkwRWX3Z6LXsffcATB0tEI+6DYlJoScRd8k1rlR5/Ujv
KOe0OiBJeaZetymzCmRPOIgyku2A8uGper/eZ+NPGcDbPUnMTR7oF4IjWv8CTYysjSAtsUNOh55m
ysjtls1klg4uXmjXjeZ3LHVOuuk0ecmrTigy0x6+DPwX7xYJlL2pebT7myQ20GwlaPA7chgy1ehZ
g2cIq9eZt9E/P5aiy/k5RejxEdjG41egdhZYiTTIfNgVN/5jqh49PuIfIsIQnvV/dqSetT9IQJZr
eWHFLVMAGSp2DzjV1Tr+zBb1eU27SuNLs+7i8zxmVaAmLKLH2Y7PVL8mEZnw3d39ENx6zphpxT87
HtS3JvZ/sOjosgKIymNQ7vF5E+D9tWDFAmMjIUavBdJOmCbMKBkm79pLtfWqx8vaFNh0g7ifLnWd
DXcKpWZ2L43TF73rrMfeL5sI7zhcNoO8WY/za+2qMntjVPvfnzqSr6csu+OLVFvoNepLR35Kf5Pm
eo7j0Q8sRsSL29A+SOX5WYH2eVUR1Eq3EjFF1a3DNYJaHDzZkvA2GR10yjGhW3lKc6oM1tZ2D8cL
CUVaQnqAnoVmhMVcGH9s9ZARi88Vj4/NSgLA63E6uSOy8MbUNRc/gafj5mX7Ou3TPpZRD9zxrvGQ
xD/vnOUkEZTqSB9NQAxstIh/Tu7FrY0nBuTVVOVJ84crXbDQHBHZyRweWhuS6/wTOyKhg6IzBtae
zEys1qWb+TgzWcXo/RoN78eb6Nqj/15Aoc24Y6s78K1MHojLJ5L7/DQpyN0RX+lpPm9QpPaFz2jM
guM0AOrZu/otKE4lz7irPLsx7QuBh6CNv8larZUOl6/4BNXLer+nlGk1Urjp3MwzGDKWV8tPXPpz
wEdKWXlzESU9YkGkMJsBEyQbm12vTGDlkO0juSDLs3fAtbSjWflHFgzF34KE5RWF6Mnjs6D5Js8F
6wZNxiyfdrDiq3LvF2jotxfY2OlNpptqF3UDFiNtsyKyPt7EL8I6d98oayBbFLfkIch+TuJK4HK/
C6850niyj4MknrHVJ3WuISr64ZhCvmhZKb8u+696J4pkcmN+9gYgS9wW+dgdQmSYwYm25rSWjMzt
y6vYPReX0fIbJfT543g3WJG8XOTh8VaIlblKv7tx+AEsS8nCt6X0D4ib4mYrg5YMEqF1UYlY9Q8w
juJdVJuWGilCj5PZ51FeAdyL6LFrIzwIsDL/F95WqpnTMw5Errpxvn3M1+kM1lRxrKWAXZ8YE56q
cy1vLYgvS5Uv0BEWlHDnL7eODrTWr6HdWvnfNLQ9s16QAssMce47yolsloZJhPncOtIzJ5qqa1nL
pW0ZJMzfgdNGUNtLQfxPww7HqX4Qes/T1SZeXXiinVuDO212uH9piNAxlQyvzTRb/xAgXoQRCkuo
VFXxzp4UlHW2Yjo/9vvgZ52UCQqy3wSLJBeIsFEZHOaEB20Q6J0J8bH+/Jj3uHqQrYjCR8KqoYO4
Hppf8mWatf/wDeCfshCL2USvcvu5YO6LZUdYzDcRvyU28KSb3L/NZmoIrrWfiyixpgSw0R47bxwK
E+z1fkuazVEsfk6DLDINugIGbOSL9SzcH5y3ChzOyFc5l6ByYB1oRxi7uCGhLLDlK4o5VmXdXlea
YiDzNp4RnXsAmLVb7AgHQWCu7IYY3v1k4MUDWVgUXhe6jEjusZvf7jdhnDBARnI6XOnpBnLkqadR
SMkXUWJ18DQVStWyI+hWYlnu5XwLjVFUKqGSfcCij339IRIY74PBH4li2dbn++M/o3zBQvAEPWEm
wP4b9tqFuPOA/NWOLx3x1D+NfiPpmM4mclN8/BgdLeHas9dxhz/REwXOE090hNF6W9aJjkQcY9Vx
IrQjb9+lFWqAhcvVfxjG6xdRmAR33aSwUXcNQgAz19fJt0IS9+MBMx6q7uau7SuV/TdYHKP55QU1
SXjD3e9xjedAgKYFr49NXz8D/9uFWE+cJ56MlQcWN0BF/1g+o2g5Ri3RX/s+L6IN2RXKdg0ObKbb
Mt1mRtIHXdBZml+ZewbQKgHrFjRrTXbBW8quMkGSeYXQ3vtKmHLaZpYueQ4ZcxajSH8rgdIImIIi
Qwb+NLUgRRSSgqwR/98ct9agVi1s/HaLyoIfycjlS7E/qHZPAepYlskM4F3VBas7Hgjg8qEZJSOL
IUwU1zVol0sKYQvAmM4yOEjXhPICEJg/yuDYOCizzTM02PDxA4Z7bmKc8CuI5CHA8T11Ya34m8Vi
TpjOE3uMM64F859sIQishINGEcU13vuXPWnCvvCzy4mAcCXmSaHVvw5xgCL2siazhFJWLtxZMrOr
2grisZZyeceVaUp1vxKixf/Q+RjXzbb3wDAwFC/wyFAgSuLOnnR8xAdaDno2qu7clBz4ZakbAyOZ
Zbk7kMmwxS55B4qTAIg0v/VlZZR93yfvV/CJY1bUFUI2oQPk3e7tJrgUVKBUqs5VbfoIZ3DUaUQg
wPjnFs+UQkdQfANEpmSMbkq7mob8Bo01xWQYN/0GNEyjE4OeaohEcmI9+D/33hxHgvC9le7MpdpY
2NTVItatRdFxx00es4FOSfF6KsynN9steMQ9aMelErfGhYtiGvu/tZbycHvmhYRXvVPFAeEzWG/x
m8qNJP0ozmvo+xjmYLrkVVimbiprzNg3G9OLWobwf7czPBsP5ssMWhuEAw/8lY0+sawRvl1yJ9s+
nbu+Ca32DyCr4ana6XCJEhceeD/rtOdnBkEsRh4mgwQLaQBaqaajku9dqLwycpjx3Y2myDM/t3qa
Nt0TiSAJebj2oUgx0jyWpMIk1faAD//HppTxlceJNKxQa3L6PrOtiBuK1buuplwaMVOA3xQLZDQo
SHAz/Ov0k0lKb7fYdbCGdLIupygq5tC3BN7LYI10+pIB6w3foC6qnphfltO/pMGQiPgTY+wBAZxz
JLq8qdqbftvIj3m5ogMS8tD2YScCCK4ud9Nzx39cunNeupfMZNzlsoxJYwh3kATGuqDLSKn0ADHm
LiVwgAP/EBUF0+5UyAMSUFDYeIQtCQ1zOTA34i3UZX3gn0rssNIus6v7Mw95QLHpz6Ebx9KgAWfC
sv0kd/lutZIxgYJHW5ou2f/Q0VV6ZP8B1jIspQP0BMUIADt+sbVbANJrERgt/VvO1H/vnizS+mzw
dcRk2JOAIhuvY7hbtCXGEw0Fr+omlMj8hGGVeqeuaaoEJzBdnML3BSH4yI8LYiKHcwC3/xyVBnZ1
VvpfbblVX0TXMdR1mmsbke40/KCmUKBYJTLP8ky/U0QcJ32B+NYEWxTtR+xnUwcy4/TZWhTsvJrl
qyu0MfgEMPi31adL9ZoDQODE+TIj5fqbZpxgRi0JuuHCRJH3W7iJP80MJkbP9qTwexQcwHnGd+EL
bOShT+vfFFM4A8531AcSmBumcQFtn7FsgNT1hoR+k9fxF1kAygk51frFPzw78/JgBtCkn1hKYuj4
aiOJF4Ivwydq9S1t0Y6NTzrx0GsUnPBWsVDwlQkmX8ORU2vA4EndHT1HOiHMxwXRZbefdWzzxa+T
L2+pnrO9wvKuc96VZ1MvlQmB8dqxzlunelglmvtiEsKyxyyjSqEjvr9c/w7H4tD6KABYdw3gbBrc
fM24fUkJ49XClcocb/I0T2YoHJSA1jKo+vL7AMVigGtTnHoKcdCQI3Fp8qyHpFEY8Rq2GEfZLuSv
H6HNpAdl1bI4lbb4MfbM+X8maZygqK6phhRDXjlUzsym1TuuZx6pryKsFrYlZALMuSyutyd59ZyC
gblVD7fDr6WSNkz7v/9QR1y0033ZrsUnWIa1vJew3BDb3pBYHNU4xqUtjTGDtgfY+SG/lR+HCVEN
VxFhGwRS/mNZ6oPksci6o8cZx8ck6e1uoIq232fq+4lIG7F/1hnbC7bAwtcmw18/KU8Qq37qBnEc
bT16kMdmGgHIO8v6anySYgEqk2fjvrjd3BcEnqqp+oKU8pwRml9tX5tL+HcVxl0wAoanVzSFjcKk
fCfn8iDF4JKRQw/uQ9UwHs2obzq+RTMaPb5r9XoLZDwwfnSoGSrwFXB/5Ox8End89AQiuPymK9rd
7MzMYPDzoHE3gpLVdhy90XIOhrbIt/Jo8z/6b0o9Rlh0LDPiyDoCPrZrnBAwX1x2gda9voOqXqaH
vlR9YuPUr+HqVhcx5HoXYfterafHckUraijXDaFtdua5dbqDrS1Vc0+ePFQzAzpcI6pohzW8GVm8
Atwlh+RyiZZm+sus6UTxzawSeArY0ROQHV0v9s3CwREfWNosQ2ur9d5j/3oxK/7sN3ZnO/xRJNsR
51Ow5aawtcfeDHgkM2xfBz4fzv3MOGZlM/HJHexgLUZf38fKlELLyh4lBE+1xO/vIz6Uo9WIPipc
eR8s3aTsPsDZq5zuK1GeTe140ys5IsdRNb8tPjDoghgI6Rjd9/lQa0eKg3Ian+uG8GnNlLk+0xG4
yXt8TYElsyeRAFSMdWeSUB9QNHoCE7W3XcAAKB+VvN0LG5pXZ0Rure39W1spshcU6+fLKk7Qmj3w
3YWnTUrb3+/Xi6Zj46ITwT40lyeNVDyEs5TS+ef7C4WamEtchgdN2C+z+vij4X2yEO4Kb0WEZ9uX
3spNZki6xMEiAp0xEk7v14VNuooJMFS+/b4kABEfhu5OGDqnElaIbFXOinHbUg2Knhey3Zb6MOBL
hAJ+271lRX5BvObHypxwQUCE8YFonCBWf+y/+0to9Yrl1XIO2EPu+SIXXTyGwAnx+2TvNtNHRhG9
Qf/M7BeA9feGDajfIAvGmGmCSUBUCwWvmjgy4oA2maYXDBzKgepuu0qn4V3cTEtcgssoK1ZHMgXY
p6nanMheKr3rMgQE69MfmzQPxkhSxvAUTptfmt9IJnifxV9jcwlCzjO81Qlpld0yudRQxstjusQz
CDEYT37S1ybQHrRz43J4oZE+BXQTO9X69iaOtyxkhVh6twlIV++iXyt7yPLXZh5IroMqtVNpoybY
U8C3XOT6ShpIoRrfmZg6EQ7W18VHJN7h5v2qO/dNZ9Oe9zY/qdkreO0pZbTO1Dz8+9isRiuWvJXg
NHicj7bB8gW0GC1JryzYS9L+5K6JhlI0Cr46X1uJ/oJmqqL0Cnjwz1AevWJ265RkmHyEFcf1+vqo
4cVbIvA9NnpReD/1NPbZ/L4nnKiGDJ5Ok3pdoLBUAhYvOLJeVzZ0JIFR5ATrOx2jyNw2sfOcaBXH
6p4Y/jB3fwhzr4qzqxGIdKlDzCVnVgXiR6skm7g5sn2aK+36fBrr8OBJGttggfEPcCpg/Atfxbvn
NEFEUcp4Ucqi2uyt11GHKM7aa+1D10gMXCvLRSz4cWs0HwhK3co0/hly/2D+YzPztZSd09MEFi19
MFtIqVYHQbMLluZFqoF4HG7RccavB5Dqz6uA+X8trsFVUj4SVq+AeFEumDOM74gyjCmHx3ZgBl6C
Yw7HDz8Qin7H5nPL/gxgReo/wgIeR5vtaZHjlv+6xTHYwq4/tP+sAzYd/4KQY+EcFsAi1+cP3Sqj
Fxu9Q8VG1UDJJSoZCBvFFg4NQ9QwOQJTELpq1Lggtq602MDZET1OBu0+eqvuLnN/jdv0Tv0fsCYb
IxMfqp+QaBCohhbwnUHEqepOST/v1YuAAqaciJ026U0yp9kACKmxgRrOhsSDp7ov+98KQSEu20NL
vzkAQFw64UkAdkcrO05VDEzcp0UvUB2ff+UGHso2Zv8nfw+4prclGh+2upzbgeCyWDrnA49dnD74
4yseNJDWnkHQ3z8EVu7yss8XuB33A3HwyKMcHO+BGPII136eUyPf9C4yfuBTRf1E/zkVb/ETOTT3
lf6MQXBROBmoE2dkPJE1/kyRt87MR+OlbLrgGgg4BbQIpdX6l7h05QHVQzvKNBghYjFDUd1+CZt5
B2Ta+rIpwdFbzcAv++nN3jteKUG7PN1rZi5v8641E4xj9VBUFiG15tBF6xkuxzGsuGOgKfBdxnpO
MBcmgZFeZjU3FTuO1gJHIubGsTB6OI3hHasmZP8l5m0aunhs07BlzFUsEYlzUcd8MLY+ofNVO90H
BVjC7TyohixAPlv/mYZpt/IcFfLcIGfIoXrsHWqFCezHiV7seIkAlQEjBkuAo7FNPbwrTiJ6nBV1
kHbEUQGoDujYYDjyW5ekSlPH3HlYIBzdkt2RHo3Cxqefa9rYUjwcbxkVZpAqr8SVAFwS7ok+Pga7
MuHl8R7tMEE7vb5SkQOTTdWEJNNmLLgR619rRlMTNLbS9SuaCigN0kSTMvTCrFZKUsgRVedoAqVV
OZl4RmECRzcen3VomROLwp+9y6Y6H7WETP4d/66IZEYT2dHkaCNl8o2OSCtGLwhFI2XAYBLkDwET
djwFEZVUXacbGWOI7bz3VLKqXDt9f/yzxykfl7po8kryHbCvqKYAo/DpcwgWzHuXaD6oLahySF5q
9Xanu+1MBDOkL7ZAoCjD8bSt+YYufoESHfARsQ3hY3VBTV8bgWUIN8NJMzLdKw6iugBMV/udxEye
oqzhwzfytSC/Hx38xQmphY7sESar3Xox/cRsTU+Lf/hhE2meYCYXzPtPPjhQgBDqOj9zRuaMIb/O
9Ee3dlxviSfKVG4Eo4NAvNuH+JxUi9LDBhweHXD20vntF0AL6p0lq0qK2PBca9hjmNxKwyy64Mbl
iJt9+olAlEEJVXUblEUARdd4Av8Kg8nVuNThlm73HgUJY4nQBqqtewkFISbTFLFmFpekZygmxjUz
TETZlj5/rEdBs7BMn5R6Eo8pZivxaodDQqYzKQt/qONFjs+30dx6U/r2Y/WKjR2qFSBI+EmITpdO
CqZl0QImZWCmrPj18L5o7jEf9hDqxQ3Pu3Lu+FLehQym2NVOvcW/b2/Y/P1DHYyBtJkBPk8l+QOb
82Gr7sRB6lghWEG1vNjDgLjwgPdJDbFSTFrclMIozlz+zzcwtAIzp1VyGZ/ocmLn4TxWIFBmkFOq
devBujhbEYQcYUQwieBOcRPlfbRUHwx2FKeAaCEUZWwXoNZCpQuJenLibbPgBYQIQKk3giTHHr6C
MZ7Cq/1JRBQ+5c6x0mw1rDlt5T5aa82rkUOevqM96TAJNgaZ9l2Nanv49PYDNRdkAHZ77r8mdlw2
N3aPNsxPEIa6G35QLKIm6UKxkHlHexxO7TO4fI0ivwwoNuMtlQxwTcJ02muJ7/P0CnMwwV/kLS0k
UMIzldEIV0+ahWdnxhugxB3G74UL/YtVbRPZ8Udq8qnFiQmfSFXmkICudihxTeceHYyNzjmLWmV5
xL157IJoGJn1CUdSID9qh/AxqemZpxgoRvT/wJyVUGH9A8+CBHHmZDeonAtMYvSHfl+EncrpPHTh
/sYaCDJJPjRb3a76K6oYO0TbJXXIKTDgFSXlVNdpogLeZ9G/KPZ782b7BcECqFmYHcTH/zXEITRS
g/djz+c1VyAdOYTFyktZTLXzRXdqsPc/DuACNhhSKX+zetgqJgYqa618pGnYmYrwVz+3yWfYDewA
efB6pCg7Qx2SEtdmySmTNm8g32zBur5PJypaDsyXNjjHtwbBS3Jkctluiecuek3HlG4AWsh+nI+C
naF6IjFdD/18PkuUxREeoBeTRbOzXTzY8CYvk0r7T5AIGSmOT2Il3TYMf0PPgKfmz0dXPxGE/1l/
pRBUXvR6LvOW4FjnoHKlm3CBV35LNH/akmtIezFqyAFgdRZUzYwuGScf4udRSD3mcsNn/QZvXJtd
pJ9GAOiHZuQ4ZjquZYU5PnaO04SPfORfv8bGGyFpKayFYlwd5X1fA1a5cHRNObQXI1L7JLxemsa3
6KR6SdEk8pJ56HmvXOat51PKOv1Ctlfvz93nXWreZyLl6/Tt5w1w/6bKpXvPkdaXOPXNL0dT2K7v
UsiFikuPkt27ocYZwnrCRQhYDItCFApk6yev0LFJ3QrhWB8XqDpep5YFLiX4M7u7D67cVbHsIgjc
bvZpsyqltvLkycggRvoDtR926xjLipnmelGcvkUO4vR6TCiYFvZ8UgJwR3kD7NrNaenYDKSF9QyL
fm6peFlBPZdsvEkrEFO1uK9Va7wiw05g4p2NUngFvpln+1j+1OZ7CS7oXfPi+cTfCD/yq2mS4zdN
6vsTQOLNVMQ+hYba+SAuvwkeVgaKpDc7ZtO0Gy2Y3Ecy9hggktfK+qk0kr+whcn5eMfHNKJWOfwk
2Jt1uftfDaDknS+QMJM0x6Hg1QVqO4U1arHpPNrJlf0h65lBoEyXGkW1cAct4xBo4UgcpYSZOPqG
0rFeb8ABh2ioa+gzYmobVXjTyWZal2iLduYpYDr4GG91NV3PuDwAUwdiCGVoSfQc+iE/QXLhb/Ad
JPY80kIBbxGnVCjRVKoOK7gbcc0KbajEGdKVFLinvbXHSoltEmYrbJqFAf8R3symme0G2WTHlIub
HucrGZxHCrZp6SbLYkGviOXaNqMtD2RP90FGnQTI3yArWHyz2dZCkvp5vHHM5nkCHruQRwv6FZZs
7EDJOY647X0XO/teuWc3ZeTWpjoJFL9GdzbjbNdrVsLixPwbr9C8FU2gO7aQOBZYGBCiYrGKIxrE
5+azXBwjmph5nrP1ZrruYqYU+dr6g9GY6hUYsnr+09ymr5TsmYPlmm0e56ECJI6oYJcxj9VK4hTH
ofLj+VOBJlBBbv9PR5OxdYeSc/SJmbuhtZAZDfuHi96sUAPGWM1t8H2ntBxdsGnF+sTbvDnbewCO
diHwCjEy+SLDmat2Ns5AVgoHvETyb/doColmmGaQV9mvLTGfVR2PYhMJbMOt/i08jnuhJHmOl11r
bHBM+7qPtpwBVzYgmzX4LjGC3H4VdVBPwcq/dfUt1T1+Gudk/RtTWTGtLlfCfHxhKMyKE8DvYLEv
I8khAFZUEZTP53Q8Oyc9hO0wROiCGVAegl1ymTdVbaIWB/ZoFFYvWs+YO28y9CCXOEQwBFsHA2bp
ardNjht6TJje0mkVFoCWd/6y2TVx6WBvCLgcGPriCxm6wUTZhQoROwP6/g7SkBc1wMo7ldvr6/9X
rVrlSUz/7ALwRZmLEKl8d4TJZ/9FAupM7Bie1BGARr1B38ztYG1vIFByHdF/tn3YEh53/WmDtNDS
rVWvj3gEZtXYX8wKoAyCEceUq2s29lT+oJGgk6/KPqSMEQN7DLtV+QGffIftwBusbLreB4Wu83r8
Z/PAnDEcZbPrpm9F5p1S73zUEWuqefhgSZ7lVMKxCpwPe23TfFcY5+8jpqnsAb7XVhI/N+Jomx3R
u2uU4PV0P389m4j6b5N6W6brQqra+7/YVcntcqz9M3jJmFheW6L8qHIl/9WBUPT6Ny8xt6XfjobX
J2d4WM1m8RmSJeEvduQihqhWm5ImPOA+nk7+/+P/eo2ja6QI371HtPyEL5yfNirlPiJHnFsWXDdZ
MTaystXWELOo3drRkiIEGKkuhctF1S/AardjaP62jPcKIY7eKS0K2QjkGR771Mtcz8HEV3YyiiTy
XG6t07hj8NdYCDQAOFTL7RF3fjyKaWJKwjkN8PicHpPPxaPyzLggThdj1nsxu/Q6NtT2r/4odliw
lk79r3VcCSs3wK3Kvh9pjIoiwHolgsCayE4L01RFMcet3HlJVOwOB0t4cQLctcgYalyw4EF9LNZq
b54aNM92TcUJymiHtcPGomYAAsDre5vhCynNSzcFk7M9GJkxO2PFSuj6HEapRRgNv9iRuvTk55qe
JF+anKVWc2dKmG6CXt6ffLeAt5T6kmpLwhNfHDSP2YBVBJFJXdWbGvGbhCsCWTkDQTr3/NlGUQVM
MBXL2We3MALtduoM5cgFoyvAbRVdsJJlHMatd6iy6ILo50tkli2AL7BmZXuWRdYscvSjlAy4cNFw
XB+L3uQrsa6DSpIdhVcth/6Jpjr8tA23zYRDdGIJTUAiHhV7E9GB5/fihGSynKgpptTMiyc+3m1a
z8mJBmdNhSTU+hPV4FPTmfhe60b7bbAbc6HEu21fope4gyZTHnqHjjtisOq7hfbkjEYhVBCYREYP
v8qmCRAl1SElpN6NkMpTuSFl6NT6UGvg5ZBnLZigoIGWQ9/j1ey6Ss6EyXPF7GUup5MYtPFVrwGM
VoxcqqVGJOqkFSB1cv3GBHMd7eAwAMuAWtLo3/Bqx+oq2Tn7N07MF8LeumNspJ4GV1ssof3vt0Y6
jOpUwfW2jre9Iv0TkD363V/9t3SSA9eTYPYAc93F0UqImfPzSjl+ikFRDhBllnE6Nmskf+uGoufH
TGVkDYf+H82tAsXT4Yl96yi6iNndHVZnVzzMAHHrzdkRo0szbhHoki9XHV8PwwbzTCzvNUyjOzBc
UtXGVN4pvImaixjvOcDg8KNdr1Zaj2AgsWq31q6NPyHa5pqREYixaoNayte/rWYGepc+fxXgohJV
ZnfPhUWTV3CDR2yzuVtE+OgOOR04rXqPANzKscuNu/UhXepGEfNmR8EmZNjV811BXep9yVEWl4VE
BlLN3TAMKQevG9lhHwFyvEbzoaOuqQ8hj67CmZRBswU2La/XnBxDLOzBymJ/ZSkEVpBZ3UjtNt8C
pJ5g/njk4g8RDBc0/kLpoC1FtgQMNkbglXAXgiEKrrYlfAJQuhgQ3b4jgaT6PD+XBdpmL3IDb726
UYj9eORlPLhQv26Cv9dPfs3gLH3Y3UHuLQTeZKSAgRZpE/zKvC5OSmALgngPeuXNzKXKzbm8VurH
PCymJjF1OfK+7vXWr/y7NO6K6W6G60xmjeeQc7JFuuIBQUBUymlaEbtpmzn870fCb8TE70DSLRYh
WaojbS2jU1Iw6JCidKyb7sP3FI+uq6fWlQ0UrFLQnOljA3ziPOlFwtx7f+gESnMYRQmKYGWWtWgx
IVONT+06In2Vf8SQb/RHWYxEZUExoQTbne0/5z2mN0Ge53XcUHDzkXKwIITyE+vjF9ES2NXe9mcs
rWkBj8/qlkfj3dLa6U8GaXBBvKSYLY0ZsLjjn4hSkBFOGpBp2+34WenMCWpEFog7eju1DdnVacSa
w2VPqRiFmK0sFZHZSLw25sHfUfGQD2tH2Cce/Iu/H3L+C7FB2e8cHEEexW7fYtp1Y3hpCaXZjoue
Vp92qXvQTUK8S4i/E1qsGF3GzBBlmpbLAPFXya2C6POFAmcgTnWAzAh9Srt2s4m33QMY29Eu4C3U
JQAgXpKzlxe9p7rtgh9PQH9zn8S62BwRWGBL99A9FIptqKIk4QbrYSwReAF/K821Mx8WfSIpM2l3
MXUntpHMpnFkobLDwEQAxg/s56zgNX8T9KWSuFNSQfVgfLhAkUkyzCMSpqzwBU/YD7YwknwWyOOH
7fH5sp/ZubDTzs4MRhUZ1PaxVF8t/eCMmTMRNR6PQ7nEsljGctwLJdXke3jIEf7IEAkrg6raKLK4
h34AU+x/IxqvSr3Jwb/nFvG2OaIvADlK1ANsAH2bgxeqzudI6Xl65tGTk7vTXjxoJUqiL+xS5sIj
HuYubmUhqa89fNGyFhixadmHKwvPaYNe8/N7dXklBIX1Yfn5LeVD6esn7d6Cy7nF+qjjwM6RhT5g
6ypF69VVUCLS3uVcSCNH2i1sV+jhnT8MCGff0kalmphANbpVuYEbos1BQBRSvsKa90rxf5i/Do+8
w4ai/xzu6Zii9i5P/sZYSpNQvgTNMNSTQvlCATHH1WIOxUfQmUC/PtEuMZ2mA0LO0xMEuQm/SVpN
idSQgZOeeO15cvB3HQojp8EBpGXfhHP6yGJ7FmBbBfT5udT7kwtrtppHX4oWTzR8gguMf4N00wqf
UyV4xeHqGUa/cq0zHASmDUFypGjc0U2b8lmhhljiLyWZXdaWrL+tvN9K38KblGRBYwryXfD8gbvM
6+wbvNN3eSL9/kTu92QcohPQ10GoqhxtGRzpI6RxLeGYKgwdBWZtlk4G+VHJ1ywD+xjrARXI5KDq
7gOYKlxhTWTcijB384kHASZ19Wg7LarAJqH9y4kKFd6sTm3x/IC+G3RNThDhRpArzkdO/rF5sBEH
fhE4XLdrTBcPZuo+vyx2iYO5qLJxup+YtYtoH1WatorF0f7RsWcgX9SAIelAHMdQWvdA0krsyOWU
DE/HWr6UhnWu11VEyDY3MUhD3Qzlfs4c6x0CoLI9DUkjHMUVEbdCJ3rmFWiCxowVFlwVQ1FIZqDy
C5PaPEjmrqjlmcjSIeQWfevfxKbIIXAQkVZtyO9wAIulH/tRgW2Um8k8BQrS4WmvgDW3M/37YMRW
MosZN4nEE0vKtJxla/5fAShmqHIKkwKli1pEwTGv21C3JHod3qHdG8rknMz+CbX1k9xHtgySHkob
6ajk5X/gkvYcgXKAyJP/5E9WQmady5UY6GoV/vnHYqb5jOqwCpEUFsX3iVa6Oo/hL9Mf0hxMkaln
ptTvZ6AP/KZTQu/BY0PqWCxfnLspSNKbBQ6lGznJKJEaGnaAjY5W7nHoVEzyjchKPI6GGyas+/ge
d8SSlza240ndVYMi4r+hd26Jmlxd0qbsMrz2hdmX6ARVtRigQeoV1KHde3XYmcrD/nOlZczuVvKs
k4zTSUH3mgVNVDXBisBKeH8QopN7wAZM8pou55+Gb+vaFyYHAdhs3hdXkZu5ouvEB93yHRQ7IPJR
6PWILBRlVy/i/8yTbo6u8J1dz8uogWFiDZEO766o0+2O3M72Xo9/bl8SyA23mAaAZXiVeQcvS80J
h+juotnJ1zdMg34M392DkyghOOM4QHCT8YYfyNi4MfJfDVq+b2LQSZUgE3q6n7jCOJ55zCrwgyJE
FGFoneD2GxiIVlaBNPFrf7B9qqQGVMYuAx/UR3mR6iAn+wDnDJ1tL01ZvNQ3ssL9Lzt6TMsILkxf
+BADlVu4TPuY67fZoUe3IwusnPQspn80TxIxqBRapKH50Uwsc/ufn8ZihKp6vvgV4x+M2+QfWSnO
L51BxT70ghkQBu9iuiMwz964hG2iJ7k2bXa2Y5URLhoDewoI7oAfiLcXNawja/BqYe4YTXXvOBkV
mhJo74kkRp/1fh3VSMM52+nv903LYZr3aZ6hgACvVJWgIStsWkbaDiq4BcB6WTDpJmQe8iu+k20d
8wUk5KSMZzljDykll+f7jNjpm9l4hP6jerkfbWm/AS68tfZoPQyHAbqoJFTteArWN2KD02TXJ6+z
p+EYe81qdjR+4r7fRsnfMoc2CJzxq9XEN3ttNTEgQrGRvXYM6VnamIoY9uAvCfm2FbOsr68NLd1a
b6morwZEO7LKmDHpxzDaLcdFkOHL62dyfggC/WrQ9ssMTkRcuEKY7h/A4++dPbnyO5O2bhtz0q5C
gf9QMY7ENa62lXRq+I+fZB/CZuzuIX0bm9RfVFO4RUCZmbvC90UgtLo5OCbeEQ8mnixHK3akZiy4
OlP+uMOhueBHy7jCXuaWOy1aBkz4j1wXfFhte1HQzMzxZYxDe8aRHelQAERviqwRFP3a5Ia8fjpA
jKN7Arm23ywmGDbycthTxycUDjJl6XG6v48BaHf5uofGBFLRAqTkFHgGtZmFceNogON9LX04ddTT
eq8t++MWWC/gTE1Tu6qLoMKfO1ZUTQ2wRiVy9O4mstQaIHtvA4Ihhi24GkDUFbEf0Y7N4Z6tRRIZ
f6TB8LmVCtIky7iTAbcSwZbZyq/omgESC5wUkSPBflrZisjr92kYgxp2aGmP3fqNp+5Nz7CtwnCc
HZcY+aobAXkhgdKd7AzCTPUZS3MrxAYKCfUkQmeEENfCryrM+nVu5jg5iozWAeSg6juBN4oUuIZY
JUKZGy37T321P0EETRsRKgFS+3+ekSOmsTK3pulQxNKJKIRRNe/ry4s0hhnQzd7WzI6nu6Uv7QO2
aQiKD1XSKy8PwogGUDQjn436a1V0+qtsWNysJrfymLM+kUtSLCLDk9t90MEmJ4gMt23xmPJPvk3c
UVuswgMF7eCHAc8wjzD5qGT8w3yRo2agQk5Usj8ZZ4+pl+Oy/Ika3Q78RtPfZkypc9QyNRErtErG
aVH6uepoPQmOB3luFh0Z05SG4lCPEMjDlBl2Tuv5YutiLHiYHzCSnJ1zXW5bZKB/HY3KUA7R+Sx6
nCqqzr6MoJgPNSyatDZidVdwkochE9XEAUBvWVJOZqGMcD7q3ijoeBQnzp4FLzJapN9OfOHzyQIr
8IqasrLJk8jtsXOSepFkg2EpoZpnCPu50TS796tQ6VExMP2BnD2cZtF5d61D/xTwsxMP0UR5IAlA
gnOxvVU5U07Sl5u7amJRkfo7T5zVdeGQ4EbmaPKDQ/JbkpYtNELhcjgsbYjEvQyn2+Sjx1Me3P3M
Njop+ATG5DGIuRnvABUTgkP5WOGHvXW0uhT1HwSkyksgtNvOM/3t7xgs3YBcMBXofTMxI2Urxdoy
NxH9QrtUR0Upcu66e239oDXS8Unt3qde2H6izS5VDBi4Wlyjw+P6MsiSVnyuu/uEF6I5p/kAK1Hn
i6+JsIps2s+xnvOMpn8L/axyTckROG1VgfAY7DbGf6eAQrtyC55r/zWIeShWGuUjJDfFRYd+cVTT
uNlFmqQgz7QBmtZsVxgTA8DfUwEQB8irZfco9RN/URdANaFwu9PL50vAAkCyAeFhTWjOqsRoLL3b
mzswv58jD20a2h6wcRY5VNXdUQs+QdaKaRpwy5of9q6a+gbuTgg7g0FF5hk2SzY1+RHe9NqAizZO
f4ueDxJEpzDnilIpvf8ADC8YT0HVQV5P21Usxf5nJgev0DbO5v6eLUz7H7rvNSea1MEZrwIn5zKH
YvhJybJUrwLgyoJe/rKXq6HHhhn129hBFcS+hlabXIn6UgU9QR35Uj2BOnYzy5QpnwRYESLCuQKk
viW3IqZadKMeUm7/jzotaBn5/WfUHsL4UDWxbzTdpCnbqlizEGjIR0mBJTasBeZ9subjW1BGx4er
1yr4EaZoRIUfSu19VKmMDVtyZEcPYyvGL2aoeqxeyNnL9bZ8mqhHXMUm1YFCGK9lu01ZKiv4IS80
zLZNh9u5PtsJOpJb2kXOFVE1bvSeGeUd/XUb25aIJ670oVWraKN4tYD5nSy4gOYdXf1iy3Fs8Svp
5CQ7iINZlXppqJbmOjME0vT1EQqvTvZu6a6WlPoHU8uHyr1lQJByJUTq32DEYE/b82YTwgFxabXE
SSLhkgXXuN7SPuo3Q+I7+u3iZquZZoKcgVrN8nXnQH5omw/AIICKoJHqX3bZe8JRJjaYzbqtAAXh
Rl9sXl6AP2FZYYChXepbASmZngTfaQyn5vg/5miJKf1qPXZvaJBXFZmeftzL8RvBp1W2fe5IdsAb
ioj2Aibp7+3dW/DGq7ATVe4QrYWUnWPb6VdGiThaUh9dKpmAoLlxsOHROG91+YaeFfelbnVgdyJF
LfVkwa9kcsW3AfMVQDNjv1sll0lJ+WS2Utpg9aPIgWEW24Sv+3Kh2S4Zz8zRGZYmSZdRVMzQF/I2
22dOmDZ9Ed7jak4zIY+8hWmKbffvo/OAxAKJLVzjieEuShGJxWDfq/TICdARe2m6xawvWZEOECHo
HApQsCxmr8Z0+FcDUQTCv6Gf0QG3osfIkv7jGiH4ZkQP6IaAbke1olt0tOcAHpMkfeN2E88glFjv
STLjtvj2ZKPJBV9JVr45Ph6N89HIhgYstPrE9R5owOvEmzAEzqijqg73AUCr+DclBMesb/LTiWNS
QYOP9U31K+NzeScWvVGGvaBF8F8tcu2f6spZQh5kHKBvj0IWmw7+BL6woyZbG5rSbsJ5/ayjnNbU
PaZKRykCDn9ttwtFZKjEyGrlB8HnmE/rPdfHJuj2xEydE5ZITbxg64TqiXfFh0Ng3cSeV1h6WfFo
yMPYYzrxJE+Y07zIeePczDLEp6z0oHVtGuqEU1p7Gy1dLivNup8XGfgeogpKEGBOYCMBICwPRf4r
ZtYLXGtWWs917m5EETUYuk5Dp0NyHD2ZrGa/3OKp8KnTCuoB//o9tFshPrwCRjGiSGipA0cDEoxT
aqAcofllfBQ9dHq3rhxf+eTqHtojXZqgr2pystQ/HogD0Z9lJj1L2Mtq0n/knZJjvZQhTVTA4CzK
3qaLL0FNdnPFwWD0cdg3YvhPNLlDwwhYUM8kJrJFQ93zVla3EalIYk0O91MS28dGA4a+qeXMaE76
hhqzQJzIPnIg28AR2TWbEhSsl3wDLM/W5UbO1cfJdiDF5rjHe0iaR0j7borwdjcQi13l7y4uWy5f
blKeERhTiInWF0Y3tJNKEcKKkuFPphhGDNWX0qhKSj4JqoZSMSj6yEFU9wCMfP8nbRLDIhU3L1Ql
hRSDbBWImtfRqLOCJgM+Dmvqq1BE9wYJTFf/MAFNdK4JE+MwXXa/5BprkFONjlNVVzQWjU6iwuoG
YonqGlPcG1dnpfgRFy6nbeskZm27Txg2WAYHRAzEiusnm5gTJ8xhB7Oxrld9VRMfHQL4+cTXDRXs
o5mYsK9/ylY7RNtGoGCg55YiexIM8rJ9ClNxQiFZagzwBkx/h3xwvXy7kRwgBfomZ55NtvOxSKIZ
1yGlVMvHU1tA85NLij/vUfMmDQsTYS5n7jcVtnCeF/Pi14VMC+8y3uvRaRNP0IRDgIqzr16Lovvi
IzDYQkV2DjHrazio29yDuyGoarqL421n4Nh3x8EmIgJeE7lHCYVhu3e5B7P6x6AnwgajSfcbYGn6
/p/Q7ipfB2HbA1VwQkmFDB4e3EYH5Rb5+uT8B2yMJRehM7Sp3p96V95NUTEjlwPEpt1mSvMdnmRt
ZRyz9h5spWTuUNM2FDtiDO1N/aV3P/cZCsgl1vF0/kTAK0b3+5DXTdrPsEA7M9oN42icFw81HkVR
sQazPf+ck6FFfmItmMmHWV1klO2x9lCqnDUMxV56nRYRLqU4zwSJ/RfB7G0EWBgabAGxaeQtfuP4
dIdgtrlaj0BDKq+QxXFB9sFsi+0HyxtA9V4c8Jv/VyvY03biMQPvH6vDAjr1Q9etIz9sdWv8xTEz
fhliq7mkv6aaaeIbF07RPv2+1/fTWFz7WzOzBmN0ng57jjKZVnOEDav0rN4CiNZLcTgYQ/D3leP5
v+BqtkQmpXvDVgeomTkgnaMxImwpoFsxn42IRvYgijgDBN7FT2cw8twfwrgtvr8oer1BTx+nwsw3
Nrg9R/p3SPqvBQbRAwWhzQWamSC0dfqc3hqTiLVl3M5cLBZC9vzNEXLi7CAGjAW0PkOlNmJkBzav
oJ+83Gy74YmGsgvbkTChth8aM98JkHg3YFkUY6NTrfzWP4VMLB3ZuQmwCo+XEi6yOgzIyKg2Wisw
oNG0ReNeoKOSei9eaARQ19CDiF6j6ANWaZXvwjUcy8EWr1hZ4EWiIQkUxmqx+uG3TIqAYoshwtyO
gTsWErAGVcK5RAxdPdAnZLUQKl2IBcmsvTsFMR1JsFd/XrspU6qgx9fcZhMOJk14IBNyDkAAqe2s
NsYcIh+adOis30iJ9+nP1319C5Q0BqADeIDMhlK0e7b/Wef33bgPpj+Y6l6gaRSp637trPc4ZSu7
fIxBM0yK5QmRVbpHQmMDcWr8LJvXsbuvMpMaoDBJ0B7U1y9FCKJW2Ik8wUaQXRc9lroBExIdAKT6
1jCVOFdKjeihMUicDUXQkXIWiUdbP1Ps4XB6NxHVnTBCixTDet1XjydoXRsdXYhsNW8yyBTRrry9
eKmx4e7m0ohlfeqWALg4dYtUQr+d/VEVFXSt8viP/rTh60QwkM57ftdzIRRnsl8rhi8r/l2pnYjf
WD/M8lV5WSIbVtAAld3cfKhUPy8Cv+AGzq3V+pkIa/Cm9zlw39owX+QsEWUNPJ/T4JiYgpZ+EIg1
lmonjQb+Jc7r88iVjlWFOBzbFSezFlgCNFfDvYxA5Iz/jn/RJbpvr3wA8w6DC3mFtmTw9/q2DFxl
DRpMr9oo1MutMNUmfoPTniMUjfNi8evef38fLVnhULAHsdbByqUAuINh7KIe0kNfh6xH3lDutMZi
8hYo1rgiV6fRxKY6FiWVKtC0n8efFqg92tETGzAIWqXn12JrjmudZbwuHeD7NLTuHCv8Rg7pSBqn
FSscTpejtR+lTttgXDw2qD5a8EJD9raMdLwaFTZyKWcpz98Nh6WRRnDh6H46QOIDZ2xlmRKW4dpO
+ckrBHn8Qa2FtEteIOHovvw6DTiW16tkOVTKqYXchZrANAMYf+nSLMZCql0hphai4Rdc9Tuh1Kb4
42qFUvGZxzASOYLUEuGhUkMYu8uMVSbRvM81VmyeVciVZhq+kUvJMntfdmYlNSkAZW8oJ51O5v3w
OwY9CGIiwCCjYazY9wgRH8e5br05UfiZvHz9Fti7RtJkRoCD4ZCG9x3w71XwsJb5VMSwdoO6PXKw
2m7uDKuxT6BMtkNX4yNUe9OjnsIuNYCUHh6q/a7xYcfdZcr8OZNLmipgflIfX8O0yHTCNf5uLCp6
rccKnO/XzJB1JpRvzGNm4mh5V1hkJNP7MMVhXPkuc51clqOKkXZH/RewSufjmlHtcQ/Eg/TBxwII
5RM+V9D7OYoZ5/myaR5oUNG6J3qNwQAjOP/L+fFVwYXMdramvb4g59iI35i/JxiZkYZvtaZyvCBl
7cnkWPcm9bflXlXgOt9m8s2VtYoai1hGQX2u6nNPjvz5KBdCtF2HcCTYLaFTGstqpSW6eAtwOWD9
FaihpZceReFus5nJddR1FngmRIbLhn/p8TTQxNYPqxikyochNvc6ltsXd9JrjCtQsml+sK/lVlEq
qjAvTL7nsOBxooPZipk7rpE0G8eNzUIogri4jzzVAiLVtPfF3S3m1TxJIgWw8MSYWArPDbHGZL6k
tnuGmVIzvgePW4QvOW8TRlAZxyj/86KvQTiIZ3MY2Le6ZmGHp5KOzjkCjdjXzITUI+Yj7VtHWzD+
wvrSbY9WO1InObfz66VMiA+oOL1BakR/u92DbTQRWf7zw1HlPeaU6ZiXnLgg1tlgvoGo28Deoo9u
Jc7NkgbZHKt8ZBhXczrOioszJT6+e4laqk9c5mfVCfL0GNMj8o+rCKErwsLyZ9oaf3qD0YRg+A36
N1aDaSE4PD8m4T0Hy6MI8tKWEuufn1+Z8GcPlqmXAUoPI00wL4aUB7adfh8ri1TxTUHVadDJzzSP
Jj7k1wBcfYeRPAg1PWjIO4fxK6rB/FVI7CsvCz8TYDws9sDUpxbs3/icIdykula3hKSglOnNfMCU
Qn+qtRtYjrBSk/IQEwjU8gbu0SJplcpnwyQgux+dKaAIENBrZJ+SEws11ExZHfuwyoRFKtyNQu4V
q0ftIlKyIdT80bUqomL6JLk5wm1xYDcHh7nrz6LcZCCMQz4bLWPawm8oMZDs0bAdd8EwPzXf7/Q9
x8l3Bevsczw7HNh12VJvdpv6h79mLLGMv5abD0hZL9KDq3ravghjXxEMRFAVS8oD3N2KvtpUvTAi
xSQ3iOPZw89CQHkXVpMUesxeO4PEM07d5iycrxE5Fv/KwzzxO6nOTUB62ir9DPZYh56N4Jzf+jV5
KRFv76xtjWQYWDqj2+wTFHyGXQKhFjCNJ+Rjg5tbsOOr70O4eT4LFBLGhUxb+poRpNaSaWIEUeFw
oPRIcM+CAkSqsqXBLxq3IssvpCHLQDBtkYzbKxqB0TYYfOzcYAbZV0dFcblo+cgNJqTNWxxLKDCj
Kz799na481ZhPeI88u3jojrVI6k5lebcuJPjTtyR8g1NwxCom557xkytIfzslqR5AHxrWmMnyS0L
opYwXho0vsIllsN+g5fBlGondco3s+6niyiERqCgv3F7OT+qduI2DwVpNcsDMB5tmybkyxUeWEuK
Reuw75/oaOZABRhuKQSUF7UjngjzlnDd368CgC/6GfD5cXEpNDZT8d4IY5GYv14cOMyrAt7V0EjK
RsMStLd/iKw4Le0TO7XHeyJ2IgRE3U+aD33OghQQzXf9eemBPS0VzU9gnIy3pZyvtuKuHCs9fZs2
wfjmS2PtU6PaC8N+C0YqQLfu6LtKVbJurr1PghToD4dP8lMpvyDKxAFTmcYeRdPjIGaLq9sVKQU0
3Efuzb7FLDUAh9YjGanmkRZuJH4IpnwHR99DCrNBRvd3YnvkrAPXKjmSXAwOpp3Td6ZTaaZIO6iO
7mntJCSfrrvoBQ8cPvB3YT9L1NYjTWnHpNzRhDDOQo9N0fwb1ismu5Lp1zRoe2C1LdJC0hNvPEDc
Fd0tNf+AxuDFyZdg3gQhMhVGbDbkjfWbT/Up6yP1OtleEkjHTnmuz9Z2/LxsDQ+QkKh9uqRuPghD
RwNuMF6rMY7VfVyi6RXgPUhpSys8uKBgyMWWtzaFplfD6QiHMHlPE8k2KJEaV1qPpts01MvZnVj/
uoa0M0T5tR6xufTb5yolYHFE2eFXbeE5j2nFKvMuuGHqsj4RhH8+ZpycML1ran68XsXf1m4uE3yS
B62jRdLY08QZZ4Ar5FOT9OZFxPuAq1fW34ap1hV/+yIiHFyLB71WFEnX7nPRri+DTEKI8S++6FYr
TgbsnOvisb6Nx/dYmPoVfQXzcajdWp4xUI0zNqaBnIoDDj3xvQOcWy5+sHYI4yJ+9cW6cC2/IMHg
V7c+wU7bi9no3Zzx/LD3YU6x3s/ONdJOD62sNGPE2SmJMy7y5G+ucA+mMyeTxGooTW7CgL2MsCUb
bzud4fOCLIY88ecGKQnURglnha6rZuyPcpyRTC0S1/yJR69Xv4qZslT9yjNypW+Lqzr3OdFYGKoI
eaKdrJVyhMoO0Fsc9k6W5Ywe1vKvYURy0jn79CAyV/Rj/oskYK252uHh1BoGUaAsT/i7JMH+oNLl
Eh1WyRrUPyBBxnmVKRNcySFbobDrOQePONEEQTw5X767Or/3y+8+gzM9lxmgoDxNs9N6WoaDtWfa
TFvi8l1VjYEXyUthD44ulGPKh46ZWXPMJe6JimnUqoGThE/PXnqiZeDTUJuVDwU7t6P2kR5ytZyV
7TAX+P+UHSTJD/qLC3ScSdcZ9qnrlyOyeMdw+tzqA1XL5YAf6QbeGIu/b3QpLDssEj98tWmLdtTb
QayvK18Ez82Jhtcdbx5rmAGNpPK2OgO8PCyv5nE1WrZvUDOyrR3k+8IaobBhX3mv5BrbuteMvxaH
iPgamF1Rl0r5I4zYB9dNCQVKFanKdwpgnJPD5LjsOLHhbhEI1KnWr5N0nO30e5+EB760j/YOLp8i
xfvqjoJZFfH+AlLMJcGbmHSQZRJDMXjHIjc2ZhvDQ7E4KWGz+h449McaESsCLqQJqBgYZJUDBvB8
QGdGnJ3clF3Fq+poBubOAE7+tycSqxTmwKk2FuLeuENFJvibvFaqYTjO1V1wA8b06YCQ+wFBJsIr
X+QRW3riIdx0+oeOX39GVenhx2SMlAqwIya8/t2clL0oHwHW4+MEOVbTZKO+AjaABPIMgU+WnMrx
xf/I7k8fXwYPb25VTTm5JcfGtqdWc0Ga+kXV6TKM8XogCqzUaqUazERl+zUG3B7iy6wr5NxvZPyg
YY+6S0YcnnbUehD4wqFHHypD3y4XN+P8DaWWi3JUTqsu9FSJ9+lInmuOFaJXUkVNxKcoWWSXqni/
/vwwaBxQwv+D9phnzSzRiG+Y8aTBv0D0pxUu7AGMiNA7IDWJfPoM1+SgkRqSWj38/uL/APSaiQfQ
pfFqrkq/0IkhLPJNaEJGC4mXPpKvIOMzwnfv3sP5W6W42J5E/aHxqBdDTyf+olAUBj9mjr7DBw1K
BcVGH93GPql7S6NvxelFYYdN9C+eEG3xnpFtt68qWvYw0mkePY2ZGisg4WHOV4WStXSAi93e5q8x
IcWfJjGoZIoKHirWicnhv3o2IKo9TfHNM744E7NbCwgebSPZoaeDJFzSoj8EkYRPNB8Jmfq/SEJD
jVUXfGy2qpgv9ADyf4e6/LwKQOO4f5fzgiEH/IBr45g9bvqJ1phixlqiIS3UPk+iMxD7gJQPxE9g
/CC+P4NUeFAFabQ4cW4JeoBpjGPESwbJjr1ja+F/NMNjd9bXV6471YdEymWegoIqiNQDGiXCQW4b
gOUsUjnCZ7uhoU8dVzK/3BBF2z301ApLQvjYmYy735SztPh/jGfVroxrQHljDgh1r+2qEjwStr9z
fB1xgDbEUDH2lkDZu2+2oTAhmv5XirRr47UT4yQYSSAdSkLfTruvAEi2OzkpdZiu8PxPDE09htJK
vfXUBIBNcZRqbNM+akfGPDJeJqHtqTTKzN8hUcNm2xzz5eCBVP/wfH217QciDVRtyqKUEEHbrF9J
/uLVgoznV5tEpFmMvMOI528cW4ZN1cZCVItaa0N7GpPdw/qglg/JrPy1EvWJQqA1PHHQOr+YboxT
IVRQqPCoPv1ccbqGftm3dc3GuwnyaHzwCh1sW8bHqrK0vazEVF3lNYmaBqXdLmexeAeCmS5iB9lT
7N2KvBm4jUqslWBwoCYStEBfHMfHmRJV8D9n0ctOxFBx1feOygjikrjZopVAkM2NPbXKnZPsHvut
UqCf0KVl9q9UVZhFCUwi7uGmIc379RBe5pL3evt9cko7q30lMlQk3zUEvis9U/p9vXUvYUADATfz
/MTFngxgCiQaXeLP7mnBIYF53h96zhkYyrwEfYQYsNYEzmbM9V/WFDARetPI/HciWkWHzeqwTHVo
QojHIrZk0Wy9Xo35kT4JeIVz37RNKMEuJKfN+GUfmiDz8i+XdtboXFYCHa+Pe1ZLNQnBmOAre9KP
E1wwK/gMmrSmvL/MsXgxo7kjXASzkVD9tB6ka9gtcQrmYLvZUoJw9PJ2AnKu0LrHaXiO9w3mZRAq
IhfTsCrSO2UC3CHBDkUWnBY97rzYA6ccvmXxuw2lHgb6nDOWzMNzwFlRZeawA4KR18KrSb9ERikI
nRnjHZNYeqTDPM5sx8hO8r3EXSDcCT23qW9eqxcZ7DT2CPSueI2CeDRzTutmnCNbgw6jB7JAi5FU
kNVetxWwa49EucVoZgdVMmS8s7H7mVQcQs8BvIGX9dCVaiU6qWa7jOQ3XMqhbwBwbXpNP0YfHV2r
5Oss6vqym7Ua6TWmV9q4QSVpjOLrQppVAEPcCRp5wIiVp+n+wV0rm9qVLPAUkwR/mh0Ebl9pO3EK
7pd/StqkFB/7ax76VzJTBL3AaY8rECY4hzOmalajbH2T3WIww1L7onPrnCMJpSoxZgbC1n3jVuro
v/0rMoQO6ikBTVFMuHgVBFIWh9vYz9+AeQ2UQcNoZuh+049xSe3E6e3khnuasiZETZCVEavz4I/k
DFx66BPlOEh86iPsqOPFN33LpzuEnaxhUT7QDY8nd8xljN4uOui2DzETCd7bA41sJaLT94RQdN62
NZ5JfXlOG1SmbuppxTLO92vU3JjxzXcLm/tLGvWc3F1lzJDHxRAuJjaeHPoiYhHgLqkA35T5Ensn
R4SSJ4YQHOnaTiSYAZh1kwij0nUdk3hnxkB0nkCBB669giU/JPsS3Gzshbkiu0UkBiLJjFsTIi6h
LyHkB2zbQ+ogVYwUkewY7WSsOtUZuYcy31AgIpg+axfoQKWkXsiSsR+zwDVx814AoyD0PbHQ0gv5
feKD8SJPqxaUAJNkVtN7q8i2vl1OWNpiYnE4E56OLDU9tm/6/ScfXIRBUwAQ9MF+B9RGEzR4pRmO
w7yayiEwAy9xhxBK1SXvp92erdLlk7rIV5dn0khDv3jeSt/SgtmnRLi6dkTuFFJX/iEabelSIIKU
y2Gy0Myj3Gc+jzlhe/R15mhYvMfKovB1k6BUrA8MNiJE3yGTa2apQJDJIUnocCFkAmimgUrHb52D
3LxfceLHRBy60m4aJU2EmykkZphHFs2egCwDi7rLtXMg0KOG/RRGYDtmRv1zuPtr1baTSytAStER
WMnLstw6wkBPiAXc/Vg9GlBhramvi6b2g7cN4cXyWRdv93rCFZ+pR6W+m9hjZTSJsIjjUPsGqxdd
KgWOIdXqztInKELtArRiDPfNrKV7yqwBxJ84y94RcbT2zg0fepaeen5jdi8u0LByNC9Y0IGOyWJh
ZUFmZxOrEg6b1Pd5U2MURx5kd1Qt8pN9fmASc/xjMdObBX06wssE9ofEd93w6URrcNG6d31E14+R
lbhRA+vdkmT1sI2VgdAJsSqvOZB/7rjjwRWmdQFTNc/O1qjG1nMua4YTpXrQAvfSQnSbJHF8po/J
nSLQQXfg9wf0aG1YEiHWmWl02BERyCpniSAlwYIeRkfIXCKoWe+RNx2ja6RzDkCY0JD0jUQ6nuoS
9BMv7IlBzHkOkyX6wr6rkwv4RMOje7rHr7V4KOXqH31EGY2edUoFIp3rSpSjr0CKNPj4inlJ3sQ1
JUjNo3yQuoQqR/W62hJXef5oIfNT+IvK8rHem6i0HVuLOaTbtRmTu++/cYBpzrMrkcGsXHL1ooiQ
IBkuxoX0jo21XWDK9OI6a9mlXVu4UKkRanBb6L9A4aym2sQ40ePr0Rx+5N+K70IgZ+kTpkL0arWq
AUKM01LIqX/3rvvULzg6NCGCKxe7J85jhsunqoYZUyRkmBYyZA9tR/hXJy/C72sXLLEWR+bX36Yr
uFRNVxTpxQMgmoyxAdEy/EaNpF9fyQFDI6FesGUeJvawM+t23J2MbhIJDcB27duIoaV+1BgOcWPC
AXahj9oLh/GjWazTTs2e+uwEcFVQxVtRrkzhTTlSAjtqThCE0SyG4eiv1cT7vg7lh3DTHyHo5/cl
4ISy7XSurDp9T/hxqsinJxerBQJWauHp/MYAvGD6Q8/Txu8iXMKGqkvtj2Nl+cYd8LzUTmCkOC7N
nxqx6rJuvakbt7CHCNumXoDItMkDbpU0/4JNLHDukZR0qqks+xopwQovvdSaA/PO6/djlByx5aDM
PGupauXfvD+5QjPxOmQ5i+6I1RiDxpDtfaSDLvJ8LDA0WKrd5ADoLRjf+qd85dyH2LAYLlSPwjM2
5CnsXBdqHytyE2MG0zd073jMRkAiOhW3uuxuyzME6VsZu5Om3yNLNqLHjCj6qGBWe/PR0Ot9fp6N
7lVqK0izd63W10AYK/JwYPDmrkShXDhiPALUKOKStBIEb4I1aTIQteP9ZYmeFhnOzK9d1czfXgZL
jftSvheAOM0i+HtSOC7/ie+2l1HofuOXxoTNDE2lFjnap3JIaTxfo9HqVTVHyqlKB8kz1XQPOovi
6O7IzLeATZi01DwkAvj5tqOQ1y6a4xK6PtPonm44HkOcK+Clal+/+kvSK0FoUmZqmW/3RM3C16Rt
b/7gASuR+SS/YNov13meuBzqicU+xRvaLpMaXw1AN6BFxY2F8n9FoyDO1CnClcptjL2M8eo9rE/q
opmanMOBP7DI1HBgvhIFRCUdN5NdOkIIQBlk3Z0/r4tqaij30uNypPGoHLdyQDoVlePCYOtWbQq9
iDKnupF09s+JP4K9wuXCb8/Aey0ofnJauTSuVC2FiucJLLNbluvuMf8fD0j3D3BoK1ldi+0wxnnN
csLp7nh3RujGWWrebLCVl37Ns0igUVbVN4PMVFQ9hnTbW6ivfTsP4Y3lqJRkvGxbz6t4ksasj7O0
0AR0gTzm1Nd0UWaQ4gDZPgiCb5bEOHj83dB8o6vRSJDirCYgWOSiA2nTONsqhz63rrdGDhx7uyvW
rC6zJdJZuqFHs2lKbyiNBfkMtoWU5joO8mRUSj6hsswITW3JCYDLdi74J7EDqcuecX71c4a5nQaK
K2kBbwwIBVwCG9EXEe7evwb2tdC0wDF6VzNLrpMFHKSdUtRtoGu9u6qaq2LnIFuKHGeeiV4xSWaF
PO8S+iiKaPUvwbnjRNHUUzDDYY3h0UtiC2MtgeVpD91O3crgKX8ysUAonptDU0mKniJnYIBBwjQ8
htT5aEzpfQkK1RjwH+VJIxkXTA4ISEZ3jgn8D8uee3gOvGmBaBSqU904usvWsgi1hyD62gyVoJmP
wTe1ox9MKrvEewveO3ALS2POsVVgsRHmu1v5i90tUKvk5g0wLrGbukWfOAX2QkJc9gBOymjdmkRl
fOdecfVxiLtfty40fNuuF7MAgo2/Y1Vdo3IB4GlHahoSypC3n2b1Pfgf2gjWLPfnnfU1vX7RqXqB
0SKzUkuZB/3KjCXkHdF3V8l2gPe9usDo4EU5aekKuXQxM5qkNgYA2JlnQDbzfOcU947NCBP51FIW
qaueuvQGTFCTItAjxfZoGbB8rVd8U2YqrRLR+o9+lPdiO/5FIacqmIN/0gHlNHaYkbweo6fCC92U
Pg1kRlicnqx738mlmqQ2R3EvtgN2Q0/tuFpTNID1zkleJmaSd1aHMV6YBpDwID+QCwuUFBJzuoEQ
e+C39aRTYKSboYDP2PUw8uXFhz1CBavh1x+qbT/WsoXNJunkyGe3dzd2iEcIxykDJbOSHF0pYeVV
fhDjdG+KPjbXYPUxOX9xx3yjYrMjmvHLtCfato95pUD74LrsK88ZeTSwI+n9JjZ4mhEQYgTR7mF+
kNT51YMlkQaPiMTV57AzG8bX/sPWnxvcQz1SjrC3lw/iNDvMq75m9AD7StIBdSXnPSijhTKp3Imp
/JDQ5BWfc/Fe15TgNWUiAHQVzioxlHNZEEWlJFiCKs/2hqWu5iF4yMBWp7U+I3VjFbU873D5rAJg
4/JNAQv9eXJbn90txvd6G7HrQnrnePfE+oy+oRA7FdUDa9Hb7Gyh87RpxNrDJOU4zIK07TLC8G7G
W4S4p4Js4qgqvjtdkyVIQ8PdYFcueA+6z6ixqA2Iar86HSzdnSk6ZXLjbUbYKxZBqHLAcOKo5FIx
33nRVFr9n8/PiW3JzoDI+OPLo13ZteK2zI4vSeL+3dFYaqg1hJWiw0cJ1/94R272tilfpADn2s+d
McmF9MG+c7f8xCbHNTprpnnf/2dd3ZHsuZ+pnjRLWc5n72kwLFIJR89cYJRUB3kI5bP/QMD4cCGb
pbgXi/kdi+0yJD1dD12CmxI5XDyBFl9eo7r7WPUmoQZhVguNM2yMiWmVZnVOK9ZArX4HgqnEXX4n
Sf68YeTe95iSRXthnaLnM404zj6ZLToxmYgrDLADVSiJJk2p2tYxlfETDA+TiCv/pw0sNwoGIaT0
4g76uLhtwrhxsAeLHR4biEBt7GwMeM8J/RrBcph3LyBVUjcXUtZAEMqUSPTvuX9fjgU2skIDYb29
4QGUEfppIG1LX8OBGF1hjuCS9a73fiGPPHCDndYNiz9cHo7Bu3zUExfHHNmMeMYcgUUXWKOiND/u
BwIy/DBNKoDoTNkNEr2b3rUQHNdkCWP+0FzE+v92P4CfqdCctcYgWOCBi21bif9qW1E+Q/v88kNe
64hzKJpkHAxPki3K2ZLC0TIngppRiFVij5slqmGVOp2ENFjXS7cFUEowUI9hUWvfHUL0ZT54jGOK
cBX0f0ATJHmOcVA3JBwpNFg6+wRl4wgAYivDBdHofPn/6pxxHLkTWDLWWo3PyixhlMKVUSTyvFxI
abL3HMfROHR6OBbWP4IhGjAyKXHasVCiW6fiDRnra+wbh0FNq24tyBYf7lzIyoSAq4Yhn4h0wSv2
PIxX3Em+poLL16fuzT+0xtK8jRNePkEVezYVgfGd0YST6m5J4fR+dO6tZMK3xF0gz+G1MQ3H184M
3f5q7D5EKBYirq9CN8lQsLwVE46ViC2+5KQQAPquUVb3GY/AJRRnDUFLfX1TIZjjHuWRWxUyXs8K
zzS29K94Ms+WlKoHVolWWHqvwvcKE4izYWAxi8zKfrwKDuz0Xh2X0qmO8pNnE5y02qWVD62pTvl2
0mwojRuDIH7HJt5P8H23dUA=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
