{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720385125251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720385125252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  7 16:45:25 2024 " "Processing started: Sun Jul  7 16:45:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720385125252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720385125252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7SEG_FPGA_test -c 7SEG_FPGA_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7SEG_FPGA_test -c 7SEG_FPGA_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720385125252 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720385125470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720385125470 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SEG7_Controller_testbench.sv(82) " "Verilog HDL information at SEG7_Controller_testbench.sv(82): always construct contains both blocking and non-blocking assignments" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1720385130887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_controller_testbench.sv 5 5 " "Found 5 design units, including 5 entities, in source file seg7_controller_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "../Modules/clk_divider.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/Modules/clk_divider.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720385130888 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_7SEG_Controller " "Found entity 2: LED_7SEG_Controller" {  } { { "../Modules/LED_7SEG_Controller.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/Modules/LED_7SEG_Controller.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720385130888 ""} { "Info" "ISGN_ENTITY_NAME" "3 btn_debouncer " "Found entity 3: btn_debouncer" {  } { { "../Modules/btn_debouncer.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/Modules/btn_debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720385130888 ""} { "Info" "ISGN_ENTITY_NAME" "4 SEG7_Controller_testbench " "Found entity 4: SEG7_Controller_testbench" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720385130888 ""} { "Info" "ISGN_ENTITY_NAME" "5 from_BCD_to_7SEG " "Found entity 5: from_BCD_to_7SEG" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720385130888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720385130888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SEG7_Controller_testbench " "Elaborating entity \"SEG7_Controller_testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720385130907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SEG7_Controller_testbench.sv(78) " "Verilog HDL assignment warning at SEG7_Controller_testbench.sv(78): truncated value with size 32 to match size of target (2)" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720385130908 "|SEG7_Controller_testbench"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SEG7_Controller_testbench.sv(94) " "Verilog HDL assignment warning at SEG7_Controller_testbench.sv(94): truncated value with size 32 to match size of target (4)" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720385130908 "|SEG7_Controller_testbench"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SEG7_Controller_testbench.sv(95) " "Verilog HDL assignment warning at SEG7_Controller_testbench.sv(95): truncated value with size 32 to match size of target (4)" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720385130908 "|SEG7_Controller_testbench"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SEG7_Controller_testbench.sv(96) " "Verilog HDL assignment warning at SEG7_Controller_testbench.sv(96): truncated value with size 32 to match size of target (4)" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720385130908 "|SEG7_Controller_testbench"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SEG7_Controller_testbench.sv(97) " "Verilog HDL assignment warning at SEG7_Controller_testbench.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720385130908 "|SEG7_Controller_testbench"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "SEG7_Controller_testbench.sv(94) " "Verilog HDL Casex/Casez warning at SEG7_Controller_testbench.sv(94): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 94 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1720385130908 "|SEG7_Controller_testbench"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "SEG7_Controller_testbench.sv(95) " "Verilog HDL Casex/Casez warning at SEG7_Controller_testbench.sv(95): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 95 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1720385130909 "|SEG7_Controller_testbench"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "SEG7_Controller_testbench.sv(96) " "Verilog HDL Casex/Casez warning at SEG7_Controller_testbench.sv(96): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 96 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1720385130909 "|SEG7_Controller_testbench"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SEG7_Controller_testbench.sv(104) " "Verilog HDL assignment warning at SEG7_Controller_testbench.sv(104): truncated value with size 32 to match size of target (4)" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720385130909 "|SEG7_Controller_testbench"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SEG7_Controller_testbench.sv(105) " "Verilog HDL assignment warning at SEG7_Controller_testbench.sv(105): truncated value with size 32 to match size of target (4)" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720385130909 "|SEG7_Controller_testbench"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SEG7_Controller_testbench.sv(106) " "Verilog HDL assignment warning at SEG7_Controller_testbench.sv(106): truncated value with size 32 to match size of target (4)" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720385130909 "|SEG7_Controller_testbench"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SEG7_Controller_testbench.sv(107) " "Verilog HDL assignment warning at SEG7_Controller_testbench.sv(107): truncated value with size 32 to match size of target (4)" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720385130909 "|SEG7_Controller_testbench"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "SEG7_Controller_testbench.sv(104) " "Verilog HDL Casex/Casez warning at SEG7_Controller_testbench.sv(104): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 104 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1720385130909 "|SEG7_Controller_testbench"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "SEG7_Controller_testbench.sv(105) " "Verilog HDL Casex/Casez warning at SEG7_Controller_testbench.sv(105): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 105 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1720385130909 "|SEG7_Controller_testbench"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "SEG7_Controller_testbench.sv(106) " "Verilog HDL Casex/Casez warning at SEG7_Controller_testbench.sv(106): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 106 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1720385130909 "|SEG7_Controller_testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_debouncer btn_debouncer:debouncer_incr " "Elaborating entity \"btn_debouncer\" for hierarchy \"btn_debouncer:debouncer_incr\"" {  } { { "SEG7_Controller_testbench.sv" "debouncer_incr" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720385130923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 btn_debouncer.sv(19) " "Verilog HDL assignment warning at btn_debouncer.sv(19): truncated value with size 32 to match size of target (17)" {  } { { "../Modules/btn_debouncer.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/Modules/btn_debouncer.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720385130923 "|SEG7_Controller_testbench|btn_debouncer:debouncer_incr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "from_BCD_to_7SEG from_BCD_to_7SEG:bcd_to_7seg " "Elaborating entity \"from_BCD_to_7SEG\" for hierarchy \"from_BCD_to_7SEG:bcd_to_7seg\"" {  } { { "SEG7_Controller_testbench.sv" "bcd_to_7seg" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720385130927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_7SEG_Controller LED_7SEG_Controller:U_controller " "Elaborating entity \"LED_7SEG_Controller\" for hierarchy \"LED_7SEG_Controller:U_controller\"" {  } { { "SEG7_Controller_testbench.sv" "U_controller" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720385130931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LED_7SEG_Controller.sv(51) " "Verilog HDL assignment warning at LED_7SEG_Controller.sv(51): truncated value with size 32 to match size of target (2)" {  } { { "../Modules/LED_7SEG_Controller.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/Modules/LED_7SEG_Controller.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720385130932 "|SEG7_Controller_testbench|LED_7SEG_Controller:U_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider LED_7SEG_Controller:U_controller\|clk_divider:clk_div " "Elaborating entity \"clk_divider\" for hierarchy \"LED_7SEG_Controller:U_controller\|clk_divider:clk_div\"" {  } { { "../Modules/LED_7SEG_Controller.sv" "clk_div" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/Modules/LED_7SEG_Controller.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720385130936 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Modules/LED_7SEG_Controller.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/Modules/LED_7SEG_Controller.sv" 38 -1 0 } } { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 77 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1720385131253 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1720385131253 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_dot VCC " "Pin \"LED_dot\" is stuck at VCC" {  } { { "SEG7_Controller_testbench.sv" "" { Text "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/SEG7_Controller_testbench.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720385131288 "|SEG7_Controller_testbench|LED_dot"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720385131288 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720385131340 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/output_files/7SEG_FPGA_test.map.smsg " "Generated suppressed messages file C:/Users/gmyus/OneDrive/Documentos/VSCodeRepositories/FPGAProjects/7SEG_FPGA_test/output_files/7SEG_FPGA_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720385131716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720385131769 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720385131769 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720385131795 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720385131795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720385131795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720385131795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720385131804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul  7 16:45:31 2024 " "Processing ended: Sun Jul  7 16:45:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720385131804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720385131804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720385131804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720385131804 ""}
