;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_1__0__MASK EQU 0x01
Pin_1__0__PC EQU CYREG_PRT2_PC0
Pin_1__0__PORT EQU 2
Pin_1__0__SHIFT EQU 0
Pin_1__AG EQU CYREG_PRT2_AG
Pin_1__AMUX EQU CYREG_PRT2_AMUX
Pin_1__BIE EQU CYREG_PRT2_BIE
Pin_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__BYP EQU CYREG_PRT2_BYP
Pin_1__CTL EQU CYREG_PRT2_CTL
Pin_1__DM0 EQU CYREG_PRT2_DM0
Pin_1__DM1 EQU CYREG_PRT2_DM1
Pin_1__DM2 EQU CYREG_PRT2_DM2
Pin_1__DR EQU CYREG_PRT2_DR
Pin_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__MASK EQU 0x01
Pin_1__PORT EQU 2
Pin_1__PRT EQU CYREG_PRT2_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__PS EQU CYREG_PRT2_PS
Pin_1__SHIFT EQU 0
Pin_1__SLW EQU CYREG_PRT2_SLW

/* Pin_2 */
Pin_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_2__0__MASK EQU 0x02
Pin_2__0__PC EQU CYREG_PRT2_PC1
Pin_2__0__PORT EQU 2
Pin_2__0__SHIFT EQU 1
Pin_2__AG EQU CYREG_PRT2_AG
Pin_2__AMUX EQU CYREG_PRT2_AMUX
Pin_2__BIE EQU CYREG_PRT2_BIE
Pin_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_2__BYP EQU CYREG_PRT2_BYP
Pin_2__CTL EQU CYREG_PRT2_CTL
Pin_2__DM0 EQU CYREG_PRT2_DM0
Pin_2__DM1 EQU CYREG_PRT2_DM1
Pin_2__DM2 EQU CYREG_PRT2_DM2
Pin_2__DR EQU CYREG_PRT2_DR
Pin_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_2__MASK EQU 0x02
Pin_2__PORT EQU 2
Pin_2__PRT EQU CYREG_PRT2_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_2__PS EQU CYREG_PRT2_PS
Pin_2__SHIFT EQU 1
Pin_2__SLW EQU CYREG_PRT2_SLW

/* Pin_3 */
Pin_3__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_3__0__MASK EQU 0x04
Pin_3__0__PC EQU CYREG_PRT2_PC2
Pin_3__0__PORT EQU 2
Pin_3__0__SHIFT EQU 2
Pin_3__AG EQU CYREG_PRT2_AG
Pin_3__AMUX EQU CYREG_PRT2_AMUX
Pin_3__BIE EQU CYREG_PRT2_BIE
Pin_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_3__BYP EQU CYREG_PRT2_BYP
Pin_3__CTL EQU CYREG_PRT2_CTL
Pin_3__DM0 EQU CYREG_PRT2_DM0
Pin_3__DM1 EQU CYREG_PRT2_DM1
Pin_3__DM2 EQU CYREG_PRT2_DM2
Pin_3__DR EQU CYREG_PRT2_DR
Pin_3__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_3__MASK EQU 0x04
Pin_3__PORT EQU 2
Pin_3__PRT EQU CYREG_PRT2_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_3__PS EQU CYREG_PRT2_PS
Pin_3__SHIFT EQU 2
Pin_3__SLW EQU CYREG_PRT2_SLW

/* aout0 */
aout0__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
aout0__0__MASK EQU 0x01
aout0__0__PC EQU CYREG_PRT0_PC0
aout0__0__PORT EQU 0
aout0__0__SHIFT EQU 0
aout0__AG EQU CYREG_PRT0_AG
aout0__AMUX EQU CYREG_PRT0_AMUX
aout0__BIE EQU CYREG_PRT0_BIE
aout0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
aout0__BYP EQU CYREG_PRT0_BYP
aout0__CTL EQU CYREG_PRT0_CTL
aout0__DM0 EQU CYREG_PRT0_DM0
aout0__DM1 EQU CYREG_PRT0_DM1
aout0__DM2 EQU CYREG_PRT0_DM2
aout0__DR EQU CYREG_PRT0_DR
aout0__INP_DIS EQU CYREG_PRT0_INP_DIS
aout0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
aout0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
aout0__LCD_EN EQU CYREG_PRT0_LCD_EN
aout0__MASK EQU 0x01
aout0__PORT EQU 0
aout0__PRT EQU CYREG_PRT0_PRT
aout0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
aout0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
aout0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
aout0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
aout0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
aout0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
aout0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
aout0__PS EQU CYREG_PRT0_PS
aout0__SHIFT EQU 0
aout0__SLW EQU CYREG_PRT0_SLW

/* myDAC */
myDAC_viDAC8__CR0 EQU CYREG_DAC2_CR0
myDAC_viDAC8__CR1 EQU CYREG_DAC2_CR1
myDAC_viDAC8__D EQU CYREG_DAC2_D
myDAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
myDAC_viDAC8__PM_ACT_MSK EQU 0x04
myDAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
myDAC_viDAC8__PM_STBY_MSK EQU 0x04
myDAC_viDAC8__STROBE EQU CYREG_DAC2_STROBE
myDAC_viDAC8__SW0 EQU CYREG_DAC2_SW0
myDAC_viDAC8__SW2 EQU CYREG_DAC2_SW2
myDAC_viDAC8__SW3 EQU CYREG_DAC2_SW3
myDAC_viDAC8__SW4 EQU CYREG_DAC2_SW4
myDAC_viDAC8__TR EQU CYREG_DAC2_TR
myDAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
myDAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
myDAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
myDAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
myDAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
myDAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
myDAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
myDAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
myDAC_viDAC8__TST EQU CYREG_DAC2_TST

/* myUSB */
myUSB_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
myUSB_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
myUSB_arb_int__INTC_MASK EQU 0x400000
myUSB_arb_int__INTC_NUMBER EQU 22
myUSB_arb_int__INTC_PRIOR_NUM EQU 7
myUSB_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
myUSB_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
myUSB_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
myUSB_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
myUSB_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
myUSB_bus_reset__INTC_MASK EQU 0x800000
myUSB_bus_reset__INTC_NUMBER EQU 23
myUSB_bus_reset__INTC_PRIOR_NUM EQU 7
myUSB_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
myUSB_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
myUSB_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
myUSB_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
myUSB_Dm__0__MASK EQU 0x80
myUSB_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
myUSB_Dm__0__PORT EQU 15
myUSB_Dm__0__SHIFT EQU 7
myUSB_Dm__AG EQU CYREG_PRT15_AG
myUSB_Dm__AMUX EQU CYREG_PRT15_AMUX
myUSB_Dm__BIE EQU CYREG_PRT15_BIE
myUSB_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
myUSB_Dm__BYP EQU CYREG_PRT15_BYP
myUSB_Dm__CTL EQU CYREG_PRT15_CTL
myUSB_Dm__DM0 EQU CYREG_PRT15_DM0
myUSB_Dm__DM1 EQU CYREG_PRT15_DM1
myUSB_Dm__DM2 EQU CYREG_PRT15_DM2
myUSB_Dm__DR EQU CYREG_PRT15_DR
myUSB_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
myUSB_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
myUSB_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
myUSB_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
myUSB_Dm__MASK EQU 0x80
myUSB_Dm__PORT EQU 15
myUSB_Dm__PRT EQU CYREG_PRT15_PRT
myUSB_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
myUSB_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
myUSB_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
myUSB_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
myUSB_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
myUSB_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
myUSB_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
myUSB_Dm__PS EQU CYREG_PRT15_PS
myUSB_Dm__SHIFT EQU 7
myUSB_Dm__SLW EQU CYREG_PRT15_SLW
myUSB_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
myUSB_Dp__0__MASK EQU 0x40
myUSB_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
myUSB_Dp__0__PORT EQU 15
myUSB_Dp__0__SHIFT EQU 6
myUSB_Dp__AG EQU CYREG_PRT15_AG
myUSB_Dp__AMUX EQU CYREG_PRT15_AMUX
myUSB_Dp__BIE EQU CYREG_PRT15_BIE
myUSB_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
myUSB_Dp__BYP EQU CYREG_PRT15_BYP
myUSB_Dp__CTL EQU CYREG_PRT15_CTL
myUSB_Dp__DM0 EQU CYREG_PRT15_DM0
myUSB_Dp__DM1 EQU CYREG_PRT15_DM1
myUSB_Dp__DM2 EQU CYREG_PRT15_DM2
myUSB_Dp__DR EQU CYREG_PRT15_DR
myUSB_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
myUSB_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
myUSB_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
myUSB_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
myUSB_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
myUSB_Dp__MASK EQU 0x40
myUSB_Dp__PORT EQU 15
myUSB_Dp__PRT EQU CYREG_PRT15_PRT
myUSB_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
myUSB_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
myUSB_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
myUSB_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
myUSB_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
myUSB_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
myUSB_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
myUSB_Dp__PS EQU CYREG_PRT15_PS
myUSB_Dp__SHIFT EQU 6
myUSB_Dp__SLW EQU CYREG_PRT15_SLW
myUSB_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
myUSB_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
myUSB_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
myUSB_dp_int__INTC_MASK EQU 0x1000
myUSB_dp_int__INTC_NUMBER EQU 12
myUSB_dp_int__INTC_PRIOR_NUM EQU 7
myUSB_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
myUSB_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
myUSB_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
myUSB_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
myUSB_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
myUSB_ep_0__INTC_MASK EQU 0x1000000
myUSB_ep_0__INTC_NUMBER EQU 24
myUSB_ep_0__INTC_PRIOR_NUM EQU 7
myUSB_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
myUSB_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
myUSB_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
myUSB_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
myUSB_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
myUSB_ep_1__INTC_MASK EQU 0x02
myUSB_ep_1__INTC_NUMBER EQU 1
myUSB_ep_1__INTC_PRIOR_NUM EQU 7
myUSB_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
myUSB_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
myUSB_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
myUSB_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
myUSB_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
myUSB_ep_2__INTC_MASK EQU 0x04
myUSB_ep_2__INTC_NUMBER EQU 2
myUSB_ep_2__INTC_PRIOR_NUM EQU 7
myUSB_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
myUSB_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
myUSB_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
myUSB_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
myUSB_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
myUSB_ep_3__INTC_MASK EQU 0x08
myUSB_ep_3__INTC_NUMBER EQU 3
myUSB_ep_3__INTC_PRIOR_NUM EQU 7
myUSB_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
myUSB_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
myUSB_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
myUSB_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
myUSB_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
myUSB_sof_int__INTC_MASK EQU 0x200000
myUSB_sof_int__INTC_NUMBER EQU 21
myUSB_sof_int__INTC_PRIOR_NUM EQU 7
myUSB_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
myUSB_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
myUSB_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
myUSB_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
myUSB_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
myUSB_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
myUSB_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
myUSB_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
myUSB_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
myUSB_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
myUSB_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
myUSB_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
myUSB_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
myUSB_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
myUSB_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
myUSB_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
myUSB_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
myUSB_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
myUSB_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
myUSB_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
myUSB_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
myUSB_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
myUSB_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
myUSB_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
myUSB_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
myUSB_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
myUSB_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
myUSB_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
myUSB_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
myUSB_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
myUSB_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
myUSB_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
myUSB_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
myUSB_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
myUSB_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
myUSB_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
myUSB_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
myUSB_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
myUSB_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
myUSB_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
myUSB_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
myUSB_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
myUSB_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
myUSB_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
myUSB_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
myUSB_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
myUSB_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
myUSB_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
myUSB_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
myUSB_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
myUSB_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
myUSB_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
myUSB_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
myUSB_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
myUSB_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
myUSB_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
myUSB_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
myUSB_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
myUSB_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
myUSB_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
myUSB_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
myUSB_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
myUSB_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
myUSB_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
myUSB_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
myUSB_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
myUSB_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
myUSB_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
myUSB_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
myUSB_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
myUSB_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
myUSB_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
myUSB_USB__CR0 EQU CYREG_USB_CR0
myUSB_USB__CR1 EQU CYREG_USB_CR1
myUSB_USB__CWA EQU CYREG_USB_CWA
myUSB_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
myUSB_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
myUSB_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
myUSB_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
myUSB_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
myUSB_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
myUSB_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
myUSB_USB__EP0_CR EQU CYREG_USB_EP0_CR
myUSB_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
myUSB_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
myUSB_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
myUSB_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
myUSB_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
myUSB_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
myUSB_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
myUSB_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
myUSB_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
myUSB_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
myUSB_USB__PM_ACT_MSK EQU 0x01
myUSB_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
myUSB_USB__PM_STBY_MSK EQU 0x01
myUSB_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
myUSB_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
myUSB_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
myUSB_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
myUSB_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
myUSB_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
myUSB_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
myUSB_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
myUSB_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
myUSB_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
myUSB_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
myUSB_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
myUSB_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
myUSB_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
myUSB_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
myUSB_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
myUSB_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
myUSB_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
myUSB_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
myUSB_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
myUSB_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
myUSB_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
myUSB_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
myUSB_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
myUSB_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
myUSB_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
myUSB_USB__SOF0 EQU CYREG_USB_SOF0
myUSB_USB__SOF1 EQU CYREG_USB_SOF1
myUSB_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
myUSB_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
myUSB_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* myClock */
myClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
myClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
myClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
myClock__CFG2_SRC_SEL_MASK EQU 0x07
myClock__INDEX EQU 0x01
myClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
myClock__PM_ACT_MSK EQU 0x02
myClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
myClock__PM_STBY_MSK EQU 0x02

/* myADC_SEQ */
myADC_SEQ_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
myADC_SEQ_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
myADC_SEQ_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
myADC_SEQ_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
myADC_SEQ_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
myADC_SEQ_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
myADC_SEQ_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
myADC_SEQ_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
myADC_SEQ_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
myADC_SEQ_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
myADC_SEQ_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
myADC_SEQ_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
myADC_SEQ_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
myADC_SEQ_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
myADC_SEQ_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
myADC_SEQ_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
myADC_SEQ_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
myADC_SEQ_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
myADC_SEQ_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
myADC_SEQ_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
myADC_SEQ_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
myADC_SEQ_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
myADC_SEQ_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
myADC_SEQ_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
myADC_SEQ_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
myADC_SEQ_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
myADC_SEQ_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
myADC_SEQ_bSAR_SEQ_CtrlReg__0__POS EQU 0
myADC_SEQ_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
myADC_SEQ_bSAR_SEQ_CtrlReg__1__POS EQU 1
myADC_SEQ_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
myADC_SEQ_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
myADC_SEQ_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
myADC_SEQ_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
myADC_SEQ_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
myADC_SEQ_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
myADC_SEQ_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
myADC_SEQ_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
myADC_SEQ_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
myADC_SEQ_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
myADC_SEQ_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
myADC_SEQ_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
myADC_SEQ_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB11_CTL
myADC_SEQ_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
myADC_SEQ_bSAR_SEQ_CtrlReg__MASK EQU 0x03
myADC_SEQ_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
myADC_SEQ_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
myADC_SEQ_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
myADC_SEQ_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
myADC_SEQ_bSAR_SEQ_EOCSts__0__POS EQU 0
myADC_SEQ_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
myADC_SEQ_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
myADC_SEQ_bSAR_SEQ_EOCSts__MASK EQU 0x01
myADC_SEQ_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB12_MSK
myADC_SEQ_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
myADC_SEQ_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB12_ST
myADC_SEQ_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
myADC_SEQ_FinalBuf__DRQ_NUMBER EQU 0
myADC_SEQ_FinalBuf__NUMBEROF_TDS EQU 0
myADC_SEQ_FinalBuf__PRIORITY EQU 2
myADC_SEQ_FinalBuf__TERMIN_EN EQU 0
myADC_SEQ_FinalBuf__TERMIN_SEL EQU 0
myADC_SEQ_FinalBuf__TERMOUT0_EN EQU 1
myADC_SEQ_FinalBuf__TERMOUT0_SEL EQU 0
myADC_SEQ_FinalBuf__TERMOUT1_EN EQU 0
myADC_SEQ_FinalBuf__TERMOUT1_SEL EQU 0
myADC_SEQ_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
myADC_SEQ_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
myADC_SEQ_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
myADC_SEQ_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
myADC_SEQ_IntClock__INDEX EQU 0x00
myADC_SEQ_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
myADC_SEQ_IntClock__PM_ACT_MSK EQU 0x01
myADC_SEQ_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
myADC_SEQ_IntClock__PM_STBY_MSK EQU 0x01
myADC_SEQ_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
myADC_SEQ_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
myADC_SEQ_IRQ__INTC_MASK EQU 0x01
myADC_SEQ_IRQ__INTC_NUMBER EQU 0
myADC_SEQ_IRQ__INTC_PRIOR_NUM EQU 7
myADC_SEQ_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
myADC_SEQ_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
myADC_SEQ_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
myADC_SEQ_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
myADC_SEQ_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
myADC_SEQ_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
myADC_SEQ_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
myADC_SEQ_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
myADC_SEQ_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
myADC_SEQ_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
myADC_SEQ_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
myADC_SEQ_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
myADC_SEQ_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
myADC_SEQ_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
myADC_SEQ_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
myADC_SEQ_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
myADC_SEQ_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
myADC_SEQ_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
myADC_SEQ_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
myADC_SEQ_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
myADC_SEQ_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
myADC_SEQ_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
myADC_SEQ_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
myADC_SEQ_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
myADC_SEQ_TempBuf__DRQ_NUMBER EQU 1
myADC_SEQ_TempBuf__NUMBEROF_TDS EQU 0
myADC_SEQ_TempBuf__PRIORITY EQU 2
myADC_SEQ_TempBuf__TERMIN_EN EQU 0
myADC_SEQ_TempBuf__TERMIN_SEL EQU 0
myADC_SEQ_TempBuf__TERMOUT0_EN EQU 1
myADC_SEQ_TempBuf__TERMOUT0_SEL EQU 1
myADC_SEQ_TempBuf__TERMOUT1_EN EQU 0
myADC_SEQ_TempBuf__TERMOUT1_SEL EQU 0

/* myCounter */
myCounter_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
myCounter_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
myCounter_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
myCounter_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
myCounter_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
myCounter_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
myCounter_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
myCounter_CounterHW__PER0 EQU CYREG_TMR0_PER0
myCounter_CounterHW__PER1 EQU CYREG_TMR0_PER1
myCounter_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
myCounter_CounterHW__PM_ACT_MSK EQU 0x01
myCounter_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
myCounter_CounterHW__PM_STBY_MSK EQU 0x01
myCounter_CounterHW__RT0 EQU CYREG_TMR0_RT0
myCounter_CounterHW__RT1 EQU CYREG_TMR0_RT1
myCounter_CounterHW__SR0 EQU CYREG_TMR0_SR0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
