Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 5537d16a313b4a8882777a873af9c0b5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot m_main_behav xil_defaultlib.m_main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [Z:/demo/demo.srcs/sources_1/new/main.v:37]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port i_write [Z:/demo/demo.srcs/sources_1/new/main.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port i_data [Z:/demo/demo.srcs/sources_1/new/main.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.sram(ADDR_WIDTH=19,DATA_WIDTH=2,...
Compiling module xil_defaultlib.m_main
Compiling module xil_defaultlib.glbl
Built simulation snapshot m_main_behav
