ARM GAS  /tmp/ccrSUMmm.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"octospi.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_OCTOSPI1_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_OCTOSPI1_Init
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	MX_OCTOSPI1_Init:
  25              	.LFB343:
  26              		.file 1 "Core/Src/octospi.c"
   1:Core/Src/octospi.c **** /**
   2:Core/Src/octospi.c ****   ******************************************************************************
   3:Core/Src/octospi.c ****   * @file    octospi.c
   4:Core/Src/octospi.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/octospi.c ****   *          of the OCTOSPI instances.
   6:Core/Src/octospi.c ****   ******************************************************************************
   7:Core/Src/octospi.c ****   * @attention
   8:Core/Src/octospi.c ****   *
   9:Core/Src/octospi.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/octospi.c ****   * All rights reserved.</center></h2>
  11:Core/Src/octospi.c ****   *
  12:Core/Src/octospi.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/octospi.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/octospi.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/octospi.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/octospi.c ****   *
  17:Core/Src/octospi.c ****   ******************************************************************************
  18:Core/Src/octospi.c ****   */
  19:Core/Src/octospi.c **** 
  20:Core/Src/octospi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/octospi.c **** #include "octospi.h"
  22:Core/Src/octospi.c **** 
  23:Core/Src/octospi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/octospi.c **** 
  25:Core/Src/octospi.c **** /* USER CODE END 0 */
  26:Core/Src/octospi.c **** 
  27:Core/Src/octospi.c **** OSPI_HandleTypeDef hospi1;
  28:Core/Src/octospi.c **** 
  29:Core/Src/octospi.c **** /* OCTOSPI1 init function */
  30:Core/Src/octospi.c **** void MX_OCTOSPI1_Init(void)
  31:Core/Src/octospi.c **** {
  27              		.loc 1 31 0
ARM GAS  /tmp/ccrSUMmm.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 40
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 8BB0     		sub	sp, sp, #44
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 48
  32:Core/Src/octospi.c ****   OSPIM_CfgTypeDef sOspiManagerCfg = {0};
  38              		.loc 1 32 0
  39 0004 0023     		movs	r3, #0
  40 0006 0493     		str	r3, [sp, #16]
  41 0008 0593     		str	r3, [sp, #20]
  42 000a 0693     		str	r3, [sp, #24]
  43 000c 0793     		str	r3, [sp, #28]
  44 000e 0893     		str	r3, [sp, #32]
  45 0010 0993     		str	r3, [sp, #36]
  33:Core/Src/octospi.c ****   OSPI_HyperbusCfgTypeDef sHyperBusCfg = {0};
  46              		.loc 1 33 0
  47 0012 0093     		str	r3, [sp]
  48 0014 0193     		str	r3, [sp, #4]
  49 0016 0293     		str	r3, [sp, #8]
  50 0018 0393     		str	r3, [sp, #12]
  34:Core/Src/octospi.c **** 
  35:Core/Src/octospi.c ****   hospi1.Instance = OCTOSPI1;
  51              		.loc 1 35 0
  52 001a 2248     		ldr	r0, .L9
  53 001c 224A     		ldr	r2, .L9+4
  54 001e 0260     		str	r2, [r0]
  36:Core/Src/octospi.c ****   hospi1.Init.FifoThreshold = 1;
  55              		.loc 1 36 0
  56 0020 0122     		movs	r2, #1
  57 0022 4260     		str	r2, [r0, #4]
  37:Core/Src/octospi.c ****   hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
  58              		.loc 1 37 0
  59 0024 8360     		str	r3, [r0, #8]
  38:Core/Src/octospi.c ****   hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_HYPERBUS;
  60              		.loc 1 38 0
  61 0026 4FF08061 		mov	r1, #67108864
  62 002a C160     		str	r1, [r0, #12]
  39:Core/Src/octospi.c ****   hospi1.Init.DeviceSize = 32;
  63              		.loc 1 39 0
  64 002c 2021     		movs	r1, #32
  65 002e 0161     		str	r1, [r0, #16]
  40:Core/Src/octospi.c ****   hospi1.Init.ChipSelectHighTime = 1;
  66              		.loc 1 40 0
  67 0030 4261     		str	r2, [r0, #20]
  41:Core/Src/octospi.c ****   hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
  68              		.loc 1 41 0
  69 0032 8361     		str	r3, [r0, #24]
  42:Core/Src/octospi.c ****   hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
  70              		.loc 1 42 0
  71 0034 C361     		str	r3, [r0, #28]
  43:Core/Src/octospi.c ****   hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
  72              		.loc 1 43 0
ARM GAS  /tmp/ccrSUMmm.s 			page 3


  73 0036 0362     		str	r3, [r0, #32]
  44:Core/Src/octospi.c ****   hospi1.Init.ClockPrescaler = 1;
  74              		.loc 1 44 0
  75 0038 4262     		str	r2, [r0, #36]
  45:Core/Src/octospi.c ****   hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
  76              		.loc 1 45 0
  77 003a 8362     		str	r3, [r0, #40]
  46:Core/Src/octospi.c ****   hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
  78              		.loc 1 46 0
  79 003c C362     		str	r3, [r0, #44]
  47:Core/Src/octospi.c ****   hospi1.Init.ChipSelectBoundary = 1;
  80              		.loc 1 47 0
  81 003e 0263     		str	r2, [r0, #48]
  48:Core/Src/octospi.c ****   hospi1.Init.ClkChipSelectHighTime = 0;
  82              		.loc 1 48 0
  83 0040 4363     		str	r3, [r0, #52]
  49:Core/Src/octospi.c ****   hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
  84              		.loc 1 49 0
  85 0042 0822     		movs	r2, #8
  86 0044 8263     		str	r2, [r0, #56]
  50:Core/Src/octospi.c ****   hospi1.Init.MaxTran = 0;
  87              		.loc 1 50 0
  88 0046 C363     		str	r3, [r0, #60]
  51:Core/Src/octospi.c ****   hospi1.Init.Refresh = 0;
  89              		.loc 1 51 0
  90 0048 0364     		str	r3, [r0, #64]
  52:Core/Src/octospi.c ****   if (HAL_OSPI_Init(&hospi1) != HAL_OK)
  91              		.loc 1 52 0
  92 004a FFF7FEFF 		bl	HAL_OSPI_Init
  93              	.LVL0:
  94 004e 00BB     		cbnz	r0, .L6
  95              	.L2:
  53:Core/Src/octospi.c ****   {
  54:Core/Src/octospi.c ****     Error_Handler();
  55:Core/Src/octospi.c ****   }
  56:Core/Src/octospi.c ****   sOspiManagerCfg.ClkPort = 1;
  96              		.loc 1 56 0
  97 0050 0123     		movs	r3, #1
  98 0052 0493     		str	r3, [sp, #16]
  57:Core/Src/octospi.c ****   sOspiManagerCfg.DQSPort = 1;
  99              		.loc 1 57 0
 100 0054 0593     		str	r3, [sp, #20]
  58:Core/Src/octospi.c ****   sOspiManagerCfg.NCSPort = 1;
 101              		.loc 1 58 0
 102 0056 0693     		str	r3, [sp, #24]
  59:Core/Src/octospi.c ****   sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 103              		.loc 1 59 0
 104 0058 4FF00113 		mov	r3, #65537
 105 005c 0793     		str	r3, [sp, #28]
  60:Core/Src/octospi.c ****   sOspiManagerCfg.IOHighPort = HAL_OSPIM_IOPORT_1_HIGH;
 106              		.loc 1 60 0
 107 005e 03F57F03 		add	r3, r3, #16711680
 108 0062 0893     		str	r3, [sp, #32]
  61:Core/Src/octospi.c ****   if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 109              		.loc 1 61 0
 110 0064 41F28832 		movw	r2, #5000
 111 0068 04A9     		add	r1, sp, #16
ARM GAS  /tmp/ccrSUMmm.s 			page 4


 112 006a 0E48     		ldr	r0, .L9
 113 006c FFF7FEFF 		bl	HAL_OSPIM_Config
 114              	.LVL1:
 115 0070 90B9     		cbnz	r0, .L7
 116              	.L3:
  62:Core/Src/octospi.c ****   {
  63:Core/Src/octospi.c ****     Error_Handler();
  64:Core/Src/octospi.c ****   }
  65:Core/Src/octospi.c ****   sHyperBusCfg.RWRecoveryTime = 0;
 117              		.loc 1 65 0
 118 0072 0023     		movs	r3, #0
 119 0074 0093     		str	r3, [sp]
  66:Core/Src/octospi.c ****   sHyperBusCfg.AccessTime = 0;
 120              		.loc 1 66 0
 121 0076 0193     		str	r3, [sp, #4]
  67:Core/Src/octospi.c ****   sHyperBusCfg.WriteZeroLatency = HAL_OSPI_NO_LATENCY_ON_WRITE;
 122              		.loc 1 67 0
 123 0078 0222     		movs	r2, #2
 124 007a 0292     		str	r2, [sp, #8]
  68:Core/Src/octospi.c ****   sHyperBusCfg.LatencyMode = HAL_OSPI_VARIABLE_LATENCY;
 125              		.loc 1 68 0
 126 007c 0393     		str	r3, [sp, #12]
  69:Core/Src/octospi.c ****   if (HAL_OSPI_HyperbusCfg(&hospi1, &sHyperBusCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 127              		.loc 1 69 0
 128 007e 41F28832 		movw	r2, #5000
 129 0082 6946     		mov	r1, sp
 130 0084 0748     		ldr	r0, .L9
 131 0086 FFF7FEFF 		bl	HAL_OSPI_HyperbusCfg
 132              	.LVL2:
 133 008a 40B9     		cbnz	r0, .L8
 134              	.L1:
  70:Core/Src/octospi.c ****   {
  71:Core/Src/octospi.c ****     Error_Handler();
  72:Core/Src/octospi.c ****   }
  73:Core/Src/octospi.c **** 
  74:Core/Src/octospi.c **** }
 135              		.loc 1 74 0
 136 008c 0BB0     		add	sp, sp, #44
 137              	.LCFI2:
 138              		.cfi_remember_state
 139              		.cfi_def_cfa_offset 4
 140              		@ sp needed
 141 008e 5DF804FB 		ldr	pc, [sp], #4
 142              	.L6:
 143              	.LCFI3:
 144              		.cfi_restore_state
  54:Core/Src/octospi.c ****   }
 145              		.loc 1 54 0
 146 0092 FFF7FEFF 		bl	Error_Handler
 147              	.LVL3:
 148 0096 DBE7     		b	.L2
 149              	.L7:
  63:Core/Src/octospi.c ****   }
 150              		.loc 1 63 0
 151 0098 FFF7FEFF 		bl	Error_Handler
 152              	.LVL4:
 153 009c E9E7     		b	.L3
ARM GAS  /tmp/ccrSUMmm.s 			page 5


 154              	.L8:
  71:Core/Src/octospi.c ****   }
 155              		.loc 1 71 0
 156 009e FFF7FEFF 		bl	Error_Handler
 157              	.LVL5:
 158              		.loc 1 74 0
 159 00a2 F3E7     		b	.L1
 160              	.L10:
 161              		.align	2
 162              	.L9:
 163 00a4 00000000 		.word	hospi1
 164 00a8 00500052 		.word	1375752192
 165              		.cfi_endproc
 166              	.LFE343:
 168              		.section	.text.HAL_OSPI_MspInit,"ax",%progbits
 169              		.align	1
 170              		.global	HAL_OSPI_MspInit
 171              		.syntax unified
 172              		.thumb
 173              		.thumb_func
 174              		.fpu fpv5-d16
 176              	HAL_OSPI_MspInit:
 177              	.LFB344:
  75:Core/Src/octospi.c **** 
  76:Core/Src/octospi.c **** void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
  77:Core/Src/octospi.c **** {
 178              		.loc 1 77 0
 179              		.cfi_startproc
 180              		@ args = 0, pretend = 0, frame = 40
 181              		@ frame_needed = 0, uses_anonymous_args = 0
 182              	.LVL6:
 183 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 184              	.LCFI4:
 185              		.cfi_def_cfa_offset 28
 186              		.cfi_offset 4, -28
 187              		.cfi_offset 5, -24
 188              		.cfi_offset 6, -20
 189              		.cfi_offset 7, -16
 190              		.cfi_offset 8, -12
 191              		.cfi_offset 9, -8
 192              		.cfi_offset 14, -4
 193 0004 8BB0     		sub	sp, sp, #44
 194              	.LCFI5:
 195              		.cfi_def_cfa_offset 72
  78:Core/Src/octospi.c **** 
  79:Core/Src/octospi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 196              		.loc 1 79 0
 197 0006 0023     		movs	r3, #0
 198 0008 0593     		str	r3, [sp, #20]
 199 000a 0693     		str	r3, [sp, #24]
 200 000c 0793     		str	r3, [sp, #28]
 201 000e 0893     		str	r3, [sp, #32]
 202 0010 0993     		str	r3, [sp, #36]
  80:Core/Src/octospi.c ****   if(ospiHandle->Instance==OCTOSPI1)
 203              		.loc 1 80 0
 204 0012 0268     		ldr	r2, [r0]
 205 0014 4C4B     		ldr	r3, .L15
ARM GAS  /tmp/ccrSUMmm.s 			page 6


 206 0016 9A42     		cmp	r2, r3
 207 0018 02D0     		beq	.L14
 208              	.LVL7:
 209              	.L11:
  81:Core/Src/octospi.c ****   {
  82:Core/Src/octospi.c ****   /* USER CODE BEGIN OCTOSPI1_MspInit 0 */
  83:Core/Src/octospi.c **** 
  84:Core/Src/octospi.c ****   /* USER CODE END OCTOSPI1_MspInit 0 */
  85:Core/Src/octospi.c ****     /* OCTOSPI1 clock enable */
  86:Core/Src/octospi.c ****     __HAL_RCC_OSPI1_CLK_ENABLE();
  87:Core/Src/octospi.c **** 
  88:Core/Src/octospi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  89:Core/Src/octospi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  90:Core/Src/octospi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  91:Core/Src/octospi.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
  92:Core/Src/octospi.c ****     /**OCTOSPI1 GPIO Configuration
  93:Core/Src/octospi.c ****     PA6     ------> OCTOSPIM_P1_IO3
  94:Core/Src/octospi.c ****     PA7     ------> OCTOSPIM_P1_IO2
  95:Core/Src/octospi.c ****     PC5     ------> OCTOSPIM_P1_DQS
  96:Core/Src/octospi.c ****     PB0     ------> OCTOSPIM_P1_IO1
  97:Core/Src/octospi.c ****     PB1     ------> OCTOSPIM_P1_IO0
  98:Core/Src/octospi.c ****     PB2     ------> OCTOSPIM_P1_CLK
  99:Core/Src/octospi.c ****     PE7     ------> OCTOSPIM_P1_IO4
 100:Core/Src/octospi.c ****     PE8     ------> OCTOSPIM_P1_IO5
 101:Core/Src/octospi.c ****     PE9     ------> OCTOSPIM_P1_IO6
 102:Core/Src/octospi.c ****     PE10     ------> OCTOSPIM_P1_IO7
 103:Core/Src/octospi.c ****     PE11     ------> OCTOSPIM_P1_NCS
 104:Core/Src/octospi.c ****     */
 105:Core/Src/octospi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 106:Core/Src/octospi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 107:Core/Src/octospi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 108:Core/Src/octospi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 109:Core/Src/octospi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPIM_P1;
 110:Core/Src/octospi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111:Core/Src/octospi.c **** 
 112:Core/Src/octospi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 113:Core/Src/octospi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 114:Core/Src/octospi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 115:Core/Src/octospi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 116:Core/Src/octospi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 117:Core/Src/octospi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 118:Core/Src/octospi.c **** 
 119:Core/Src/octospi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 120:Core/Src/octospi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 121:Core/Src/octospi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 122:Core/Src/octospi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 123:Core/Src/octospi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 124:Core/Src/octospi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 125:Core/Src/octospi.c **** 
 126:Core/Src/octospi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 127:Core/Src/octospi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 128:Core/Src/octospi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 129:Core/Src/octospi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 130:Core/Src/octospi.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_OCTOSPIM_P1;
 131:Core/Src/octospi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 132:Core/Src/octospi.c **** 
 133:Core/Src/octospi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
ARM GAS  /tmp/ccrSUMmm.s 			page 7


 134:Core/Src/octospi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 135:Core/Src/octospi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 136:Core/Src/octospi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 137:Core/Src/octospi.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 138:Core/Src/octospi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 139:Core/Src/octospi.c **** 
 140:Core/Src/octospi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 141:Core/Src/octospi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 142:Core/Src/octospi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 143:Core/Src/octospi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 144:Core/Src/octospi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 145:Core/Src/octospi.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 146:Core/Src/octospi.c **** 
 147:Core/Src/octospi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 148:Core/Src/octospi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 149:Core/Src/octospi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 150:Core/Src/octospi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 151:Core/Src/octospi.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_OCTOSPIM_P1;
 152:Core/Src/octospi.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 153:Core/Src/octospi.c **** 
 154:Core/Src/octospi.c ****   /* USER CODE BEGIN OCTOSPI1_MspInit 1 */
 155:Core/Src/octospi.c **** 
 156:Core/Src/octospi.c ****   /* USER CODE END OCTOSPI1_MspInit 1 */
 157:Core/Src/octospi.c ****   }
 158:Core/Src/octospi.c **** }
 210              		.loc 1 158 0
 211 001a 0BB0     		add	sp, sp, #44
 212              	.LCFI6:
 213              		.cfi_remember_state
 214              		.cfi_def_cfa_offset 28
 215              		@ sp needed
 216 001c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 217              	.LVL8:
 218              	.L14:
 219              	.LCFI7:
 220              		.cfi_restore_state
 221              	.LBB2:
  86:Core/Src/octospi.c **** 
 222              		.loc 1 86 0
 223 0020 4A4B     		ldr	r3, .L15+4
 224 0022 D3F8D420 		ldr	r2, [r3, #212]
 225 0026 42F48042 		orr	r2, r2, #16384
 226 002a C3F8D420 		str	r2, [r3, #212]
 227 002e D3F8D420 		ldr	r2, [r3, #212]
 228 0032 02F48042 		and	r2, r2, #16384
 229 0036 0092     		str	r2, [sp]
 230 0038 009A     		ldr	r2, [sp]
 231              	.LBE2:
 232              	.LBB3:
  88:Core/Src/octospi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 233              		.loc 1 88 0
 234 003a D3F8E020 		ldr	r2, [r3, #224]
 235 003e 42F00102 		orr	r2, r2, #1
 236 0042 C3F8E020 		str	r2, [r3, #224]
 237 0046 D3F8E020 		ldr	r2, [r3, #224]
 238 004a 02F00102 		and	r2, r2, #1
 239 004e 0192     		str	r2, [sp, #4]
ARM GAS  /tmp/ccrSUMmm.s 			page 8


 240 0050 019A     		ldr	r2, [sp, #4]
 241              	.LBE3:
 242              	.LBB4:
  89:Core/Src/octospi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 243              		.loc 1 89 0
 244 0052 D3F8E020 		ldr	r2, [r3, #224]
 245 0056 42F00402 		orr	r2, r2, #4
 246 005a C3F8E020 		str	r2, [r3, #224]
 247 005e D3F8E020 		ldr	r2, [r3, #224]
 248 0062 02F00402 		and	r2, r2, #4
 249 0066 0292     		str	r2, [sp, #8]
 250 0068 029A     		ldr	r2, [sp, #8]
 251              	.LBE4:
 252              	.LBB5:
  90:Core/Src/octospi.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 253              		.loc 1 90 0
 254 006a D3F8E020 		ldr	r2, [r3, #224]
 255 006e 42F00202 		orr	r2, r2, #2
 256 0072 C3F8E020 		str	r2, [r3, #224]
 257 0076 D3F8E020 		ldr	r2, [r3, #224]
 258 007a 02F00202 		and	r2, r2, #2
 259 007e 0392     		str	r2, [sp, #12]
 260 0080 039A     		ldr	r2, [sp, #12]
 261              	.LBE5:
 262              	.LBB6:
  91:Core/Src/octospi.c ****     /**OCTOSPI1 GPIO Configuration
 263              		.loc 1 91 0
 264 0082 D3F8E020 		ldr	r2, [r3, #224]
 265 0086 42F01002 		orr	r2, r2, #16
 266 008a C3F8E020 		str	r2, [r3, #224]
 267 008e D3F8E030 		ldr	r3, [r3, #224]
 268 0092 03F01003 		and	r3, r3, #16
 269 0096 0493     		str	r3, [sp, #16]
 270 0098 049B     		ldr	r3, [sp, #16]
 271              	.LBE6:
 105:Core/Src/octospi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 272              		.loc 1 105 0
 273 009a 4023     		movs	r3, #64
 274 009c 0593     		str	r3, [sp, #20]
 106:Core/Src/octospi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 275              		.loc 1 106 0
 276 009e 0225     		movs	r5, #2
 277 00a0 0695     		str	r5, [sp, #24]
 108:Core/Src/octospi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPIM_P1;
 278              		.loc 1 108 0
 279 00a2 0324     		movs	r4, #3
 280 00a4 0894     		str	r4, [sp, #32]
 109:Core/Src/octospi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 281              		.loc 1 109 0
 282 00a6 0623     		movs	r3, #6
 283 00a8 0993     		str	r3, [sp, #36]
 110:Core/Src/octospi.c **** 
 284              		.loc 1 110 0
 285 00aa DFF8AC80 		ldr	r8, .L15+16
 286 00ae 05A9     		add	r1, sp, #20
 287 00b0 4046     		mov	r0, r8
 288              	.LVL9:
ARM GAS  /tmp/ccrSUMmm.s 			page 9


 289 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 290              	.LVL10:
 112:Core/Src/octospi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 291              		.loc 1 112 0
 292 00b6 8023     		movs	r3, #128
 293 00b8 0593     		str	r3, [sp, #20]
 113:Core/Src/octospi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 294              		.loc 1 113 0
 295 00ba 0695     		str	r5, [sp, #24]
 114:Core/Src/octospi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 296              		.loc 1 114 0
 297 00bc 0026     		movs	r6, #0
 298 00be 0796     		str	r6, [sp, #28]
 115:Core/Src/octospi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 299              		.loc 1 115 0
 300 00c0 0894     		str	r4, [sp, #32]
 116:Core/Src/octospi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 301              		.loc 1 116 0
 302 00c2 0A27     		movs	r7, #10
 303 00c4 0997     		str	r7, [sp, #36]
 117:Core/Src/octospi.c **** 
 304              		.loc 1 117 0
 305 00c6 05A9     		add	r1, sp, #20
 306 00c8 4046     		mov	r0, r8
 307 00ca FFF7FEFF 		bl	HAL_GPIO_Init
 308              	.LVL11:
 119:Core/Src/octospi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 309              		.loc 1 119 0
 310 00ce 2023     		movs	r3, #32
 311 00d0 0593     		str	r3, [sp, #20]
 120:Core/Src/octospi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 312              		.loc 1 120 0
 313 00d2 0695     		str	r5, [sp, #24]
 121:Core/Src/octospi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 314              		.loc 1 121 0
 315 00d4 0796     		str	r6, [sp, #28]
 122:Core/Src/octospi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 316              		.loc 1 122 0
 317 00d6 0894     		str	r4, [sp, #32]
 123:Core/Src/octospi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 318              		.loc 1 123 0
 319 00d8 0997     		str	r7, [sp, #36]
 124:Core/Src/octospi.c **** 
 320              		.loc 1 124 0
 321 00da 05A9     		add	r1, sp, #20
 322 00dc 1C48     		ldr	r0, .L15+8
 323 00de FFF7FEFF 		bl	HAL_GPIO_Init
 324              	.LVL12:
 126:Core/Src/octospi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 325              		.loc 1 126 0
 326 00e2 0594     		str	r4, [sp, #20]
 127:Core/Src/octospi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 327              		.loc 1 127 0
 328 00e4 0695     		str	r5, [sp, #24]
 128:Core/Src/octospi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 329              		.loc 1 128 0
 330 00e6 0796     		str	r6, [sp, #28]
ARM GAS  /tmp/ccrSUMmm.s 			page 10


 129:Core/Src/octospi.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_OCTOSPIM_P1;
 331              		.loc 1 129 0
 332 00e8 0894     		str	r4, [sp, #32]
 130:Core/Src/octospi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 333              		.loc 1 130 0
 334 00ea 4FF00409 		mov	r9, #4
 335 00ee CDF82490 		str	r9, [sp, #36]
 131:Core/Src/octospi.c **** 
 336              		.loc 1 131 0
 337 00f2 08F58068 		add	r8, r8, #1024
 338 00f6 05A9     		add	r1, sp, #20
 339 00f8 4046     		mov	r0, r8
 340 00fa FFF7FEFF 		bl	HAL_GPIO_Init
 341              	.LVL13:
 133:Core/Src/octospi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 342              		.loc 1 133 0
 343 00fe CDF81490 		str	r9, [sp, #20]
 134:Core/Src/octospi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 344              		.loc 1 134 0
 345 0102 0695     		str	r5, [sp, #24]
 135:Core/Src/octospi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 346              		.loc 1 135 0
 347 0104 0796     		str	r6, [sp, #28]
 136:Core/Src/octospi.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 348              		.loc 1 136 0
 349 0106 0894     		str	r4, [sp, #32]
 137:Core/Src/octospi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 350              		.loc 1 137 0
 351 0108 0923     		movs	r3, #9
 352 010a 0993     		str	r3, [sp, #36]
 138:Core/Src/octospi.c **** 
 353              		.loc 1 138 0
 354 010c 05A9     		add	r1, sp, #20
 355 010e 4046     		mov	r0, r8
 356 0110 FFF7FEFF 		bl	HAL_GPIO_Init
 357              	.LVL14:
 140:Core/Src/octospi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 358              		.loc 1 140 0
 359 0114 4FF4F063 		mov	r3, #1920
 360 0118 0593     		str	r3, [sp, #20]
 141:Core/Src/octospi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 361              		.loc 1 141 0
 362 011a 0695     		str	r5, [sp, #24]
 142:Core/Src/octospi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 363              		.loc 1 142 0
 364 011c 0796     		str	r6, [sp, #28]
 143:Core/Src/octospi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 365              		.loc 1 143 0
 366 011e 0894     		str	r4, [sp, #32]
 144:Core/Src/octospi.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 367              		.loc 1 144 0
 368 0120 0997     		str	r7, [sp, #36]
 145:Core/Src/octospi.c **** 
 369              		.loc 1 145 0
 370 0122 0C4F     		ldr	r7, .L15+12
 371 0124 05A9     		add	r1, sp, #20
 372 0126 3846     		mov	r0, r7
ARM GAS  /tmp/ccrSUMmm.s 			page 11


 373 0128 FFF7FEFF 		bl	HAL_GPIO_Init
 374              	.LVL15:
 147:Core/Src/octospi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 375              		.loc 1 147 0
 376 012c 4FF40063 		mov	r3, #2048
 377 0130 0593     		str	r3, [sp, #20]
 148:Core/Src/octospi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 378              		.loc 1 148 0
 379 0132 0695     		str	r5, [sp, #24]
 149:Core/Src/octospi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 380              		.loc 1 149 0
 381 0134 0796     		str	r6, [sp, #28]
 150:Core/Src/octospi.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_OCTOSPIM_P1;
 382              		.loc 1 150 0
 383 0136 0894     		str	r4, [sp, #32]
 151:Core/Src/octospi.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 384              		.loc 1 151 0
 385 0138 0B23     		movs	r3, #11
 386 013a 0993     		str	r3, [sp, #36]
 152:Core/Src/octospi.c **** 
 387              		.loc 1 152 0
 388 013c 05A9     		add	r1, sp, #20
 389 013e 3846     		mov	r0, r7
 390 0140 FFF7FEFF 		bl	HAL_GPIO_Init
 391              	.LVL16:
 392              		.loc 1 158 0
 393 0144 69E7     		b	.L11
 394              	.L16:
 395 0146 00BF     		.align	2
 396              	.L15:
 397 0148 00500052 		.word	1375752192
 398 014c 00440258 		.word	1476543488
 399 0150 00080258 		.word	1476528128
 400 0154 00100258 		.word	1476530176
 401 0158 00000258 		.word	1476526080
 402              		.cfi_endproc
 403              	.LFE344:
 405              		.section	.text.HAL_OSPI_MspDeInit,"ax",%progbits
 406              		.align	1
 407              		.global	HAL_OSPI_MspDeInit
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 411              		.fpu fpv5-d16
 413              	HAL_OSPI_MspDeInit:
 414              	.LFB345:
 159:Core/Src/octospi.c **** 
 160:Core/Src/octospi.c **** void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* ospiHandle)
 161:Core/Src/octospi.c **** {
 415              		.loc 1 161 0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 0
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419              	.LVL17:
 420 0000 08B5     		push	{r3, lr}
 421              	.LCFI8:
 422              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccrSUMmm.s 			page 12


 423              		.cfi_offset 3, -8
 424              		.cfi_offset 14, -4
 162:Core/Src/octospi.c **** 
 163:Core/Src/octospi.c ****   if(ospiHandle->Instance==OCTOSPI1)
 425              		.loc 1 163 0
 426 0002 0268     		ldr	r2, [r0]
 427 0004 0E4B     		ldr	r3, .L21
 428 0006 9A42     		cmp	r2, r3
 429 0008 00D0     		beq	.L20
 430              	.LVL18:
 431              	.L17:
 164:Core/Src/octospi.c ****   {
 165:Core/Src/octospi.c ****   /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */
 166:Core/Src/octospi.c **** 
 167:Core/Src/octospi.c ****   /* USER CODE END OCTOSPI1_MspDeInit 0 */
 168:Core/Src/octospi.c ****     /* Peripheral clock disable */
 169:Core/Src/octospi.c ****     __HAL_RCC_OSPI1_CLK_DISABLE();
 170:Core/Src/octospi.c **** 
 171:Core/Src/octospi.c ****     /**OCTOSPI1 GPIO Configuration
 172:Core/Src/octospi.c ****     PA6     ------> OCTOSPIM_P1_IO3
 173:Core/Src/octospi.c ****     PA7     ------> OCTOSPIM_P1_IO2
 174:Core/Src/octospi.c ****     PC5     ------> OCTOSPIM_P1_DQS
 175:Core/Src/octospi.c ****     PB0     ------> OCTOSPIM_P1_IO1
 176:Core/Src/octospi.c ****     PB1     ------> OCTOSPIM_P1_IO0
 177:Core/Src/octospi.c ****     PB2     ------> OCTOSPIM_P1_CLK
 178:Core/Src/octospi.c ****     PE7     ------> OCTOSPIM_P1_IO4
 179:Core/Src/octospi.c ****     PE8     ------> OCTOSPIM_P1_IO5
 180:Core/Src/octospi.c ****     PE9     ------> OCTOSPIM_P1_IO6
 181:Core/Src/octospi.c ****     PE10     ------> OCTOSPIM_P1_IO7
 182:Core/Src/octospi.c ****     PE11     ------> OCTOSPIM_P1_NCS
 183:Core/Src/octospi.c ****     */
 184:Core/Src/octospi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 185:Core/Src/octospi.c **** 
 186:Core/Src/octospi.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_5);
 187:Core/Src/octospi.c **** 
 188:Core/Src/octospi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2);
 189:Core/Src/octospi.c **** 
 190:Core/Src/octospi.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 191:Core/Src/octospi.c ****                           |GPIO_PIN_11);
 192:Core/Src/octospi.c **** 
 193:Core/Src/octospi.c ****   /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */
 194:Core/Src/octospi.c **** 
 195:Core/Src/octospi.c ****   /* USER CODE END OCTOSPI1_MspDeInit 1 */
 196:Core/Src/octospi.c ****   }
 197:Core/Src/octospi.c **** }
 432              		.loc 1 197 0
 433 000a 08BD     		pop	{r3, pc}
 434              	.LVL19:
 435              	.L20:
 169:Core/Src/octospi.c **** 
 436              		.loc 1 169 0
 437 000c 0D4A     		ldr	r2, .L21+4
 438 000e D2F8D430 		ldr	r3, [r2, #212]
 439 0012 23F48043 		bic	r3, r3, #16384
 440 0016 C2F8D430 		str	r3, [r2, #212]
 184:Core/Src/octospi.c **** 
 441              		.loc 1 184 0
ARM GAS  /tmp/ccrSUMmm.s 			page 13


 442 001a C021     		movs	r1, #192
 443 001c 0A48     		ldr	r0, .L21+8
 444              	.LVL20:
 445 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 446              	.LVL21:
 186:Core/Src/octospi.c **** 
 447              		.loc 1 186 0
 448 0022 2021     		movs	r1, #32
 449 0024 0948     		ldr	r0, .L21+12
 450 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 451              	.LVL22:
 188:Core/Src/octospi.c **** 
 452              		.loc 1 188 0
 453 002a 0721     		movs	r1, #7
 454 002c 0848     		ldr	r0, .L21+16
 455 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 456              	.LVL23:
 190:Core/Src/octospi.c ****                           |GPIO_PIN_11);
 457              		.loc 1 190 0
 458 0032 4FF47861 		mov	r1, #3968
 459 0036 0748     		ldr	r0, .L21+20
 460 0038 FFF7FEFF 		bl	HAL_GPIO_DeInit
 461              	.LVL24:
 462              		.loc 1 197 0
 463 003c E5E7     		b	.L17
 464              	.L22:
 465 003e 00BF     		.align	2
 466              	.L21:
 467 0040 00500052 		.word	1375752192
 468 0044 00440258 		.word	1476543488
 469 0048 00000258 		.word	1476526080
 470 004c 00080258 		.word	1476528128
 471 0050 00040258 		.word	1476527104
 472 0054 00100258 		.word	1476530176
 473              		.cfi_endproc
 474              	.LFE345:
 476              		.comm	hospi1,96,4
 477              		.text
 478              	.Letext0:
 479              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 480              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 481              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 482              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 483              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 484              		.file 7 "/usr/include/newlib/sys/lock.h"
 485              		.file 8 "/usr/include/newlib/sys/_types.h"
 486              		.file 9 "/usr/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h"
 487              		.file 10 "/usr/include/newlib/sys/reent.h"
 488              		.file 11 "/usr/include/newlib/math.h"
 489              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 490              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 491              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 492              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 493              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ospi.h"
 494              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 495              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 496              		.file 19 "Core/Inc/octospi.h"
ARM GAS  /tmp/ccrSUMmm.s 			page 14


 497              		.file 20 "Core/Inc/main.h"
ARM GAS  /tmp/ccrSUMmm.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 octospi.c
     /tmp/ccrSUMmm.s:17     .text.MX_OCTOSPI1_Init:0000000000000000 $t
     /tmp/ccrSUMmm.s:24     .text.MX_OCTOSPI1_Init:0000000000000000 MX_OCTOSPI1_Init
     /tmp/ccrSUMmm.s:163    .text.MX_OCTOSPI1_Init:00000000000000a4 $d
                            *COM*:0000000000000060 hospi1
     /tmp/ccrSUMmm.s:169    .text.HAL_OSPI_MspInit:0000000000000000 $t
     /tmp/ccrSUMmm.s:176    .text.HAL_OSPI_MspInit:0000000000000000 HAL_OSPI_MspInit
     /tmp/ccrSUMmm.s:397    .text.HAL_OSPI_MspInit:0000000000000148 $d
     /tmp/ccrSUMmm.s:406    .text.HAL_OSPI_MspDeInit:0000000000000000 $t
     /tmp/ccrSUMmm.s:413    .text.HAL_OSPI_MspDeInit:0000000000000000 HAL_OSPI_MspDeInit
     /tmp/ccrSUMmm.s:467    .text.HAL_OSPI_MspDeInit:0000000000000040 $d

UNDEFINED SYMBOLS
HAL_OSPI_Init
HAL_OSPIM_Config
HAL_OSPI_HyperbusCfg
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
