// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "05/18/2018 07:48:13"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ETH10base_t_tx (
	clk,
	rst_n,
	TxData,
	Txp,
	Txn);
input 	clk;
input 	rst_n;
input 	TxData;
output 	Txp;
output 	Txn;

// Design Ports Information
// TxData	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Txp	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Txn	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ETH10base_t_v.sdo");
// synopsys translate_on

wire \TxData~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \eth_pll_0|altpll_component|auto_generated|wire_pll1_fbout ;
wire \eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \nlp_0|Add0~0_combout ;
wire \nlp_0|Add0~1 ;
wire \nlp_0|Add0~2_combout ;
wire \nlp_0|Add0~3 ;
wire \nlp_0|Add0~4_combout ;
wire \nlp_0|Add0~5 ;
wire \nlp_0|Add0~6_combout ;
wire \nlp_0|Add0~7 ;
wire \nlp_0|Add0~8_combout ;
wire \nlp_0|Add0~9 ;
wire \nlp_0|Add0~10_combout ;
wire \nlp_0|Add0~17 ;
wire \nlp_0|Add0~18_combout ;
wire \nlp_0|counter~6_combout ;
wire \nlp_0|Add0~19 ;
wire \nlp_0|Add0~20_combout ;
wire \nlp_0|counter~5_combout ;
wire \nlp_0|Add0~21 ;
wire \nlp_0|Add0~22_combout ;
wire \nlp_0|Add0~23 ;
wire \nlp_0|Add0~24_combout ;
wire \nlp_0|Add0~25 ;
wire \nlp_0|Add0~26_combout ;
wire \nlp_0|counter~2_combout ;
wire \nlp_0|Add0~27 ;
wire \nlp_0|Add0~28_combout ;
wire \nlp_0|counter~1_combout ;
wire \nlp_0|Add0~29 ;
wire \nlp_0|Add0~30_combout ;
wire \nlp_0|counter~4_combout ;
wire \nlp_0|Add0~31 ;
wire \nlp_0|Add0~32_combout ;
wire \nlp_0|Add0~33 ;
wire \nlp_0|Add0~34_combout ;
wire \nlp_0|counter~0_combout ;
wire \nlp_0|Add0~35 ;
wire \nlp_0|Add0~36_combout ;
wire \nlp_0|Add0~37 ;
wire \nlp_0|Add0~38_combout ;
wire \nlp_0|Add0~39 ;
wire \nlp_0|Add0~40_combout ;
wire \nlp_0|Add0~41 ;
wire \nlp_0|Add0~42_combout ;
wire \nlp_0|Add0~43 ;
wire \nlp_0|Add0~44_combout ;
wire \nlp_0|Add0~45 ;
wire \nlp_0|Add0~46_combout ;
wire \nlp_0|Add0~47 ;
wire \nlp_0|Add0~48_combout ;
wire \nlp_0|Add0~49 ;
wire \nlp_0|Add0~50_combout ;
wire \nlp_0|Add0~51 ;
wire \nlp_0|Add0~52_combout ;
wire \nlp_0|Add0~53 ;
wire \nlp_0|Add0~54_combout ;
wire \nlp_0|Add0~55 ;
wire \nlp_0|Add0~56_combout ;
wire \nlp_0|Add0~57 ;
wire \nlp_0|Add0~58_combout ;
wire \nlp_0|Add0~59 ;
wire \nlp_0|Add0~60_combout ;
wire \nlp_0|Add0~61 ;
wire \nlp_0|Add0~62_combout ;
wire \nlp_0|Equal3~1_combout ;
wire \nlp_0|Equal3~0_combout ;
wire \nlp_0|Equal3~2_combout ;
wire \nlp_0|Equal1~2_combout ;
wire \nlp_0|Equal1~1_combout ;
wire \nlp_0|Equal1~0_combout ;
wire \nlp_0|Equal1~3_combout ;
wire \nlp_0|Equal1~4_combout ;
wire \nlp_0|Equal1~5_combout ;
wire \nlp_0|Equal3~3_combout ;
wire \nlp_0|Add0~11 ;
wire \nlp_0|Add0~12_combout ;
wire \nlp_0|counter~3_combout ;
wire \nlp_0|Add0~13 ;
wire \nlp_0|Add0~14_combout ;
wire \nlp_0|Add0~15 ;
wire \nlp_0|Add0~16_combout ;
wire \nlp_0|Equal1~8_combout ;
wire \nlp_0|Equal1~7_combout ;
wire \nlp_0|Equal1~9_combout ;
wire \nlp_0|Equal1~6_combout ;
wire \nlp_0|Tx~0_combout ;
wire \nlp_0|Tx~q ;
wire \eth_frame_0|addr[0]~7_combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \nlp_0|go~0_combout ;
wire \nlp_0|go~q ;
wire \eth_frame_0|Selector1~0_combout ;
wire \eth_frame_0|state.WAIS_S~q ;
wire \eth_frame_0|Selector3~2_combout ;
wire \eth_frame_0|Selector2~2_combout ;
wire \eth_frame_0|state.BROADCAST_S~q ;
wire \eth_frame_0|Selector3~1_combout ;
wire \eth_frame_0|Selector3~3_combout ;
wire \eth_frame_0|state.TP_IDLE~q ;
wire \eth_frame_0|Selector21~0_combout ;
wire \eth_frame_0|count[2]~1_combout ;
wire \eth_frame_0|Selector19~0_combout ;
wire \eth_frame_0|Selector3~0_combout ;
wire \eth_frame_0|count[2]~0_combout ;
wire \eth_frame_0|Selector20~0_combout ;
wire \eth_frame_0|eth_data_reg[0]~1_combout ;
wire \eth_frame_0|addr[6]~13_combout ;
wire \eth_frame_0|addr[0]~8 ;
wire \eth_frame_0|addr[1]~9_combout ;
wire \eth_frame_0|addr[1]~10 ;
wire \eth_frame_0|addr[2]~11_combout ;
wire \eth_frame_0|addr[2]~12 ;
wire \eth_frame_0|addr[3]~14_combout ;
wire \eth_frame_0|addr[3]~15 ;
wire \eth_frame_0|addr[4]~16_combout ;
wire \eth_frame_0|addr[4]~17 ;
wire \eth_frame_0|addr[5]~18_combout ;
wire \eth_frame_0|addr[5]~19 ;
wire \eth_frame_0|addr[6]~20_combout ;
wire \eth_frame_0|Equal1~0_combout ;
wire \eth_frame_0|Equal1~1_combout ;
wire \eth_frame_0|Tx~0_combout ;
wire \eth_frame_0|Tx~1_combout ;
wire \eth_frame_0|Tx~q ;
wire \eth_frame_0|eth_data~70_combout ;
wire \eth_frame_0|eth_data~71_combout ;
wire \eth_frame_0|eth_data~65_combout ;
wire \eth_frame_0|eth_data_reg[0]~0_combout ;
wire \eth_frame_0|eth_data_reg[0]~2_combout ;
wire \eth_frame_0|eth_data~72_combout ;
wire \eth_frame_0|eth_data~73_combout ;
wire \eth_frame_0|eth_data~64_combout ;
wire \eth_frame_0|Mux0~1_combout ;
wire \eth_frame_0|eth_data~41_combout ;
wire \eth_frame_0|eth_data~67_combout ;
wire \eth_frame_0|Mux0~2_combout ;
wire \eth_frame_0|eth_data~50_combout ;
wire \eth_frame_0|eth_data~68_combout ;
wire \eth_frame_0|eth_data~59_combout ;
wire \eth_frame_0|eth_data~69_combout ;
wire \eth_frame_0|eth_data~32_combout ;
wire \eth_frame_0|eth_data~66_combout ;
wire \eth_frame_0|Mux0~0_combout ;
wire \eth_frame_0|Mux0~3_combout ;
wire \Txp~0_combout ;
wire \Txn_frame~0_combout ;
wire [2:0] \eth_frame_0|count ;
wire [7:0] \eth_frame_0|eth_data_reg ;
wire [31:0] \nlp_0|counter ;
wire [6:0] \eth_frame_0|addr ;
wire [4:0] \eth_pll_0|altpll_component|auto_generated|wire_pll1_clk ;

wire [4:0] \eth_pll_0|altpll_component|auto_generated|pll1_CLK_bus ;

assign \eth_pll_0|altpll_component|auto_generated|wire_pll1_clk [0] = \eth_pll_0|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \eth_pll_0|altpll_component|auto_generated|wire_pll1_clk [1] = \eth_pll_0|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \eth_pll_0|altpll_component|auto_generated|wire_pll1_clk [2] = \eth_pll_0|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \eth_pll_0|altpll_component|auto_generated|wire_pll1_clk [3] = \eth_pll_0|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \eth_pll_0|altpll_component|auto_generated|wire_pll1_clk [4] = \eth_pll_0|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \Txp~output (
	.i(\Txp~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Txp),
	.obar());
// synopsys translate_off
defparam \Txp~output .bus_hold = "false";
defparam \Txp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \Txn~output (
	.i(!\Txn_frame~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Txn),
	.obar());
// synopsys translate_off
defparam \Txn~output .bus_hold = "false";
defparam \Txn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \eth_pll_0|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\eth_pll_0|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\eth_pll_0|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\eth_pll_0|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c0_high = 30;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c0_low = 30;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .m = 12;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .n = 1;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \eth_pll_0|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \nlp_0|Add0~0 (
// Equation(s):
// \nlp_0|Add0~0_combout  = \nlp_0|counter [0] $ (VCC)
// \nlp_0|Add0~1  = CARRY(\nlp_0|counter [0])

	.dataa(gnd),
	.datab(\nlp_0|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\nlp_0|Add0~0_combout ),
	.cout(\nlp_0|Add0~1 ));
// synopsys translate_off
defparam \nlp_0|Add0~0 .lut_mask = 16'h33CC;
defparam \nlp_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N1
dffeas \nlp_0|counter[0] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[0] .is_wysiwyg = "true";
defparam \nlp_0|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \nlp_0|Add0~2 (
// Equation(s):
// \nlp_0|Add0~2_combout  = (\nlp_0|counter [1] & (!\nlp_0|Add0~1 )) # (!\nlp_0|counter [1] & ((\nlp_0|Add0~1 ) # (GND)))
// \nlp_0|Add0~3  = CARRY((!\nlp_0|Add0~1 ) # (!\nlp_0|counter [1]))

	.dataa(gnd),
	.datab(\nlp_0|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~1 ),
	.combout(\nlp_0|Add0~2_combout ),
	.cout(\nlp_0|Add0~3 ));
// synopsys translate_off
defparam \nlp_0|Add0~2 .lut_mask = 16'h3C3F;
defparam \nlp_0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N3
dffeas \nlp_0|counter[1] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[1] .is_wysiwyg = "true";
defparam \nlp_0|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \nlp_0|Add0~4 (
// Equation(s):
// \nlp_0|Add0~4_combout  = (\nlp_0|counter [2] & (\nlp_0|Add0~3  $ (GND))) # (!\nlp_0|counter [2] & (!\nlp_0|Add0~3  & VCC))
// \nlp_0|Add0~5  = CARRY((\nlp_0|counter [2] & !\nlp_0|Add0~3 ))

	.dataa(gnd),
	.datab(\nlp_0|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~3 ),
	.combout(\nlp_0|Add0~4_combout ),
	.cout(\nlp_0|Add0~5 ));
// synopsys translate_off
defparam \nlp_0|Add0~4 .lut_mask = 16'hC30C;
defparam \nlp_0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N5
dffeas \nlp_0|counter[2] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[2] .is_wysiwyg = "true";
defparam \nlp_0|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \nlp_0|Add0~6 (
// Equation(s):
// \nlp_0|Add0~6_combout  = (\nlp_0|counter [3] & (!\nlp_0|Add0~5 )) # (!\nlp_0|counter [3] & ((\nlp_0|Add0~5 ) # (GND)))
// \nlp_0|Add0~7  = CARRY((!\nlp_0|Add0~5 ) # (!\nlp_0|counter [3]))

	.dataa(\nlp_0|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~5 ),
	.combout(\nlp_0|Add0~6_combout ),
	.cout(\nlp_0|Add0~7 ));
// synopsys translate_off
defparam \nlp_0|Add0~6 .lut_mask = 16'h5A5F;
defparam \nlp_0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \nlp_0|counter[3] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[3] .is_wysiwyg = "true";
defparam \nlp_0|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \nlp_0|Add0~8 (
// Equation(s):
// \nlp_0|Add0~8_combout  = (\nlp_0|counter [4] & (\nlp_0|Add0~7  $ (GND))) # (!\nlp_0|counter [4] & (!\nlp_0|Add0~7  & VCC))
// \nlp_0|Add0~9  = CARRY((\nlp_0|counter [4] & !\nlp_0|Add0~7 ))

	.dataa(gnd),
	.datab(\nlp_0|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~7 ),
	.combout(\nlp_0|Add0~8_combout ),
	.cout(\nlp_0|Add0~9 ));
// synopsys translate_off
defparam \nlp_0|Add0~8 .lut_mask = 16'hC30C;
defparam \nlp_0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \nlp_0|counter[4] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[4] .is_wysiwyg = "true";
defparam \nlp_0|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \nlp_0|Add0~10 (
// Equation(s):
// \nlp_0|Add0~10_combout  = (\nlp_0|counter [5] & (!\nlp_0|Add0~9 )) # (!\nlp_0|counter [5] & ((\nlp_0|Add0~9 ) # (GND)))
// \nlp_0|Add0~11  = CARRY((!\nlp_0|Add0~9 ) # (!\nlp_0|counter [5]))

	.dataa(\nlp_0|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~9 ),
	.combout(\nlp_0|Add0~10_combout ),
	.cout(\nlp_0|Add0~11 ));
// synopsys translate_off
defparam \nlp_0|Add0~10 .lut_mask = 16'h5A5F;
defparam \nlp_0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \nlp_0|counter[5] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[5] .is_wysiwyg = "true";
defparam \nlp_0|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \nlp_0|Add0~16 (
// Equation(s):
// \nlp_0|Add0~16_combout  = (\nlp_0|counter [8] & (\nlp_0|Add0~15  $ (GND))) # (!\nlp_0|counter [8] & (!\nlp_0|Add0~15  & VCC))
// \nlp_0|Add0~17  = CARRY((\nlp_0|counter [8] & !\nlp_0|Add0~15 ))

	.dataa(gnd),
	.datab(\nlp_0|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~15 ),
	.combout(\nlp_0|Add0~16_combout ),
	.cout(\nlp_0|Add0~17 ));
// synopsys translate_off
defparam \nlp_0|Add0~16 .lut_mask = 16'hC30C;
defparam \nlp_0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \nlp_0|Add0~18 (
// Equation(s):
// \nlp_0|Add0~18_combout  = (\nlp_0|counter [9] & (!\nlp_0|Add0~17 )) # (!\nlp_0|counter [9] & ((\nlp_0|Add0~17 ) # (GND)))
// \nlp_0|Add0~19  = CARRY((!\nlp_0|Add0~17 ) # (!\nlp_0|counter [9]))

	.dataa(\nlp_0|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~17 ),
	.combout(\nlp_0|Add0~18_combout ),
	.cout(\nlp_0|Add0~19 ));
// synopsys translate_off
defparam \nlp_0|Add0~18 .lut_mask = 16'h5A5F;
defparam \nlp_0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \nlp_0|counter~6 (
// Equation(s):
// \nlp_0|counter~6_combout  = (\nlp_0|Add0~18_combout  & (((!\nlp_0|counter [0]) # (!\nlp_0|counter [2])) # (!\nlp_0|Equal3~3_combout )))

	.dataa(\nlp_0|Equal3~3_combout ),
	.datab(\nlp_0|counter [2]),
	.datac(\nlp_0|counter [0]),
	.datad(\nlp_0|Add0~18_combout ),
	.cin(gnd),
	.combout(\nlp_0|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|counter~6 .lut_mask = 16'h7F00;
defparam \nlp_0|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \nlp_0|counter[9] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[9] .is_wysiwyg = "true";
defparam \nlp_0|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \nlp_0|Add0~20 (
// Equation(s):
// \nlp_0|Add0~20_combout  = (\nlp_0|counter [10] & (\nlp_0|Add0~19  $ (GND))) # (!\nlp_0|counter [10] & (!\nlp_0|Add0~19  & VCC))
// \nlp_0|Add0~21  = CARRY((\nlp_0|counter [10] & !\nlp_0|Add0~19 ))

	.dataa(gnd),
	.datab(\nlp_0|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~19 ),
	.combout(\nlp_0|Add0~20_combout ),
	.cout(\nlp_0|Add0~21 ));
// synopsys translate_off
defparam \nlp_0|Add0~20 .lut_mask = 16'hC30C;
defparam \nlp_0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \nlp_0|counter~5 (
// Equation(s):
// \nlp_0|counter~5_combout  = (\nlp_0|Add0~20_combout  & (((!\nlp_0|counter [0]) # (!\nlp_0|counter [2])) # (!\nlp_0|Equal3~3_combout )))

	.dataa(\nlp_0|Equal3~3_combout ),
	.datab(\nlp_0|counter [2]),
	.datac(\nlp_0|counter [0]),
	.datad(\nlp_0|Add0~20_combout ),
	.cin(gnd),
	.combout(\nlp_0|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|counter~5 .lut_mask = 16'h7F00;
defparam \nlp_0|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \nlp_0|counter[10] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[10] .is_wysiwyg = "true";
defparam \nlp_0|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \nlp_0|Add0~22 (
// Equation(s):
// \nlp_0|Add0~22_combout  = (\nlp_0|counter [11] & (!\nlp_0|Add0~21 )) # (!\nlp_0|counter [11] & ((\nlp_0|Add0~21 ) # (GND)))
// \nlp_0|Add0~23  = CARRY((!\nlp_0|Add0~21 ) # (!\nlp_0|counter [11]))

	.dataa(\nlp_0|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~21 ),
	.combout(\nlp_0|Add0~22_combout ),
	.cout(\nlp_0|Add0~23 ));
// synopsys translate_off
defparam \nlp_0|Add0~22 .lut_mask = 16'h5A5F;
defparam \nlp_0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \nlp_0|counter[11] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[11] .is_wysiwyg = "true";
defparam \nlp_0|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \nlp_0|Add0~24 (
// Equation(s):
// \nlp_0|Add0~24_combout  = (\nlp_0|counter [12] & (\nlp_0|Add0~23  $ (GND))) # (!\nlp_0|counter [12] & (!\nlp_0|Add0~23  & VCC))
// \nlp_0|Add0~25  = CARRY((\nlp_0|counter [12] & !\nlp_0|Add0~23 ))

	.dataa(gnd),
	.datab(\nlp_0|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~23 ),
	.combout(\nlp_0|Add0~24_combout ),
	.cout(\nlp_0|Add0~25 ));
// synopsys translate_off
defparam \nlp_0|Add0~24 .lut_mask = 16'hC30C;
defparam \nlp_0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \nlp_0|counter[12] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[12] .is_wysiwyg = "true";
defparam \nlp_0|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \nlp_0|Add0~26 (
// Equation(s):
// \nlp_0|Add0~26_combout  = (\nlp_0|counter [13] & (!\nlp_0|Add0~25 )) # (!\nlp_0|counter [13] & ((\nlp_0|Add0~25 ) # (GND)))
// \nlp_0|Add0~27  = CARRY((!\nlp_0|Add0~25 ) # (!\nlp_0|counter [13]))

	.dataa(gnd),
	.datab(\nlp_0|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~25 ),
	.combout(\nlp_0|Add0~26_combout ),
	.cout(\nlp_0|Add0~27 ));
// synopsys translate_off
defparam \nlp_0|Add0~26 .lut_mask = 16'h3C3F;
defparam \nlp_0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \nlp_0|counter~2 (
// Equation(s):
// \nlp_0|counter~2_combout  = (\nlp_0|Add0~26_combout  & (((!\nlp_0|counter [0]) # (!\nlp_0|Equal3~3_combout )) # (!\nlp_0|counter [2])))

	.dataa(\nlp_0|Add0~26_combout ),
	.datab(\nlp_0|counter [2]),
	.datac(\nlp_0|Equal3~3_combout ),
	.datad(\nlp_0|counter [0]),
	.cin(gnd),
	.combout(\nlp_0|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|counter~2 .lut_mask = 16'h2AAA;
defparam \nlp_0|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \nlp_0|counter[13] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[13] .is_wysiwyg = "true";
defparam \nlp_0|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \nlp_0|Add0~28 (
// Equation(s):
// \nlp_0|Add0~28_combout  = (\nlp_0|counter [14] & (\nlp_0|Add0~27  $ (GND))) # (!\nlp_0|counter [14] & (!\nlp_0|Add0~27  & VCC))
// \nlp_0|Add0~29  = CARRY((\nlp_0|counter [14] & !\nlp_0|Add0~27 ))

	.dataa(\nlp_0|counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~27 ),
	.combout(\nlp_0|Add0~28_combout ),
	.cout(\nlp_0|Add0~29 ));
// synopsys translate_off
defparam \nlp_0|Add0~28 .lut_mask = 16'hA50A;
defparam \nlp_0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \nlp_0|counter~1 (
// Equation(s):
// \nlp_0|counter~1_combout  = (\nlp_0|Add0~28_combout  & (((!\nlp_0|counter [0]) # (!\nlp_0|counter [2])) # (!\nlp_0|Equal3~3_combout )))

	.dataa(\nlp_0|Equal3~3_combout ),
	.datab(\nlp_0|counter [2]),
	.datac(\nlp_0|counter [0]),
	.datad(\nlp_0|Add0~28_combout ),
	.cin(gnd),
	.combout(\nlp_0|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|counter~1 .lut_mask = 16'h7F00;
defparam \nlp_0|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \nlp_0|counter[14] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[14] .is_wysiwyg = "true";
defparam \nlp_0|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \nlp_0|Add0~30 (
// Equation(s):
// \nlp_0|Add0~30_combout  = (\nlp_0|counter [15] & (!\nlp_0|Add0~29 )) # (!\nlp_0|counter [15] & ((\nlp_0|Add0~29 ) # (GND)))
// \nlp_0|Add0~31  = CARRY((!\nlp_0|Add0~29 ) # (!\nlp_0|counter [15]))

	.dataa(gnd),
	.datab(\nlp_0|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~29 ),
	.combout(\nlp_0|Add0~30_combout ),
	.cout(\nlp_0|Add0~31 ));
// synopsys translate_off
defparam \nlp_0|Add0~30 .lut_mask = 16'h3C3F;
defparam \nlp_0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \nlp_0|counter~4 (
// Equation(s):
// \nlp_0|counter~4_combout  = (\nlp_0|Add0~30_combout  & (((!\nlp_0|Equal3~3_combout ) # (!\nlp_0|counter [2])) # (!\nlp_0|counter [0])))

	.dataa(\nlp_0|counter [0]),
	.datab(\nlp_0|counter [2]),
	.datac(\nlp_0|Equal3~3_combout ),
	.datad(\nlp_0|Add0~30_combout ),
	.cin(gnd),
	.combout(\nlp_0|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|counter~4 .lut_mask = 16'h7F00;
defparam \nlp_0|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \nlp_0|counter[15] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[15] .is_wysiwyg = "true";
defparam \nlp_0|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \nlp_0|Add0~32 (
// Equation(s):
// \nlp_0|Add0~32_combout  = (\nlp_0|counter [16] & (\nlp_0|Add0~31  $ (GND))) # (!\nlp_0|counter [16] & (!\nlp_0|Add0~31  & VCC))
// \nlp_0|Add0~33  = CARRY((\nlp_0|counter [16] & !\nlp_0|Add0~31 ))

	.dataa(gnd),
	.datab(\nlp_0|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~31 ),
	.combout(\nlp_0|Add0~32_combout ),
	.cout(\nlp_0|Add0~33 ));
// synopsys translate_off
defparam \nlp_0|Add0~32 .lut_mask = 16'hC30C;
defparam \nlp_0|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \nlp_0|counter[16] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[16] .is_wysiwyg = "true";
defparam \nlp_0|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \nlp_0|Add0~34 (
// Equation(s):
// \nlp_0|Add0~34_combout  = (\nlp_0|counter [17] & (!\nlp_0|Add0~33 )) # (!\nlp_0|counter [17] & ((\nlp_0|Add0~33 ) # (GND)))
// \nlp_0|Add0~35  = CARRY((!\nlp_0|Add0~33 ) # (!\nlp_0|counter [17]))

	.dataa(\nlp_0|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~33 ),
	.combout(\nlp_0|Add0~34_combout ),
	.cout(\nlp_0|Add0~35 ));
// synopsys translate_off
defparam \nlp_0|Add0~34 .lut_mask = 16'h5A5F;
defparam \nlp_0|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \nlp_0|counter~0 (
// Equation(s):
// \nlp_0|counter~0_combout  = (\nlp_0|Add0~34_combout  & (((!\nlp_0|Equal3~3_combout ) # (!\nlp_0|counter [2])) # (!\nlp_0|counter [0])))

	.dataa(\nlp_0|counter [0]),
	.datab(\nlp_0|counter [2]),
	.datac(\nlp_0|Equal3~3_combout ),
	.datad(\nlp_0|Add0~34_combout ),
	.cin(gnd),
	.combout(\nlp_0|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|counter~0 .lut_mask = 16'h7F00;
defparam \nlp_0|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \nlp_0|counter[17] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[17] .is_wysiwyg = "true";
defparam \nlp_0|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \nlp_0|Add0~36 (
// Equation(s):
// \nlp_0|Add0~36_combout  = (\nlp_0|counter [18] & (\nlp_0|Add0~35  $ (GND))) # (!\nlp_0|counter [18] & (!\nlp_0|Add0~35  & VCC))
// \nlp_0|Add0~37  = CARRY((\nlp_0|counter [18] & !\nlp_0|Add0~35 ))

	.dataa(gnd),
	.datab(\nlp_0|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~35 ),
	.combout(\nlp_0|Add0~36_combout ),
	.cout(\nlp_0|Add0~37 ));
// synopsys translate_off
defparam \nlp_0|Add0~36 .lut_mask = 16'hC30C;
defparam \nlp_0|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \nlp_0|counter[18] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[18] .is_wysiwyg = "true";
defparam \nlp_0|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \nlp_0|Add0~38 (
// Equation(s):
// \nlp_0|Add0~38_combout  = (\nlp_0|counter [19] & (!\nlp_0|Add0~37 )) # (!\nlp_0|counter [19] & ((\nlp_0|Add0~37 ) # (GND)))
// \nlp_0|Add0~39  = CARRY((!\nlp_0|Add0~37 ) # (!\nlp_0|counter [19]))

	.dataa(\nlp_0|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~37 ),
	.combout(\nlp_0|Add0~38_combout ),
	.cout(\nlp_0|Add0~39 ));
// synopsys translate_off
defparam \nlp_0|Add0~38 .lut_mask = 16'h5A5F;
defparam \nlp_0|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \nlp_0|counter[19] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[19] .is_wysiwyg = "true";
defparam \nlp_0|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \nlp_0|Add0~40 (
// Equation(s):
// \nlp_0|Add0~40_combout  = (\nlp_0|counter [20] & (\nlp_0|Add0~39  $ (GND))) # (!\nlp_0|counter [20] & (!\nlp_0|Add0~39  & VCC))
// \nlp_0|Add0~41  = CARRY((\nlp_0|counter [20] & !\nlp_0|Add0~39 ))

	.dataa(gnd),
	.datab(\nlp_0|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~39 ),
	.combout(\nlp_0|Add0~40_combout ),
	.cout(\nlp_0|Add0~41 ));
// synopsys translate_off
defparam \nlp_0|Add0~40 .lut_mask = 16'hC30C;
defparam \nlp_0|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \nlp_0|counter[20] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[20] .is_wysiwyg = "true";
defparam \nlp_0|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \nlp_0|Add0~42 (
// Equation(s):
// \nlp_0|Add0~42_combout  = (\nlp_0|counter [21] & (!\nlp_0|Add0~41 )) # (!\nlp_0|counter [21] & ((\nlp_0|Add0~41 ) # (GND)))
// \nlp_0|Add0~43  = CARRY((!\nlp_0|Add0~41 ) # (!\nlp_0|counter [21]))

	.dataa(\nlp_0|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~41 ),
	.combout(\nlp_0|Add0~42_combout ),
	.cout(\nlp_0|Add0~43 ));
// synopsys translate_off
defparam \nlp_0|Add0~42 .lut_mask = 16'h5A5F;
defparam \nlp_0|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \nlp_0|counter[21] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[21] .is_wysiwyg = "true";
defparam \nlp_0|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \nlp_0|Add0~44 (
// Equation(s):
// \nlp_0|Add0~44_combout  = (\nlp_0|counter [22] & (\nlp_0|Add0~43  $ (GND))) # (!\nlp_0|counter [22] & (!\nlp_0|Add0~43  & VCC))
// \nlp_0|Add0~45  = CARRY((\nlp_0|counter [22] & !\nlp_0|Add0~43 ))

	.dataa(\nlp_0|counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~43 ),
	.combout(\nlp_0|Add0~44_combout ),
	.cout(\nlp_0|Add0~45 ));
// synopsys translate_off
defparam \nlp_0|Add0~44 .lut_mask = 16'hA50A;
defparam \nlp_0|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \nlp_0|counter[22] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[22] .is_wysiwyg = "true";
defparam \nlp_0|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \nlp_0|Add0~46 (
// Equation(s):
// \nlp_0|Add0~46_combout  = (\nlp_0|counter [23] & (!\nlp_0|Add0~45 )) # (!\nlp_0|counter [23] & ((\nlp_0|Add0~45 ) # (GND)))
// \nlp_0|Add0~47  = CARRY((!\nlp_0|Add0~45 ) # (!\nlp_0|counter [23]))

	.dataa(gnd),
	.datab(\nlp_0|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~45 ),
	.combout(\nlp_0|Add0~46_combout ),
	.cout(\nlp_0|Add0~47 ));
// synopsys translate_off
defparam \nlp_0|Add0~46 .lut_mask = 16'h3C3F;
defparam \nlp_0|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \nlp_0|counter[23] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[23] .is_wysiwyg = "true";
defparam \nlp_0|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \nlp_0|Add0~48 (
// Equation(s):
// \nlp_0|Add0~48_combout  = (\nlp_0|counter [24] & (\nlp_0|Add0~47  $ (GND))) # (!\nlp_0|counter [24] & (!\nlp_0|Add0~47  & VCC))
// \nlp_0|Add0~49  = CARRY((\nlp_0|counter [24] & !\nlp_0|Add0~47 ))

	.dataa(gnd),
	.datab(\nlp_0|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~47 ),
	.combout(\nlp_0|Add0~48_combout ),
	.cout(\nlp_0|Add0~49 ));
// synopsys translate_off
defparam \nlp_0|Add0~48 .lut_mask = 16'hC30C;
defparam \nlp_0|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \nlp_0|counter[24] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[24] .is_wysiwyg = "true";
defparam \nlp_0|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \nlp_0|Add0~50 (
// Equation(s):
// \nlp_0|Add0~50_combout  = (\nlp_0|counter [25] & (!\nlp_0|Add0~49 )) # (!\nlp_0|counter [25] & ((\nlp_0|Add0~49 ) # (GND)))
// \nlp_0|Add0~51  = CARRY((!\nlp_0|Add0~49 ) # (!\nlp_0|counter [25]))

	.dataa(gnd),
	.datab(\nlp_0|counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~49 ),
	.combout(\nlp_0|Add0~50_combout ),
	.cout(\nlp_0|Add0~51 ));
// synopsys translate_off
defparam \nlp_0|Add0~50 .lut_mask = 16'h3C3F;
defparam \nlp_0|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \nlp_0|counter[25] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[25] .is_wysiwyg = "true";
defparam \nlp_0|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \nlp_0|Add0~52 (
// Equation(s):
// \nlp_0|Add0~52_combout  = (\nlp_0|counter [26] & (\nlp_0|Add0~51  $ (GND))) # (!\nlp_0|counter [26] & (!\nlp_0|Add0~51  & VCC))
// \nlp_0|Add0~53  = CARRY((\nlp_0|counter [26] & !\nlp_0|Add0~51 ))

	.dataa(gnd),
	.datab(\nlp_0|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~51 ),
	.combout(\nlp_0|Add0~52_combout ),
	.cout(\nlp_0|Add0~53 ));
// synopsys translate_off
defparam \nlp_0|Add0~52 .lut_mask = 16'hC30C;
defparam \nlp_0|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \nlp_0|counter[26] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[26] .is_wysiwyg = "true";
defparam \nlp_0|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \nlp_0|Add0~54 (
// Equation(s):
// \nlp_0|Add0~54_combout  = (\nlp_0|counter [27] & (!\nlp_0|Add0~53 )) # (!\nlp_0|counter [27] & ((\nlp_0|Add0~53 ) # (GND)))
// \nlp_0|Add0~55  = CARRY((!\nlp_0|Add0~53 ) # (!\nlp_0|counter [27]))

	.dataa(\nlp_0|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~53 ),
	.combout(\nlp_0|Add0~54_combout ),
	.cout(\nlp_0|Add0~55 ));
// synopsys translate_off
defparam \nlp_0|Add0~54 .lut_mask = 16'h5A5F;
defparam \nlp_0|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \nlp_0|counter[27] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[27] .is_wysiwyg = "true";
defparam \nlp_0|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \nlp_0|Add0~56 (
// Equation(s):
// \nlp_0|Add0~56_combout  = (\nlp_0|counter [28] & (\nlp_0|Add0~55  $ (GND))) # (!\nlp_0|counter [28] & (!\nlp_0|Add0~55  & VCC))
// \nlp_0|Add0~57  = CARRY((\nlp_0|counter [28] & !\nlp_0|Add0~55 ))

	.dataa(gnd),
	.datab(\nlp_0|counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~55 ),
	.combout(\nlp_0|Add0~56_combout ),
	.cout(\nlp_0|Add0~57 ));
// synopsys translate_off
defparam \nlp_0|Add0~56 .lut_mask = 16'hC30C;
defparam \nlp_0|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \nlp_0|counter[28] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[28] .is_wysiwyg = "true";
defparam \nlp_0|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \nlp_0|Add0~58 (
// Equation(s):
// \nlp_0|Add0~58_combout  = (\nlp_0|counter [29] & (!\nlp_0|Add0~57 )) # (!\nlp_0|counter [29] & ((\nlp_0|Add0~57 ) # (GND)))
// \nlp_0|Add0~59  = CARRY((!\nlp_0|Add0~57 ) # (!\nlp_0|counter [29]))

	.dataa(\nlp_0|counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~57 ),
	.combout(\nlp_0|Add0~58_combout ),
	.cout(\nlp_0|Add0~59 ));
// synopsys translate_off
defparam \nlp_0|Add0~58 .lut_mask = 16'h5A5F;
defparam \nlp_0|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \nlp_0|counter[29] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[29] .is_wysiwyg = "true";
defparam \nlp_0|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \nlp_0|Add0~60 (
// Equation(s):
// \nlp_0|Add0~60_combout  = (\nlp_0|counter [30] & (\nlp_0|Add0~59  $ (GND))) # (!\nlp_0|counter [30] & (!\nlp_0|Add0~59  & VCC))
// \nlp_0|Add0~61  = CARRY((\nlp_0|counter [30] & !\nlp_0|Add0~59 ))

	.dataa(gnd),
	.datab(\nlp_0|counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~59 ),
	.combout(\nlp_0|Add0~60_combout ),
	.cout(\nlp_0|Add0~61 ));
// synopsys translate_off
defparam \nlp_0|Add0~60 .lut_mask = 16'hC30C;
defparam \nlp_0|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \nlp_0|counter[30] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[30] .is_wysiwyg = "true";
defparam \nlp_0|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \nlp_0|Add0~62 (
// Equation(s):
// \nlp_0|Add0~62_combout  = \nlp_0|counter [31] $ (\nlp_0|Add0~61 )

	.dataa(\nlp_0|counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\nlp_0|Add0~61 ),
	.combout(\nlp_0|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|Add0~62 .lut_mask = 16'h5A5A;
defparam \nlp_0|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \nlp_0|counter[31] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[31] .is_wysiwyg = "true";
defparam \nlp_0|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneive_lcell_comb \nlp_0|Equal3~1 (
// Equation(s):
// \nlp_0|Equal3~1_combout  = (\nlp_0|counter [4] & (\nlp_0|counter [5] & (!\nlp_0|counter [8] & \nlp_0|counter [3])))

	.dataa(\nlp_0|counter [4]),
	.datab(\nlp_0|counter [5]),
	.datac(\nlp_0|counter [8]),
	.datad(\nlp_0|counter [3]),
	.cin(gnd),
	.combout(\nlp_0|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|Equal3~1 .lut_mask = 16'h0800;
defparam \nlp_0|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \nlp_0|Equal3~0 (
// Equation(s):
// \nlp_0|Equal3~0_combout  = (\nlp_0|counter [10] & (!\nlp_0|counter [12] & (\nlp_0|counter [15] & \nlp_0|counter [9])))

	.dataa(\nlp_0|counter [10]),
	.datab(\nlp_0|counter [12]),
	.datac(\nlp_0|counter [15]),
	.datad(\nlp_0|counter [9]),
	.cin(gnd),
	.combout(\nlp_0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|Equal3~0 .lut_mask = 16'h2000;
defparam \nlp_0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \nlp_0|Equal3~2 (
// Equation(s):
// \nlp_0|Equal3~2_combout  = (\nlp_0|Equal3~1_combout  & (\nlp_0|Equal3~0_combout  & \nlp_0|counter [1]))

	.dataa(\nlp_0|Equal3~1_combout ),
	.datab(\nlp_0|Equal3~0_combout ),
	.datac(gnd),
	.datad(\nlp_0|counter [1]),
	.cin(gnd),
	.combout(\nlp_0|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|Equal3~2 .lut_mask = 16'h8800;
defparam \nlp_0|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \nlp_0|Equal1~2 (
// Equation(s):
// \nlp_0|Equal1~2_combout  = (!\nlp_0|counter [21] & (!\nlp_0|counter [6] & (!\nlp_0|counter [22] & !\nlp_0|counter [7])))

	.dataa(\nlp_0|counter [21]),
	.datab(\nlp_0|counter [6]),
	.datac(\nlp_0|counter [22]),
	.datad(\nlp_0|counter [7]),
	.cin(gnd),
	.combout(\nlp_0|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|Equal1~2 .lut_mask = 16'h0001;
defparam \nlp_0|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \nlp_0|Equal1~1 (
// Equation(s):
// \nlp_0|Equal1~1_combout  = (\nlp_0|counter [14] & (!\nlp_0|counter [11] & (!\nlp_0|counter [16] & \nlp_0|counter [13])))

	.dataa(\nlp_0|counter [14]),
	.datab(\nlp_0|counter [11]),
	.datac(\nlp_0|counter [16]),
	.datad(\nlp_0|counter [13]),
	.cin(gnd),
	.combout(\nlp_0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|Equal1~1 .lut_mask = 16'h0200;
defparam \nlp_0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \nlp_0|Equal1~0 (
// Equation(s):
// \nlp_0|Equal1~0_combout  = (!\nlp_0|counter [19] & (\nlp_0|counter [17] & (!\nlp_0|counter [20] & !\nlp_0|counter [18])))

	.dataa(\nlp_0|counter [19]),
	.datab(\nlp_0|counter [17]),
	.datac(\nlp_0|counter [20]),
	.datad(\nlp_0|counter [18]),
	.cin(gnd),
	.combout(\nlp_0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|Equal1~0 .lut_mask = 16'h0004;
defparam \nlp_0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \nlp_0|Equal1~3 (
// Equation(s):
// \nlp_0|Equal1~3_combout  = (!\nlp_0|counter [25] & (!\nlp_0|counter [23] & (!\nlp_0|counter [24] & !\nlp_0|counter [26])))

	.dataa(\nlp_0|counter [25]),
	.datab(\nlp_0|counter [23]),
	.datac(\nlp_0|counter [24]),
	.datad(\nlp_0|counter [26]),
	.cin(gnd),
	.combout(\nlp_0|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|Equal1~3 .lut_mask = 16'h0001;
defparam \nlp_0|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \nlp_0|Equal1~4 (
// Equation(s):
// \nlp_0|Equal1~4_combout  = (\nlp_0|Equal1~2_combout  & (\nlp_0|Equal1~1_combout  & (\nlp_0|Equal1~0_combout  & \nlp_0|Equal1~3_combout )))

	.dataa(\nlp_0|Equal1~2_combout ),
	.datab(\nlp_0|Equal1~1_combout ),
	.datac(\nlp_0|Equal1~0_combout ),
	.datad(\nlp_0|Equal1~3_combout ),
	.cin(gnd),
	.combout(\nlp_0|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|Equal1~4 .lut_mask = 16'h8000;
defparam \nlp_0|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \nlp_0|Equal1~5 (
// Equation(s):
// \nlp_0|Equal1~5_combout  = (!\nlp_0|counter [28] & (!\nlp_0|counter [30] & (!\nlp_0|counter [29] & !\nlp_0|counter [27])))

	.dataa(\nlp_0|counter [28]),
	.datab(\nlp_0|counter [30]),
	.datac(\nlp_0|counter [29]),
	.datad(\nlp_0|counter [27]),
	.cin(gnd),
	.combout(\nlp_0|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|Equal1~5 .lut_mask = 16'h0001;
defparam \nlp_0|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \nlp_0|Equal3~3 (
// Equation(s):
// \nlp_0|Equal3~3_combout  = (!\nlp_0|counter [31] & (\nlp_0|Equal3~2_combout  & (\nlp_0|Equal1~4_combout  & \nlp_0|Equal1~5_combout )))

	.dataa(\nlp_0|counter [31]),
	.datab(\nlp_0|Equal3~2_combout ),
	.datac(\nlp_0|Equal1~4_combout ),
	.datad(\nlp_0|Equal1~5_combout ),
	.cin(gnd),
	.combout(\nlp_0|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|Equal3~3 .lut_mask = 16'h4000;
defparam \nlp_0|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \nlp_0|Add0~12 (
// Equation(s):
// \nlp_0|Add0~12_combout  = (\nlp_0|counter [6] & (\nlp_0|Add0~11  $ (GND))) # (!\nlp_0|counter [6] & (!\nlp_0|Add0~11  & VCC))
// \nlp_0|Add0~13  = CARRY((\nlp_0|counter [6] & !\nlp_0|Add0~11 ))

	.dataa(gnd),
	.datab(\nlp_0|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~11 ),
	.combout(\nlp_0|Add0~12_combout ),
	.cout(\nlp_0|Add0~13 ));
// synopsys translate_off
defparam \nlp_0|Add0~12 .lut_mask = 16'hC30C;
defparam \nlp_0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \nlp_0|counter~3 (
// Equation(s):
// \nlp_0|counter~3_combout  = (\nlp_0|Add0~12_combout  & (((!\nlp_0|Equal3~3_combout ) # (!\nlp_0|counter [2])) # (!\nlp_0|counter [0])))

	.dataa(\nlp_0|counter [0]),
	.datab(\nlp_0|counter [2]),
	.datac(\nlp_0|Equal3~3_combout ),
	.datad(\nlp_0|Add0~12_combout ),
	.cin(gnd),
	.combout(\nlp_0|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|counter~3 .lut_mask = 16'h7F00;
defparam \nlp_0|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \nlp_0|counter[6] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[6] .is_wysiwyg = "true";
defparam \nlp_0|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \nlp_0|Add0~14 (
// Equation(s):
// \nlp_0|Add0~14_combout  = (\nlp_0|counter [7] & (!\nlp_0|Add0~13 )) # (!\nlp_0|counter [7] & ((\nlp_0|Add0~13 ) # (GND)))
// \nlp_0|Add0~15  = CARRY((!\nlp_0|Add0~13 ) # (!\nlp_0|counter [7]))

	.dataa(gnd),
	.datab(\nlp_0|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nlp_0|Add0~13 ),
	.combout(\nlp_0|Add0~14_combout ),
	.cout(\nlp_0|Add0~15 ));
// synopsys translate_off
defparam \nlp_0|Add0~14 .lut_mask = 16'h3C3F;
defparam \nlp_0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \nlp_0|counter[7] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[7] .is_wysiwyg = "true";
defparam \nlp_0|counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \nlp_0|counter[8] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|counter[8] .is_wysiwyg = "true";
defparam \nlp_0|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_lcell_comb \nlp_0|Equal1~8 (
// Equation(s):
// \nlp_0|Equal1~8_combout  = (!\nlp_0|counter [4] & (!\nlp_0|counter [5] & (\nlp_0|counter [8] & !\nlp_0|counter [3])))

	.dataa(\nlp_0|counter [4]),
	.datab(\nlp_0|counter [5]),
	.datac(\nlp_0|counter [8]),
	.datad(\nlp_0|counter [3]),
	.cin(gnd),
	.combout(\nlp_0|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|Equal1~8 .lut_mask = 16'h0010;
defparam \nlp_0|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \nlp_0|Equal1~7 (
// Equation(s):
// \nlp_0|Equal1~7_combout  = (!\nlp_0|counter [10] & (\nlp_0|counter [12] & (!\nlp_0|counter [15] & !\nlp_0|counter [9])))

	.dataa(\nlp_0|counter [10]),
	.datab(\nlp_0|counter [12]),
	.datac(\nlp_0|counter [15]),
	.datad(\nlp_0|counter [9]),
	.cin(gnd),
	.combout(\nlp_0|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|Equal1~7 .lut_mask = 16'h0004;
defparam \nlp_0|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \nlp_0|Equal1~9 (
// Equation(s):
// \nlp_0|Equal1~9_combout  = (!\nlp_0|counter [1] & (\nlp_0|Equal1~8_combout  & (!\nlp_0|counter [2] & \nlp_0|Equal1~7_combout )))

	.dataa(\nlp_0|counter [1]),
	.datab(\nlp_0|Equal1~8_combout ),
	.datac(\nlp_0|counter [2]),
	.datad(\nlp_0|Equal1~7_combout ),
	.cin(gnd),
	.combout(\nlp_0|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|Equal1~9 .lut_mask = 16'h0400;
defparam \nlp_0|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \nlp_0|Equal1~6 (
// Equation(s):
// \nlp_0|Equal1~6_combout  = (!\nlp_0|counter [31] & (\nlp_0|Equal1~4_combout  & \nlp_0|Equal1~5_combout ))

	.dataa(\nlp_0|counter [31]),
	.datab(gnd),
	.datac(\nlp_0|Equal1~4_combout ),
	.datad(\nlp_0|Equal1~5_combout ),
	.cin(gnd),
	.combout(\nlp_0|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|Equal1~6 .lut_mask = 16'h5000;
defparam \nlp_0|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \nlp_0|Tx~0 (
// Equation(s):
// \nlp_0|Tx~0_combout  = (\nlp_0|Equal1~9_combout  & ((\nlp_0|Equal1~6_combout  & (!\nlp_0|counter [0])) # (!\nlp_0|Equal1~6_combout  & ((\nlp_0|Tx~q ))))) # (!\nlp_0|Equal1~9_combout  & (((\nlp_0|Tx~q ))))

	.dataa(\nlp_0|counter [0]),
	.datab(\nlp_0|Equal1~9_combout ),
	.datac(\nlp_0|Tx~q ),
	.datad(\nlp_0|Equal1~6_combout ),
	.cin(gnd),
	.combout(\nlp_0|Tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|Tx~0 .lut_mask = 16'h74F0;
defparam \nlp_0|Tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \nlp_0|Tx (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|Tx~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|Tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|Tx .is_wysiwyg = "true";
defparam \nlp_0|Tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \eth_frame_0|addr[0]~7 (
// Equation(s):
// \eth_frame_0|addr[0]~7_combout  = \eth_frame_0|addr [0] $ (VCC)
// \eth_frame_0|addr[0]~8  = CARRY(\eth_frame_0|addr [0])

	.dataa(gnd),
	.datab(\eth_frame_0|addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\eth_frame_0|addr[0]~7_combout ),
	.cout(\eth_frame_0|addr[0]~8 ));
// synopsys translate_off
defparam \eth_frame_0|addr[0]~7 .lut_mask = 16'h33CC;
defparam \eth_frame_0|addr[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \nlp_0|go~0 (
// Equation(s):
// \nlp_0|go~0_combout  = (\nlp_0|Equal3~3_combout  & ((\nlp_0|counter [2] & (\nlp_0|go~q  & !\nlp_0|counter [0])) # (!\nlp_0|counter [2] & ((\nlp_0|go~q ) # (!\nlp_0|counter [0]))))) # (!\nlp_0|Equal3~3_combout  & (((\nlp_0|go~q ))))

	.dataa(\nlp_0|Equal3~3_combout ),
	.datab(\nlp_0|counter [2]),
	.datac(\nlp_0|go~q ),
	.datad(\nlp_0|counter [0]),
	.cin(gnd),
	.combout(\nlp_0|go~0_combout ),
	.cout());
// synopsys translate_off
defparam \nlp_0|go~0 .lut_mask = 16'h70F2;
defparam \nlp_0|go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \nlp_0|go (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nlp_0|go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nlp_0|go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nlp_0|go .is_wysiwyg = "true";
defparam \nlp_0|go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \eth_frame_0|Selector1~0 (
// Equation(s):
// \eth_frame_0|Selector1~0_combout  = (!\eth_frame_0|Selector3~0_combout  & ((\nlp_0|go~q ) # (\eth_frame_0|state.WAIS_S~q )))

	.dataa(gnd),
	.datab(\nlp_0|go~q ),
	.datac(\eth_frame_0|state.WAIS_S~q ),
	.datad(\eth_frame_0|Selector3~0_combout ),
	.cin(gnd),
	.combout(\eth_frame_0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|Selector1~0 .lut_mask = 16'h00FC;
defparam \eth_frame_0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N15
dffeas \eth_frame_0|state.WAIS_S (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|state.WAIS_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|state.WAIS_S .is_wysiwyg = "true";
defparam \eth_frame_0|state.WAIS_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \eth_frame_0|Selector3~2 (
// Equation(s):
// \eth_frame_0|Selector3~2_combout  = (\eth_frame_0|Equal1~1_combout  & (!\eth_frame_0|state.BROADCAST_S~q  & ((\eth_frame_0|state.WAIS_S~q ) # (!\nlp_0|go~q )))) # (!\eth_frame_0|Equal1~1_combout  & ((\eth_frame_0|state.WAIS_S~q ) # ((!\nlp_0|go~q ))))

	.dataa(\eth_frame_0|Equal1~1_combout ),
	.datab(\eth_frame_0|state.WAIS_S~q ),
	.datac(\nlp_0|go~q ),
	.datad(\eth_frame_0|state.BROADCAST_S~q ),
	.cin(gnd),
	.combout(\eth_frame_0|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|Selector3~2 .lut_mask = 16'h45CF;
defparam \eth_frame_0|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \eth_frame_0|Selector2~2 (
// Equation(s):
// \eth_frame_0|Selector2~2_combout  = (!\eth_frame_0|Selector3~0_combout  & ((\eth_frame_0|Selector3~2_combout  & ((\eth_frame_0|state.BROADCAST_S~q ))) # (!\eth_frame_0|Selector3~2_combout  & ((!\eth_frame_0|state.BROADCAST_S~q ) # 
// (!\eth_frame_0|Equal1~1_combout )))))

	.dataa(\eth_frame_0|Equal1~1_combout ),
	.datab(\eth_frame_0|Selector3~2_combout ),
	.datac(\eth_frame_0|state.BROADCAST_S~q ),
	.datad(\eth_frame_0|Selector3~0_combout ),
	.cin(gnd),
	.combout(\eth_frame_0|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|Selector2~2 .lut_mask = 16'h00D3;
defparam \eth_frame_0|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \eth_frame_0|state.BROADCAST_S (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|state.BROADCAST_S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|state.BROADCAST_S .is_wysiwyg = "true";
defparam \eth_frame_0|state.BROADCAST_S .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \eth_frame_0|Selector3~1 (
// Equation(s):
// \eth_frame_0|Selector3~1_combout  = (\eth_frame_0|Equal1~1_combout  & \eth_frame_0|state.BROADCAST_S~q )

	.dataa(\eth_frame_0|Equal1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\eth_frame_0|state.BROADCAST_S~q ),
	.cin(gnd),
	.combout(\eth_frame_0|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|Selector3~1 .lut_mask = 16'hAA00;
defparam \eth_frame_0|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \eth_frame_0|Selector3~3 (
// Equation(s):
// \eth_frame_0|Selector3~3_combout  = (!\eth_frame_0|Selector3~0_combout  & ((\eth_frame_0|Selector3~2_combout  & ((\eth_frame_0|state.TP_IDLE~q ))) # (!\eth_frame_0|Selector3~2_combout  & (\eth_frame_0|Selector3~1_combout ))))

	.dataa(\eth_frame_0|Selector3~1_combout ),
	.datab(\eth_frame_0|Selector3~2_combout ),
	.datac(\eth_frame_0|state.TP_IDLE~q ),
	.datad(\eth_frame_0|Selector3~0_combout ),
	.cin(gnd),
	.combout(\eth_frame_0|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|Selector3~3 .lut_mask = 16'h00E2;
defparam \eth_frame_0|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \eth_frame_0|state.TP_IDLE (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|Selector3~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|state.TP_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|state.TP_IDLE .is_wysiwyg = "true";
defparam \eth_frame_0|state.TP_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \eth_frame_0|Selector21~0 (
// Equation(s):
// \eth_frame_0|Selector21~0_combout  = (!\eth_frame_0|count [0] & (!\eth_frame_0|Selector3~0_combout  & ((\eth_frame_0|state.TP_IDLE~q ) # (!\eth_frame_0|Equal1~1_combout ))))

	.dataa(\eth_frame_0|Equal1~1_combout ),
	.datab(\eth_frame_0|state.TP_IDLE~q ),
	.datac(\eth_frame_0|count [0]),
	.datad(\eth_frame_0|Selector3~0_combout ),
	.cin(gnd),
	.combout(\eth_frame_0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|Selector21~0 .lut_mask = 16'h000D;
defparam \eth_frame_0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \eth_frame_0|count[2]~1 (
// Equation(s):
// \eth_frame_0|count[2]~1_combout  = (\rst_n~input_o  & \eth_frame_0|state.WAIS_S~q )

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\eth_frame_0|state.WAIS_S~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\eth_frame_0|count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|count[2]~1 .lut_mask = 16'hA0A0;
defparam \eth_frame_0|count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \eth_frame_0|count[0] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\eth_frame_0|count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|count[0] .is_wysiwyg = "true";
defparam \eth_frame_0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \eth_frame_0|Selector19~0 (
// Equation(s):
// \eth_frame_0|Selector19~0_combout  = (!\eth_frame_0|count[2]~0_combout  & (\eth_frame_0|count [2] $ (((\eth_frame_0|count [0] & \eth_frame_0|count [1])))))

	.dataa(\eth_frame_0|count[2]~0_combout ),
	.datab(\eth_frame_0|count [0]),
	.datac(\eth_frame_0|count [2]),
	.datad(\eth_frame_0|count [1]),
	.cin(gnd),
	.combout(\eth_frame_0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|Selector19~0 .lut_mask = 16'h1450;
defparam \eth_frame_0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \eth_frame_0|count[2] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\eth_frame_0|count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|count[2] .is_wysiwyg = "true";
defparam \eth_frame_0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \eth_frame_0|Selector3~0 (
// Equation(s):
// \eth_frame_0|Selector3~0_combout  = (!\eth_frame_0|count [0] & (\eth_frame_0|count [1] & (\eth_frame_0|state.TP_IDLE~q  & !\eth_frame_0|count [2])))

	.dataa(\eth_frame_0|count [0]),
	.datab(\eth_frame_0|count [1]),
	.datac(\eth_frame_0|state.TP_IDLE~q ),
	.datad(\eth_frame_0|count [2]),
	.cin(gnd),
	.combout(\eth_frame_0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|Selector3~0 .lut_mask = 16'h0040;
defparam \eth_frame_0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \eth_frame_0|count[2]~0 (
// Equation(s):
// \eth_frame_0|count[2]~0_combout  = (\eth_frame_0|Selector3~0_combout ) # ((\eth_frame_0|Equal1~1_combout  & !\eth_frame_0|state.TP_IDLE~q ))

	.dataa(gnd),
	.datab(\eth_frame_0|Equal1~1_combout ),
	.datac(\eth_frame_0|Selector3~0_combout ),
	.datad(\eth_frame_0|state.TP_IDLE~q ),
	.cin(gnd),
	.combout(\eth_frame_0|count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|count[2]~0 .lut_mask = 16'hF0FC;
defparam \eth_frame_0|count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \eth_frame_0|Selector20~0 (
// Equation(s):
// \eth_frame_0|Selector20~0_combout  = (!\eth_frame_0|count[2]~0_combout  & (\eth_frame_0|count [1] $ (\eth_frame_0|count [0])))

	.dataa(\eth_frame_0|count[2]~0_combout ),
	.datab(gnd),
	.datac(\eth_frame_0|count [1]),
	.datad(\eth_frame_0|count [0]),
	.cin(gnd),
	.combout(\eth_frame_0|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|Selector20~0 .lut_mask = 16'h0550;
defparam \eth_frame_0|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \eth_frame_0|count[1] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\eth_frame_0|count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|count[1] .is_wysiwyg = "true";
defparam \eth_frame_0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \eth_frame_0|eth_data_reg[0]~1 (
// Equation(s):
// \eth_frame_0|eth_data_reg[0]~1_combout  = (\eth_frame_0|count [1] & (\eth_frame_0|count [0] & \eth_frame_0|count [2]))

	.dataa(gnd),
	.datab(\eth_frame_0|count [1]),
	.datac(\eth_frame_0|count [0]),
	.datad(\eth_frame_0|count [2]),
	.cin(gnd),
	.combout(\eth_frame_0|eth_data_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|eth_data_reg[0]~1 .lut_mask = 16'hC000;
defparam \eth_frame_0|eth_data_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \eth_frame_0|addr[6]~13 (
// Equation(s):
// \eth_frame_0|addr[6]~13_combout  = (\eth_frame_0|state.BROADCAST_S~q  & ((\eth_frame_0|Equal1~1_combout ) # (\eth_frame_0|eth_data_reg[0]~1_combout )))

	.dataa(\eth_frame_0|Equal1~1_combout ),
	.datab(\eth_frame_0|eth_data_reg[0]~1_combout ),
	.datac(gnd),
	.datad(\eth_frame_0|state.BROADCAST_S~q ),
	.cin(gnd),
	.combout(\eth_frame_0|addr[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|addr[6]~13 .lut_mask = 16'hEE00;
defparam \eth_frame_0|addr[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N15
dffeas \eth_frame_0|addr[0] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|addr[0]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\eth_frame_0|addr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|addr[0] .is_wysiwyg = "true";
defparam \eth_frame_0|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \eth_frame_0|addr[1]~9 (
// Equation(s):
// \eth_frame_0|addr[1]~9_combout  = (\eth_frame_0|addr [1] & (!\eth_frame_0|addr[0]~8 )) # (!\eth_frame_0|addr [1] & ((\eth_frame_0|addr[0]~8 ) # (GND)))
// \eth_frame_0|addr[1]~10  = CARRY((!\eth_frame_0|addr[0]~8 ) # (!\eth_frame_0|addr [1]))

	.dataa(\eth_frame_0|addr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\eth_frame_0|addr[0]~8 ),
	.combout(\eth_frame_0|addr[1]~9_combout ),
	.cout(\eth_frame_0|addr[1]~10 ));
// synopsys translate_off
defparam \eth_frame_0|addr[1]~9 .lut_mask = 16'h5A5F;
defparam \eth_frame_0|addr[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \eth_frame_0|addr[1] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|addr[1]~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\eth_frame_0|addr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|addr[1] .is_wysiwyg = "true";
defparam \eth_frame_0|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \eth_frame_0|addr[2]~11 (
// Equation(s):
// \eth_frame_0|addr[2]~11_combout  = (\eth_frame_0|addr [2] & (\eth_frame_0|addr[1]~10  $ (GND))) # (!\eth_frame_0|addr [2] & (!\eth_frame_0|addr[1]~10  & VCC))
// \eth_frame_0|addr[2]~12  = CARRY((\eth_frame_0|addr [2] & !\eth_frame_0|addr[1]~10 ))

	.dataa(gnd),
	.datab(\eth_frame_0|addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eth_frame_0|addr[1]~10 ),
	.combout(\eth_frame_0|addr[2]~11_combout ),
	.cout(\eth_frame_0|addr[2]~12 ));
// synopsys translate_off
defparam \eth_frame_0|addr[2]~11 .lut_mask = 16'hC30C;
defparam \eth_frame_0|addr[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N19
dffeas \eth_frame_0|addr[2] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|addr[2]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\eth_frame_0|addr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|addr[2] .is_wysiwyg = "true";
defparam \eth_frame_0|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \eth_frame_0|addr[3]~14 (
// Equation(s):
// \eth_frame_0|addr[3]~14_combout  = (\eth_frame_0|addr [3] & (!\eth_frame_0|addr[2]~12 )) # (!\eth_frame_0|addr [3] & ((\eth_frame_0|addr[2]~12 ) # (GND)))
// \eth_frame_0|addr[3]~15  = CARRY((!\eth_frame_0|addr[2]~12 ) # (!\eth_frame_0|addr [3]))

	.dataa(gnd),
	.datab(\eth_frame_0|addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eth_frame_0|addr[2]~12 ),
	.combout(\eth_frame_0|addr[3]~14_combout ),
	.cout(\eth_frame_0|addr[3]~15 ));
// synopsys translate_off
defparam \eth_frame_0|addr[3]~14 .lut_mask = 16'h3C3F;
defparam \eth_frame_0|addr[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \eth_frame_0|addr[3] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|addr[3]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\eth_frame_0|addr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|addr[3] .is_wysiwyg = "true";
defparam \eth_frame_0|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \eth_frame_0|addr[4]~16 (
// Equation(s):
// \eth_frame_0|addr[4]~16_combout  = (\eth_frame_0|addr [4] & (\eth_frame_0|addr[3]~15  $ (GND))) # (!\eth_frame_0|addr [4] & (!\eth_frame_0|addr[3]~15  & VCC))
// \eth_frame_0|addr[4]~17  = CARRY((\eth_frame_0|addr [4] & !\eth_frame_0|addr[3]~15 ))

	.dataa(\eth_frame_0|addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\eth_frame_0|addr[3]~15 ),
	.combout(\eth_frame_0|addr[4]~16_combout ),
	.cout(\eth_frame_0|addr[4]~17 ));
// synopsys translate_off
defparam \eth_frame_0|addr[4]~16 .lut_mask = 16'hA50A;
defparam \eth_frame_0|addr[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N23
dffeas \eth_frame_0|addr[4] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|addr[4]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\eth_frame_0|addr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|addr[4] .is_wysiwyg = "true";
defparam \eth_frame_0|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \eth_frame_0|addr[5]~18 (
// Equation(s):
// \eth_frame_0|addr[5]~18_combout  = (\eth_frame_0|addr [5] & (!\eth_frame_0|addr[4]~17 )) # (!\eth_frame_0|addr [5] & ((\eth_frame_0|addr[4]~17 ) # (GND)))
// \eth_frame_0|addr[5]~19  = CARRY((!\eth_frame_0|addr[4]~17 ) # (!\eth_frame_0|addr [5]))

	.dataa(gnd),
	.datab(\eth_frame_0|addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\eth_frame_0|addr[4]~17 ),
	.combout(\eth_frame_0|addr[5]~18_combout ),
	.cout(\eth_frame_0|addr[5]~19 ));
// synopsys translate_off
defparam \eth_frame_0|addr[5]~18 .lut_mask = 16'h3C3F;
defparam \eth_frame_0|addr[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \eth_frame_0|addr[5] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|addr[5]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\eth_frame_0|addr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|addr[5] .is_wysiwyg = "true";
defparam \eth_frame_0|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \eth_frame_0|addr[6]~20 (
// Equation(s):
// \eth_frame_0|addr[6]~20_combout  = \eth_frame_0|addr [6] $ (!\eth_frame_0|addr[5]~19 )

	.dataa(\eth_frame_0|addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\eth_frame_0|addr[5]~19 ),
	.combout(\eth_frame_0|addr[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|addr[6]~20 .lut_mask = 16'hA5A5;
defparam \eth_frame_0|addr[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N27
dffeas \eth_frame_0|addr[6] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|addr[6]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\eth_frame_0|addr[6]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|addr[6] .is_wysiwyg = "true";
defparam \eth_frame_0|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \eth_frame_0|Equal1~0 (
// Equation(s):
// \eth_frame_0|Equal1~0_combout  = (\eth_frame_0|addr [6] & (\eth_frame_0|addr [5] & (\eth_frame_0|addr [0] & \eth_frame_0|addr [1])))

	.dataa(\eth_frame_0|addr [6]),
	.datab(\eth_frame_0|addr [5]),
	.datac(\eth_frame_0|addr [0]),
	.datad(\eth_frame_0|addr [1]),
	.cin(gnd),
	.combout(\eth_frame_0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|Equal1~0 .lut_mask = 16'h8000;
defparam \eth_frame_0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \eth_frame_0|Equal1~1 (
// Equation(s):
// \eth_frame_0|Equal1~1_combout  = (\eth_frame_0|addr [3] & (\eth_frame_0|Equal1~0_combout  & (\eth_frame_0|addr [4] & \eth_frame_0|addr [2])))

	.dataa(\eth_frame_0|addr [3]),
	.datab(\eth_frame_0|Equal1~0_combout ),
	.datac(\eth_frame_0|addr [4]),
	.datad(\eth_frame_0|addr [2]),
	.cin(gnd),
	.combout(\eth_frame_0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|Equal1~1 .lut_mask = 16'h8000;
defparam \eth_frame_0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \eth_frame_0|Tx~0 (
// Equation(s):
// \eth_frame_0|Tx~0_combout  = (\eth_frame_0|state.TP_IDLE~q  & (\eth_frame_0|Tx~q )) # (!\eth_frame_0|state.TP_IDLE~q  & (((\nlp_0|go~q  & !\eth_frame_0|state.BROADCAST_S~q ))))

	.dataa(\eth_frame_0|state.TP_IDLE~q ),
	.datab(\eth_frame_0|Tx~q ),
	.datac(\nlp_0|go~q ),
	.datad(\eth_frame_0|state.BROADCAST_S~q ),
	.cin(gnd),
	.combout(\eth_frame_0|Tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|Tx~0 .lut_mask = 16'h88D8;
defparam \eth_frame_0|Tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \eth_frame_0|Tx~1 (
// Equation(s):
// \eth_frame_0|Tx~1_combout  = (\eth_frame_0|Tx~0_combout ) # ((!\eth_frame_0|Equal1~1_combout  & (\eth_frame_0|Tx~q  & \eth_frame_0|state.BROADCAST_S~q )))

	.dataa(\eth_frame_0|Equal1~1_combout ),
	.datab(\eth_frame_0|Tx~0_combout ),
	.datac(\eth_frame_0|Tx~q ),
	.datad(\eth_frame_0|state.BROADCAST_S~q ),
	.cin(gnd),
	.combout(\eth_frame_0|Tx~1_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|Tx~1 .lut_mask = 16'hDCCC;
defparam \eth_frame_0|Tx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \eth_frame_0|Tx (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|Tx~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|Tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|Tx .is_wysiwyg = "true";
defparam \eth_frame_0|Tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \eth_frame_0|eth_data~70 (
// Equation(s):
// \eth_frame_0|eth_data~70_combout  = (\eth_frame_0|addr [3] & (!\eth_frame_0|addr [4])) # (!\eth_frame_0|addr [3] & ((\eth_frame_0|addr [4] & (!\eth_frame_0|addr [2])) # (!\eth_frame_0|addr [4] & (\eth_frame_0|addr [2] & \eth_frame_0|addr [0]))))

	.dataa(\eth_frame_0|addr [3]),
	.datab(\eth_frame_0|addr [4]),
	.datac(\eth_frame_0|addr [2]),
	.datad(\eth_frame_0|addr [0]),
	.cin(gnd),
	.combout(\eth_frame_0|eth_data~70_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|eth_data~70 .lut_mask = 16'h3626;
defparam \eth_frame_0|eth_data~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \eth_frame_0|eth_data~71 (
// Equation(s):
// \eth_frame_0|eth_data~71_combout  = (\eth_frame_0|eth_data~70_combout  & ((\eth_frame_0|addr [1]) # (\eth_frame_0|addr [3])))

	.dataa(\eth_frame_0|eth_data~70_combout ),
	.datab(\eth_frame_0|addr [1]),
	.datac(\eth_frame_0|addr [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\eth_frame_0|eth_data~71_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|eth_data~71 .lut_mask = 16'hA8A8;
defparam \eth_frame_0|eth_data~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \eth_frame_0|eth_data~65 (
// Equation(s):
// \eth_frame_0|eth_data~65_combout  = (\eth_frame_0|state.BROADCAST_S~q  & (!\eth_frame_0|addr [5] & (!\eth_frame_0|addr [6] & \eth_frame_0|eth_data~71_combout )))

	.dataa(\eth_frame_0|state.BROADCAST_S~q ),
	.datab(\eth_frame_0|addr [5]),
	.datac(\eth_frame_0|addr [6]),
	.datad(\eth_frame_0|eth_data~71_combout ),
	.cin(gnd),
	.combout(\eth_frame_0|eth_data~65_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|eth_data~65 .lut_mask = 16'h0200;
defparam \eth_frame_0|eth_data~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \eth_frame_0|eth_data_reg[0]~0 (
// Equation(s):
// \eth_frame_0|eth_data_reg[0]~0_combout  = (\rst_n~input_o  & !\eth_frame_0|state.TP_IDLE~q )

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\eth_frame_0|state.TP_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\eth_frame_0|eth_data_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|eth_data_reg[0]~0 .lut_mask = 16'h0A0A;
defparam \eth_frame_0|eth_data_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \eth_frame_0|eth_data_reg[0]~2 (
// Equation(s):
// \eth_frame_0|eth_data_reg[0]~2_combout  = (\eth_frame_0|eth_data_reg[0]~0_combout  & ((\eth_frame_0|state.BROADCAST_S~q  & (\eth_frame_0|eth_data_reg[0]~1_combout )) # (!\eth_frame_0|state.BROADCAST_S~q  & ((\nlp_0|go~q )))))

	.dataa(\eth_frame_0|eth_data_reg[0]~0_combout ),
	.datab(\eth_frame_0|eth_data_reg[0]~1_combout ),
	.datac(\nlp_0|go~q ),
	.datad(\eth_frame_0|state.BROADCAST_S~q ),
	.cin(gnd),
	.combout(\eth_frame_0|eth_data_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|eth_data_reg[0]~2 .lut_mask = 16'h88A0;
defparam \eth_frame_0|eth_data_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \eth_frame_0|eth_data_reg[7] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|eth_data~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\eth_frame_0|eth_data_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|eth_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|eth_data_reg[7] .is_wysiwyg = "true";
defparam \eth_frame_0|eth_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \eth_frame_0|eth_data~72 (
// Equation(s):
// \eth_frame_0|eth_data~72_combout  = (\eth_frame_0|addr [4] & (!\eth_frame_0|addr [3] & ((!\eth_frame_0|addr [2]) # (!\eth_frame_0|addr [0])))) # (!\eth_frame_0|addr [4] & (\eth_frame_0|addr [3]))

	.dataa(\eth_frame_0|addr [4]),
	.datab(\eth_frame_0|addr [3]),
	.datac(\eth_frame_0|addr [0]),
	.datad(\eth_frame_0|addr [2]),
	.cin(gnd),
	.combout(\eth_frame_0|eth_data~72_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|eth_data~72 .lut_mask = 16'h4666;
defparam \eth_frame_0|eth_data~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \eth_frame_0|eth_data~73 (
// Equation(s):
// \eth_frame_0|eth_data~73_combout  = (\eth_frame_0|eth_data~72_combout  & ((\eth_frame_0|addr [1] & ((!\eth_frame_0|addr [2]))) # (!\eth_frame_0|addr [1] & ((\eth_frame_0|addr [2]) # (!\eth_frame_0|addr [4])))))

	.dataa(\eth_frame_0|addr [1]),
	.datab(\eth_frame_0|eth_data~72_combout ),
	.datac(\eth_frame_0|addr [4]),
	.datad(\eth_frame_0|addr [2]),
	.cin(gnd),
	.combout(\eth_frame_0|eth_data~73_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|eth_data~73 .lut_mask = 16'h448C;
defparam \eth_frame_0|eth_data~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \eth_frame_0|eth_data~64 (
// Equation(s):
// \eth_frame_0|eth_data~64_combout  = (!\eth_frame_0|addr [6] & (!\eth_frame_0|addr [5] & (\eth_frame_0|state.BROADCAST_S~q  & \eth_frame_0|eth_data~73_combout )))

	.dataa(\eth_frame_0|addr [6]),
	.datab(\eth_frame_0|addr [5]),
	.datac(\eth_frame_0|state.BROADCAST_S~q ),
	.datad(\eth_frame_0|eth_data~73_combout ),
	.cin(gnd),
	.combout(\eth_frame_0|eth_data~64_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|eth_data~64 .lut_mask = 16'h1000;
defparam \eth_frame_0|eth_data~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \eth_frame_0|eth_data_reg[3] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|eth_data~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\eth_frame_0|eth_data_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|eth_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|eth_data_reg[3] .is_wysiwyg = "true";
defparam \eth_frame_0|eth_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \eth_frame_0|Mux0~1 (
// Equation(s):
// \eth_frame_0|Mux0~1_combout  = (\eth_frame_0|count [2] & ((\eth_frame_0|eth_data_reg [3]))) # (!\eth_frame_0|count [2] & (\eth_frame_0|eth_data_reg [7]))

	.dataa(gnd),
	.datab(\eth_frame_0|count [2]),
	.datac(\eth_frame_0|eth_data_reg [7]),
	.datad(\eth_frame_0|eth_data_reg [3]),
	.cin(gnd),
	.combout(\eth_frame_0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|Mux0~1 .lut_mask = 16'hFC30;
defparam \eth_frame_0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \eth_frame_0|eth_data~41 (
// Equation(s):
// \eth_frame_0|eth_data~41_combout  = (\eth_frame_0|addr [3] & ((\eth_frame_0|addr [4]) # ((\eth_frame_0|addr [1] & \eth_frame_0|addr [2])))) # (!\eth_frame_0|addr [3] & (((\eth_frame_0|addr [4] & \eth_frame_0|addr [2]))))

	.dataa(\eth_frame_0|addr [1]),
	.datab(\eth_frame_0|addr [3]),
	.datac(\eth_frame_0|addr [4]),
	.datad(\eth_frame_0|addr [2]),
	.cin(gnd),
	.combout(\eth_frame_0|eth_data~41_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|eth_data~41 .lut_mask = 16'hF8C0;
defparam \eth_frame_0|eth_data~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \eth_frame_0|eth_data~67 (
// Equation(s):
// \eth_frame_0|eth_data~67_combout  = ((!\eth_frame_0|addr [6] & (!\eth_frame_0|addr [5] & !\eth_frame_0|eth_data~41_combout ))) # (!\eth_frame_0|state.BROADCAST_S~q )

	.dataa(\eth_frame_0|addr [6]),
	.datab(\eth_frame_0|addr [5]),
	.datac(\eth_frame_0|state.BROADCAST_S~q ),
	.datad(\eth_frame_0|eth_data~41_combout ),
	.cin(gnd),
	.combout(\eth_frame_0|eth_data~67_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|eth_data~67 .lut_mask = 16'h0F1F;
defparam \eth_frame_0|eth_data~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N7
dffeas \eth_frame_0|eth_data_reg[2] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|eth_data~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\eth_frame_0|eth_data_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|eth_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|eth_data_reg[2] .is_wysiwyg = "true";
defparam \eth_frame_0|eth_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \eth_frame_0|Mux0~2 (
// Equation(s):
// \eth_frame_0|Mux0~2_combout  = (\eth_frame_0|count [0] & (((\eth_frame_0|count [1]) # (\eth_frame_0|eth_data_reg [2])))) # (!\eth_frame_0|count [0] & (\eth_frame_0|Mux0~1_combout  & (!\eth_frame_0|count [1])))

	.dataa(\eth_frame_0|count [0]),
	.datab(\eth_frame_0|Mux0~1_combout ),
	.datac(\eth_frame_0|count [1]),
	.datad(\eth_frame_0|eth_data_reg [2]),
	.cin(gnd),
	.combout(\eth_frame_0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|Mux0~2 .lut_mask = 16'hAEA4;
defparam \eth_frame_0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \eth_frame_0|eth_data~50 (
// Equation(s):
// \eth_frame_0|eth_data~50_combout  = (\eth_frame_0|addr [1] & ((\eth_frame_0|addr [4]) # ((\eth_frame_0|addr [3] & \eth_frame_0|addr [2])))) # (!\eth_frame_0|addr [1] & (\eth_frame_0|addr [4] & ((\eth_frame_0|addr [3]) # (\eth_frame_0|addr [2]))))

	.dataa(\eth_frame_0|addr [1]),
	.datab(\eth_frame_0|addr [3]),
	.datac(\eth_frame_0|addr [4]),
	.datad(\eth_frame_0|addr [2]),
	.cin(gnd),
	.combout(\eth_frame_0|eth_data~50_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|eth_data~50 .lut_mask = 16'hF8E0;
defparam \eth_frame_0|eth_data~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \eth_frame_0|eth_data~68 (
// Equation(s):
// \eth_frame_0|eth_data~68_combout  = ((!\eth_frame_0|addr [6] & (!\eth_frame_0|addr [5] & !\eth_frame_0|eth_data~50_combout ))) # (!\eth_frame_0|state.BROADCAST_S~q )

	.dataa(\eth_frame_0|addr [6]),
	.datab(\eth_frame_0|addr [5]),
	.datac(\eth_frame_0|state.BROADCAST_S~q ),
	.datad(\eth_frame_0|eth_data~50_combout ),
	.cin(gnd),
	.combout(\eth_frame_0|eth_data~68_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|eth_data~68 .lut_mask = 16'h0F1F;
defparam \eth_frame_0|eth_data~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \eth_frame_0|eth_data_reg[0] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|eth_data~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\eth_frame_0|eth_data_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|eth_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|eth_data_reg[0] .is_wysiwyg = "true";
defparam \eth_frame_0|eth_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \eth_frame_0|eth_data~59 (
// Equation(s):
// \eth_frame_0|eth_data~59_combout  = (\eth_frame_0|addr [3] & (!\eth_frame_0|addr [4])) # (!\eth_frame_0|addr [3] & (\eth_frame_0|addr [4] & !\eth_frame_0|addr [2]))

	.dataa(gnd),
	.datab(\eth_frame_0|addr [3]),
	.datac(\eth_frame_0|addr [4]),
	.datad(\eth_frame_0|addr [2]),
	.cin(gnd),
	.combout(\eth_frame_0|eth_data~59_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|eth_data~59 .lut_mask = 16'h0C3C;
defparam \eth_frame_0|eth_data~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \eth_frame_0|eth_data~69 (
// Equation(s):
// \eth_frame_0|eth_data~69_combout  = (!\eth_frame_0|addr [6] & (!\eth_frame_0|addr [5] & (\eth_frame_0|state.BROADCAST_S~q  & \eth_frame_0|eth_data~59_combout )))

	.dataa(\eth_frame_0|addr [6]),
	.datab(\eth_frame_0|addr [5]),
	.datac(\eth_frame_0|state.BROADCAST_S~q ),
	.datad(\eth_frame_0|eth_data~59_combout ),
	.cin(gnd),
	.combout(\eth_frame_0|eth_data~69_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|eth_data~69 .lut_mask = 16'h1000;
defparam \eth_frame_0|eth_data~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \eth_frame_0|eth_data_reg[5] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|eth_data~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\eth_frame_0|eth_data_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|eth_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|eth_data_reg[5] .is_wysiwyg = "true";
defparam \eth_frame_0|eth_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \eth_frame_0|eth_data~32 (
// Equation(s):
// \eth_frame_0|eth_data~32_combout  = (\eth_frame_0|addr [3] & (!\eth_frame_0|addr [4] & ((!\eth_frame_0|addr [2]) # (!\eth_frame_0|addr [1])))) # (!\eth_frame_0|addr [3] & (((\eth_frame_0|addr [4] & !\eth_frame_0|addr [2]))))

	.dataa(\eth_frame_0|addr [1]),
	.datab(\eth_frame_0|addr [3]),
	.datac(\eth_frame_0|addr [4]),
	.datad(\eth_frame_0|addr [2]),
	.cin(gnd),
	.combout(\eth_frame_0|eth_data~32_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|eth_data~32 .lut_mask = 16'h043C;
defparam \eth_frame_0|eth_data~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \eth_frame_0|eth_data~66 (
// Equation(s):
// \eth_frame_0|eth_data~66_combout  = (\eth_frame_0|state.BROADCAST_S~q  & (\eth_frame_0|eth_data~32_combout  & (!\eth_frame_0|addr [5] & !\eth_frame_0|addr [6])))

	.dataa(\eth_frame_0|state.BROADCAST_S~q ),
	.datab(\eth_frame_0|eth_data~32_combout ),
	.datac(\eth_frame_0|addr [5]),
	.datad(\eth_frame_0|addr [6]),
	.cin(gnd),
	.combout(\eth_frame_0|eth_data~66_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|eth_data~66 .lut_mask = 16'h0008;
defparam \eth_frame_0|eth_data~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \eth_frame_0|eth_data_reg[1] (
	.clk(\eth_pll_0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\eth_frame_0|eth_data~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\eth_frame_0|eth_data_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\eth_frame_0|eth_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \eth_frame_0|eth_data_reg[1] .is_wysiwyg = "true";
defparam \eth_frame_0|eth_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \eth_frame_0|Mux0~0 (
// Equation(s):
// \eth_frame_0|Mux0~0_combout  = (\eth_frame_0|count [2] & ((\eth_frame_0|eth_data_reg [1]))) # (!\eth_frame_0|count [2] & (\eth_frame_0|eth_data_reg [5]))

	.dataa(\eth_frame_0|eth_data_reg [5]),
	.datab(\eth_frame_0|count [2]),
	.datac(gnd),
	.datad(\eth_frame_0|eth_data_reg [1]),
	.cin(gnd),
	.combout(\eth_frame_0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|Mux0~0 .lut_mask = 16'hEE22;
defparam \eth_frame_0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \eth_frame_0|Mux0~3 (
// Equation(s):
// \eth_frame_0|Mux0~3_combout  = (\eth_frame_0|Mux0~2_combout  & ((\eth_frame_0|eth_data_reg [0]) # ((!\eth_frame_0|count [1])))) # (!\eth_frame_0|Mux0~2_combout  & (((\eth_frame_0|count [1] & \eth_frame_0|Mux0~0_combout ))))

	.dataa(\eth_frame_0|Mux0~2_combout ),
	.datab(\eth_frame_0|eth_data_reg [0]),
	.datac(\eth_frame_0|count [1]),
	.datad(\eth_frame_0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\eth_frame_0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \eth_frame_0|Mux0~3 .lut_mask = 16'hDA8A;
defparam \eth_frame_0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \Txp~0 (
// Equation(s):
// \Txp~0_combout  = (\nlp_0|Tx~q ) # ((\eth_frame_0|Tx~q  & (\clk~input_o  $ (\eth_frame_0|Mux0~3_combout ))))

	.dataa(\nlp_0|Tx~q ),
	.datab(\clk~input_o ),
	.datac(\eth_frame_0|Tx~q ),
	.datad(\eth_frame_0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\Txp~0_combout ),
	.cout());
// synopsys translate_off
defparam \Txp~0 .lut_mask = 16'hBAEA;
defparam \Txp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \Txn_frame~0 (
// Equation(s):
// \Txn_frame~0_combout  = (\clk~input_o  $ (\eth_frame_0|Mux0~3_combout )) # (!\eth_frame_0|Tx~q )

	.dataa(gnd),
	.datab(\clk~input_o ),
	.datac(\eth_frame_0|Tx~q ),
	.datad(\eth_frame_0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\Txn_frame~0_combout ),
	.cout());
// synopsys translate_off
defparam \Txn_frame~0 .lut_mask = 16'h3FCF;
defparam \Txn_frame~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N15
cycloneive_io_ibuf \TxData~input (
	.i(TxData),
	.ibar(gnd),
	.o(\TxData~input_o ));
// synopsys translate_off
defparam \TxData~input .bus_hold = "false";
defparam \TxData~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
