/* These get replaced during compression */
core1_compressed_ROM_START = 0x1E29B60;
core1_compressed_ROM_END = 0x1E42550;
core2_compressed_ROM_START = 0x1E42550;
core2_compressed_ROM_END = 0x1E899B0;
overlay_table_compressed_ROM_START = 0x1E899B0;

/* Hardware Regs */
D_A4040000 = 0xA4040000;
D_A4040004 = 0xA4040004;
D_A4040008 = 0xA4040008;
D_A404000C = 0xA404000C;
D_A4040010 = 0xA4040010;
D_A4080000 = 0xA4080000;
D_A4100000 = 0xA4100000;
D_A410000C = 0xA410000C;
D_A4300000 = 0xA4300000;
D_A4300008 = 0xA4300008;
D_A430000C = 0xA430000C;
D_A4400000 = 0xA4400000;
D_A4400004 = 0xA4400004;
D_A4400008 = 0xA4400008;
D_A440000C = 0xA440000C;
D_A4400010 = 0xA4400010;
D_A4400014 = 0xA4400014;
D_A4400018 = 0xA4400018;
D_A440001C = 0xA440001C;
D_A4400020 = 0xA4400020;
D_A4400024 = 0xA4400024;
D_A4400028 = 0xA4400028;
D_A440002C = 0xA440002C;
D_A4400030 = 0xA4400030;
D_A4400034 = 0xA4400034;
D_A4500000 = 0xA4500000;
D_A4500004 = 0xA4500004;
D_A4500008 = 0xA4500008;
D_A450000C = 0xA450000C;
D_A4500010 = 0xA4500010;
D_A4500014 = 0xA4500014;
D_A4600000 = 0xA4600000;
D_A4600004 = 0xA4600004;
D_A4600008 = 0xA4600008;
D_A460000C = 0xA460000C;
D_A4600010 = 0xA4600010;
D_A4600014 = 0xA4600014;
D_A4600018 = 0xA4600018;
D_A460001C = 0xA460001C;
D_A4600020 = 0xA4600020;
D_A4600024 = 0xA4600024;
D_A4600028 = 0xA4600028;
D_A460002C = 0xA460002C;
D_A4600030 = 0xA4600030;
D_A4800000 = 0xA4800000;
D_A4800004 = 0xA4800004;
D_A4800010 = 0xA4800010;
D_A4800018 = 0xA4800018;

/* CPU Segments */
D_A0000000 = 0xA0000000;
D_A00FFFFC = 0xA00FFFFC;
D_A02FB1F4 = 0xA02FB1F4;
D_A02FE1C0 = 0xA02FE1C0;
D_B0000000 = 0xB0000000;
D_B0000040 = 0xB0000040;

/* IPL3 RSP RDRAM writes */
D_A02FB1F4 = 0xA02FB1F4;
D_A02FE1C0 = 0xA02FE1C0;
