{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 07 13:56:49 2009 " "Info: Processing started: Sat Feb 07 13:56:49 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FIFO_CONTROLLER -c FIFO_CONTROLLER --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FIFO_CONTROLLER -c FIFO_CONTROLLER --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter\[3\] counter\[9\] 250.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 250.0 MHz between source register \"counter\[3\]\" and destination register \"counter\[9\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.859 ns + Longest register register " "Info: + Longest register to register delay is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[3\] 1 REG FF_X3_Y9_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X3_Y9_N11; Fanout = 3; REG Node = 'counter\[3\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[3] } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.328 ns) 0.673 ns LessThan1~193 2 COMB LCCOMB_X3_Y9_N26 2 " "Info: 2: + IC(0.345 ns) + CELL(0.328 ns) = 0.673 ns; Loc. = LCCOMB_X3_Y9_N26; Fanout = 2; COMB Node = 'LessThan1~193'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { counter[3] LessThan1~193 } "NODE_NAME" } } { "c:/altera/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.243 ns) 1.142 ns LessThan1~194 3 COMB LCCOMB_X3_Y9_N24 4 " "Info: 3: + IC(0.226 ns) + CELL(0.243 ns) = 1.142 ns; Loc. = LCCOMB_X3_Y9_N24; Fanout = 4; COMB Node = 'LessThan1~194'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { LessThan1~193 LessThan1~194 } "NODE_NAME" } } { "c:/altera/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.446 ns) 1.849 ns Add1~121 4 COMB LCCOMB_X3_Y9_N4 2 " "Info: 4: + IC(0.261 ns) + CELL(0.446 ns) = 1.849 ns; Loc. = LCCOMB_X3_Y9_N4; Fanout = 2; COMB Node = 'Add1~121'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { LessThan1~194 Add1~121 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.907 ns Add1~123 5 COMB LCCOMB_X3_Y9_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 1.907 ns; Loc. = LCCOMB_X3_Y9_N6; Fanout = 2; COMB Node = 'Add1~123'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add1~121 Add1~123 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.965 ns Add1~125 6 COMB LCCOMB_X3_Y9_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 1.965 ns; Loc. = LCCOMB_X3_Y9_N8; Fanout = 2; COMB Node = 'Add1~125'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add1~123 Add1~125 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 2.023 ns Add1~127 7 COMB LCCOMB_X3_Y9_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 2.023 ns; Loc. = LCCOMB_X3_Y9_N10; Fanout = 2; COMB Node = 'Add1~127'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add1~125 Add1~127 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 2.081 ns Add1~129 8 COMB LCCOMB_X3_Y9_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 2.081 ns; Loc. = LCCOMB_X3_Y9_N12; Fanout = 2; COMB Node = 'Add1~129'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add1~127 Add1~129 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 2.139 ns Add1~131 9 COMB LCCOMB_X3_Y9_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 2.139 ns; Loc. = LCCOMB_X3_Y9_N14; Fanout = 2; COMB Node = 'Add1~131'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add1~129 Add1~131 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 2.197 ns Add1~133 10 COMB LCCOMB_X3_Y9_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.058 ns) = 2.197 ns; Loc. = LCCOMB_X3_Y9_N16; Fanout = 2; COMB Node = 'Add1~133'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add1~131 Add1~133 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 2.255 ns Add1~135 11 COMB LCCOMB_X3_Y9_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.058 ns) = 2.255 ns; Loc. = LCCOMB_X3_Y9_N18; Fanout = 2; COMB Node = 'Add1~135'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add1~133 Add1~135 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 2.313 ns Add1~137 12 COMB LCCOMB_X3_Y9_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.058 ns) = 2.313 ns; Loc. = LCCOMB_X3_Y9_N20; Fanout = 1; COMB Node = 'Add1~137'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { Add1~135 Add1~137 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 2.768 ns Add1~138 13 COMB LCCOMB_X3_Y9_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.455 ns) = 2.768 ns; Loc. = LCCOMB_X3_Y9_N22; Fanout = 1; COMB Node = 'Add1~138'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { Add1~137 Add1~138 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 2.859 ns counter\[9\] 14 REG FF_X3_Y9_N23 3 " "Info: 14: + IC(0.000 ns) + CELL(0.091 ns) = 2.859 ns; Loc. = FF_X3_Y9_N23; Fanout = 3; REG Node = 'counter\[9\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { Add1~138 counter[9] } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.027 ns ( 70.90 % ) " "Info: Total cell delay = 2.027 ns ( 70.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.832 ns ( 29.10 % ) " "Info: Total interconnect delay = 0.832 ns ( 29.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { counter[3] LessThan1~193 LessThan1~194 Add1~121 Add1~123 Add1~125 Add1~127 Add1~129 Add1~131 Add1~133 Add1~135 Add1~137 Add1~138 counter[9] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { counter[3] {} LessThan1~193 {} LessThan1~194 {} Add1~121 {} Add1~123 {} Add1~125 {} Add1~127 {} Add1~129 {} Add1~131 {} Add1~133 {} Add1~135 {} Add1~137 {} Add1~138 {} counter[9] {} } { 0.000ns 0.345ns 0.226ns 0.261ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.328ns 0.243ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.583 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns clk~input 2 COMB IOIBUF_X0_Y14_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 3; COMB Node = 'clk~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { clk clk~input } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.534 ns) 2.583 ns counter\[9\] 4 REG FF_X3_Y9_N23 3 " "Info: 4: + IC(0.980 ns) + CELL(0.534 ns) = 2.583 ns; Loc. = FF_X3_Y9_N23; Fanout = 3; REG Node = 'counter\[9\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk~inputclkctrl counter[9] } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.75 % ) " "Info: Total cell delay = 1.440 ns ( 55.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 44.25 % ) " "Info: Total interconnect delay = 1.143 ns ( 44.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { clk clk~input clk~inputclkctrl counter[9] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { clk {} clk~input {} clk~inputclkctrl {} counter[9] {} } { 0.000ns 0.000ns 0.163ns 0.980ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.583 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns clk~input 2 COMB IOIBUF_X0_Y14_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 3; COMB Node = 'clk~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { clk clk~input } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.534 ns) 2.583 ns counter\[3\] 4 REG FF_X3_Y9_N11 3 " "Info: 4: + IC(0.980 ns) + CELL(0.534 ns) = 2.583 ns; Loc. = FF_X3_Y9_N11; Fanout = 3; REG Node = 'counter\[3\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk~inputclkctrl counter[3] } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.75 % ) " "Info: Total cell delay = 1.440 ns ( 55.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 44.25 % ) " "Info: Total interconnect delay = 1.143 ns ( 44.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { clk clk~input clk~inputclkctrl counter[3] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { clk {} clk~input {} clk~inputclkctrl {} counter[3] {} } { 0.000ns 0.000ns 0.163ns 0.980ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { clk clk~input clk~inputclkctrl counter[9] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { clk {} clk~input {} clk~inputclkctrl {} counter[9] {} } { 0.000ns 0.000ns 0.163ns 0.980ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { clk clk~input clk~inputclkctrl counter[3] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { clk {} clk~input {} clk~inputclkctrl {} counter[3] {} } { 0.000ns 0.000ns 0.163ns 0.980ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { counter[3] LessThan1~193 LessThan1~194 Add1~121 Add1~123 Add1~125 Add1~127 Add1~129 Add1~131 Add1~133 Add1~135 Add1~137 Add1~138 counter[9] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { counter[3] {} LessThan1~193 {} LessThan1~194 {} Add1~121 {} Add1~123 {} Add1~125 {} Add1~127 {} Add1~129 {} Add1~131 {} Add1~133 {} Add1~135 {} Add1~137 {} Add1~138 {} counter[9] {} } { 0.000ns 0.345ns 0.226ns 0.261ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.328ns 0.243ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.091ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { clk clk~input clk~inputclkctrl counter[9] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { clk {} clk~input {} clk~inputclkctrl {} counter[9] {} } { 0.000ns 0.000ns 0.163ns 0.980ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { clk clk~input clk~inputclkctrl counter[3] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { clk {} clk~input {} clk~inputclkctrl {} counter[3] {} } { 0.000ns 0.000ns 0.163ns 0.980ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[9] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { counter[9] {} } {  } {  } "" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 29 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "wt\[2\] O_FIFO_Empty_n clk 4.450 ns register " "Info: tsu for register \"wt\[2\]\" (data pin = \"O_FIFO_Empty_n\", clock pin = \"clk\") is 4.450 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.048 ns + Longest pin register " "Info: + Longest pin to register delay is 7.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns O_FIFO_Empty_n 1 PIN PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; PIN Node = 'O_FIFO_Empty_n'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_FIFO_Empty_n } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.886 ns) 0.886 ns O_FIFO_Empty_n~input 2 COMB IOIBUF_X0_Y22_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(0.886 ns) = 0.886 ns; Loc. = IOIBUF_X0_Y22_N22; Fanout = 2; COMB Node = 'O_FIFO_Empty_n~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { O_FIFO_Empty_n O_FIFO_Empty_n~input } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.554 ns) + CELL(0.308 ns) 4.748 ns process_0~0 3 COMB LCCOMB_X2_Y9_N10 3 " "Info: 3: + IC(3.554 ns) + CELL(0.308 ns) = 4.748 ns; Loc. = LCCOMB_X2_Y9_N10; Fanout = 3; COMB Node = 'process_0~0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.862 ns" { O_FIFO_Empty_n~input process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.354 ns) 5.371 ns wt\[3\]~512 4 COMB LCCOMB_X2_Y9_N2 2 " "Info: 4: + IC(0.269 ns) + CELL(0.354 ns) = 5.371 ns; Loc. = LCCOMB_X2_Y9_N2; Fanout = 2; COMB Node = 'wt\[3\]~512'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { process_0~0 wt[3]~512 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.367 ns) 6.154 ns wt\[3\]~513 5 COMB LCCOMB_X3_Y9_N30 4 " "Info: 5: + IC(0.416 ns) + CELL(0.367 ns) = 6.154 ns; Loc. = LCCOMB_X3_Y9_N30; Fanout = 4; COMB Node = 'wt\[3\]~513'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { wt[3]~512 wt[3]~513 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.368 ns) 6.957 ns wt\[2\]~515 6 COMB LCCOMB_X2_Y9_N12 1 " "Info: 6: + IC(0.435 ns) + CELL(0.368 ns) = 6.957 ns; Loc. = LCCOMB_X2_Y9_N12; Fanout = 1; COMB Node = 'wt\[2\]~515'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { wt[3]~513 wt[2]~515 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 7.048 ns wt\[2\] 7 REG FF_X2_Y9_N13 5 " "Info: 7: + IC(0.000 ns) + CELL(0.091 ns) = 7.048 ns; Loc. = FF_X2_Y9_N13; Fanout = 5; REG Node = 'wt\[2\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { wt[2]~515 wt[2] } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.374 ns ( 33.68 % ) " "Info: Total cell delay = 2.374 ns ( 33.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.674 ns ( 66.32 % ) " "Info: Total interconnect delay = 4.674 ns ( 66.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.048 ns" { O_FIFO_Empty_n O_FIFO_Empty_n~input process_0~0 wt[3]~512 wt[3]~513 wt[2]~515 wt[2] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "7.048 ns" { O_FIFO_Empty_n {} O_FIFO_Empty_n~input {} process_0~0 {} wt[3]~512 {} wt[3]~513 {} wt[2]~515 {} wt[2] {} } { 0.000ns 0.000ns 3.554ns 0.269ns 0.416ns 0.435ns 0.000ns } { 0.000ns 0.886ns 0.308ns 0.354ns 0.367ns 0.368ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.583 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns clk~input 2 COMB IOIBUF_X0_Y14_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 3; COMB Node = 'clk~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { clk clk~input } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.534 ns) 2.583 ns wt\[2\] 4 REG FF_X2_Y9_N13 5 " "Info: 4: + IC(0.980 ns) + CELL(0.534 ns) = 2.583 ns; Loc. = FF_X2_Y9_N13; Fanout = 5; REG Node = 'wt\[2\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk~inputclkctrl wt[2] } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.75 % ) " "Info: Total cell delay = 1.440 ns ( 55.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 44.25 % ) " "Info: Total interconnect delay = 1.143 ns ( 44.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { clk clk~input clk~inputclkctrl wt[2] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { clk {} clk~input {} clk~inputclkctrl {} wt[2] {} } { 0.000ns 0.000ns 0.163ns 0.980ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.048 ns" { O_FIFO_Empty_n O_FIFO_Empty_n~input process_0~0 wt[3]~512 wt[3]~513 wt[2]~515 wt[2] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "7.048 ns" { O_FIFO_Empty_n {} O_FIFO_Empty_n~input {} process_0~0 {} wt[3]~512 {} wt[3]~513 {} wt[2]~515 {} wt[2] {} } { 0.000ns 0.000ns 3.554ns 0.269ns 0.416ns 0.435ns 0.000ns } { 0.000ns 0.886ns 0.308ns 0.354ns 0.367ns 0.368ns 0.091ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { clk clk~input clk~inputclkctrl wt[2] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { clk {} clk~input {} clk~inputclkctrl {} wt[2] {} } { 0.000ns 0.000ns 0.163ns 0.980ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Slave_FIFO_Write_n Slave_FIFO_Write_n~reg0 6.221 ns register " "Info: tco from clock \"clk\" to destination pin \"Slave_FIFO_Write_n\" through register \"Slave_FIFO_Write_n~reg0\" is 6.221 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.585 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns clk~input 2 COMB IOIBUF_X0_Y14_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 3; COMB Node = 'clk~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { clk clk~input } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.534 ns) 2.585 ns Slave_FIFO_Write_n~reg0 4 REG FF_X2_Y11_N25 1 " "Info: 4: + IC(0.982 ns) + CELL(0.534 ns) = 2.585 ns; Loc. = FF_X2_Y11_N25; Fanout = 1; REG Node = 'Slave_FIFO_Write_n~reg0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clk~inputclkctrl Slave_FIFO_Write_n~reg0 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 92 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.71 % ) " "Info: Total cell delay = 1.440 ns ( 55.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 44.29 % ) " "Info: Total interconnect delay = 1.145 ns ( 44.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { clk clk~input clk~inputclkctrl Slave_FIFO_Write_n~reg0 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { clk {} clk~input {} clk~inputclkctrl {} Slave_FIFO_Write_n~reg0 {} } { 0.000ns 0.000ns 0.163ns 0.982ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 92 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.437 ns + Longest register pin " "Info: + Longest register to pin delay is 3.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Slave_FIFO_Write_n~reg0 1 REG FF_X2_Y11_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X2_Y11_N25; Fanout = 1; REG Node = 'Slave_FIFO_Write_n~reg0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Slave_FIFO_Write_n~reg0 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 92 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(2.050 ns) 3.437 ns Slave_FIFO_Write_n~output 2 COMB IOOBUF_X1_Y29_N30 1 " "Info: 2: + IC(1.387 ns) + CELL(2.050 ns) = 3.437 ns; Loc. = IOOBUF_X1_Y29_N30; Fanout = 1; COMB Node = 'Slave_FIFO_Write_n~output'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.437 ns" { Slave_FIFO_Write_n~reg0 Slave_FIFO_Write_n~output } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.437 ns Slave_FIFO_Write_n 3 PIN PIN_D3 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 3.437 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'Slave_FIFO_Write_n'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Slave_FIFO_Write_n~output Slave_FIFO_Write_n } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 59.65 % ) " "Info: Total cell delay = 2.050 ns ( 59.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.387 ns ( 40.35 % ) " "Info: Total interconnect delay = 1.387 ns ( 40.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.437 ns" { Slave_FIFO_Write_n~reg0 Slave_FIFO_Write_n~output Slave_FIFO_Write_n } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.437 ns" { Slave_FIFO_Write_n~reg0 {} Slave_FIFO_Write_n~output {} Slave_FIFO_Write_n {} } { 0.000ns 1.387ns 0.000ns } { 0.000ns 2.050ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { clk clk~input clk~inputclkctrl Slave_FIFO_Write_n~reg0 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { clk {} clk~input {} clk~inputclkctrl {} Slave_FIFO_Write_n~reg0 {} } { 0.000ns 0.000ns 0.163ns 0.982ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.437 ns" { Slave_FIFO_Write_n~reg0 Slave_FIFO_Write_n~output Slave_FIFO_Write_n } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.437 ns" { Slave_FIFO_Write_n~reg0 {} Slave_FIFO_Write_n~output {} Slave_FIFO_Write_n {} } { 0.000ns 1.387ns 0.000ns } { 0.000ns 2.050ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk IFClk 5.025 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"IFClk\" is 5.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns clk~input 2 COMB IOIBUF_X0_Y14_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 3; COMB Node = 'clk~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { clk clk~input } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(3.517 ns) 5.025 ns IFClk~output 3 COMB IOOBUF_X0_Y11_N9 1 " "Info: 3: + IC(0.602 ns) + CELL(3.517 ns) = 5.025 ns; Loc. = IOOBUF_X0_Y11_N9; Fanout = 1; COMB Node = 'IFClk~output'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.119 ns" { clk~input IFClk~output } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.025 ns IFClk 4 PIN PIN_L3 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 5.025 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'IFClk'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { IFClk~output IFClk } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.423 ns ( 88.02 % ) " "Info: Total cell delay = 4.423 ns ( 88.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 11.98 % ) " "Info: Total interconnect delay = 0.602 ns ( 11.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { clk clk~input IFClk~output IFClk } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { clk {} clk~input {} IFClk~output {} IFClk {} } { 0.000ns 0.000ns 0.602ns 0.000ns } { 0.000ns 0.906ns 3.517ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "wt\[0\] FIFO_Reset_n clk -0.354 ns register " "Info: th for register \"wt\[0\]\" (data pin = \"FIFO_Reset_n\", clock pin = \"clk\") is -0.354 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.583 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns clk~input 2 COMB IOIBUF_X0_Y14_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 3; COMB Node = 'clk~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { clk clk~input } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns clk~inputclkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.534 ns) 2.583 ns wt\[0\] 4 REG FF_X2_Y9_N27 5 " "Info: 4: + IC(0.980 ns) + CELL(0.534 ns) = 2.583 ns; Loc. = FF_X2_Y9_N27; Fanout = 5; REG Node = 'wt\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk~inputclkctrl wt[0] } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.75 % ) " "Info: Total cell delay = 1.440 ns ( 55.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 44.25 % ) " "Info: Total interconnect delay = 1.143 ns ( 44.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { clk clk~input clk~inputclkctrl wt[0] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { clk {} clk~input {} clk~inputclkctrl {} wt[0] {} } { 0.000ns 0.000ns 0.163ns 0.980ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.094 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FIFO_Reset_n 1 PIN PIN_E1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E1; Fanout = 1; PIN Node = 'FIFO_Reset_n'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO_Reset_n } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns FIFO_Reset_n~input 2 COMB IOIBUF_X0_Y14_N8 2 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N8; Fanout = 2; COMB Node = 'FIFO_Reset_n~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { FIFO_Reset_n FIFO_Reset_n~input } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.369 ns) 2.359 ns wt\[3\]~513 3 COMB LCCOMB_X3_Y9_N30 4 " "Info: 3: + IC(1.084 ns) + CELL(0.369 ns) = 2.359 ns; Loc. = LCCOMB_X3_Y9_N30; Fanout = 4; COMB Node = 'wt\[3\]~513'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { FIFO_Reset_n~input wt[3]~513 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.130 ns) 3.003 ns wt\[0\]~517 4 COMB LCCOMB_X2_Y9_N26 1 " "Info: 4: + IC(0.514 ns) + CELL(0.130 ns) = 3.003 ns; Loc. = LCCOMB_X2_Y9_N26; Fanout = 1; COMB Node = 'wt\[0\]~517'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { wt[3]~513 wt[0]~517 } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 3.094 ns wt\[0\] 5 REG FF_X2_Y9_N27 5 " "Info: 5: + IC(0.000 ns) + CELL(0.091 ns) = 3.094 ns; Loc. = FF_X2_Y9_N27; Fanout = 5; REG Node = 'wt\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { wt[0]~517 wt[0] } "NODE_NAME" } } { "FIFO_CONTROLLER.vhd" "" { Text "C:/Altera/qdesigns/Main/FIFO_CONTROLLER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 48.35 % ) " "Info: Total cell delay = 1.496 ns ( 48.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.598 ns ( 51.65 % ) " "Info: Total interconnect delay = 1.598 ns ( 51.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.094 ns" { FIFO_Reset_n FIFO_Reset_n~input wt[3]~513 wt[0]~517 wt[0] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.094 ns" { FIFO_Reset_n {} FIFO_Reset_n~input {} wt[3]~513 {} wt[0]~517 {} wt[0] {} } { 0.000ns 0.000ns 1.084ns 0.514ns 0.000ns } { 0.000ns 0.906ns 0.369ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { clk clk~input clk~inputclkctrl wt[0] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { clk {} clk~input {} clk~inputclkctrl {} wt[0] {} } { 0.000ns 0.000ns 0.163ns 0.980ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.094 ns" { FIFO_Reset_n FIFO_Reset_n~input wt[3]~513 wt[0]~517 wt[0] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.094 ns" { FIFO_Reset_n {} FIFO_Reset_n~input {} wt[3]~513 {} wt[0]~517 {} wt[0] {} } { 0.000ns 0.000ns 1.084ns 0.514ns 0.000ns } { 0.000ns 0.906ns 0.369ns 0.130ns 0.091ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 07 13:56:51 2009 " "Info: Processing ended: Sat Feb 07 13:56:51 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
