##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLK_24MHz
		4.2::Critical Path Report for CLK_500kHz
		4.3::Critical Path Report for clock_motor
		4.4::Critical Path Report for soundUART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CLK_500kHz(routed):R vs. CLK_24MHz:R)
		5.2::Critical Path Report for (CLK_500kHz(routed):F vs. CLK_24MHz:R)
		5.3::Critical Path Report for (CLK_24MHz:R vs. CLK_24MHz:R)
		5.4::Critical Path Report for (CLK_500kHz:R vs. CLK_500kHz:R)
		5.5::Critical Path Report for (soundUART_IntClock:R vs. soundUART_IntClock:R)
		5.6::Critical Path Report for (clock_motor:R vs. clock_motor:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_SAR_1_theACLK                  | N/A                   | Target: 1.60 MHz   | 
Clock: ADC_SAR_1_theACLK(fixed-function)  | N/A                   | Target: 1.60 MHz   | 
Clock: CLK_24MHz                          | Frequency: 51.76 MHz  | Target: 24.00 MHz  | 
Clock: CLK_500kHz                         | Frequency: 63.92 MHz  | Target: 0.50 MHz   | 
Clock: CLK_500kHz(routed)                 | N/A                   | Target: 0.50 MHz   | 
Clock: CyBUS_CLK                          | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                          | N/A                   | Target: 24.00 MHz  | 
Clock: clock_motor                        | Frequency: 65.67 MHz  | Target: 0.05 MHz   | 
Clock: soundUART_IntClock                 | Frequency: 51.35 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLK_24MHz           CLK_24MHz           41666.7          22348       N/A              N/A         N/A              N/A         N/A              N/A         
CLK_500kHz          CLK_500kHz          2e+006           1984356     N/A              N/A         N/A              N/A         N/A              N/A         
CLK_500kHz(routed)  CLK_24MHz           41666.7          20201       N/A              N/A         N/A              N/A         41666.7          20201       
clock_motor         clock_motor         2e+007           19984771    N/A              N/A         N/A              N/A         N/A              N/A         
soundUART_IntClock  soundUART_IntClock  1.30417e+007     13022193    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
echo_1(0)_PAD  26960         CLK_24MHz:R       
echo_2(0)_PAD  27478         CLK_24MHz:R       
echo_3(0)_PAD  30419         CLK_24MHz:R       
echo_4(0)_PAD  29576         CLK_24MHz:R       


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase      
---------------  ------------  --------------------  
Pin_pwm1(0)_PAD  23300         clock_motor:R         
Pin_pwm2(0)_PAD  24245         clock_motor:R         
Tx_1(0)_PAD      32956         soundUART_IntClock:R  
trigger(0)_PAD   23203         CLK_500kHz:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLK_24MHz
***************************************
Clock: CLK_24MHz
Frequency: 51.76 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_395/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15089
-------------------------------------   ----- 
End-of-path arrival time (ps)           15089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_395/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_395/q                                              macrocell23     1250   1250  22348  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_1             macrocell1      2238   3488  22348  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                  macrocell1      3350   6838  22348  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3121   9959  22348  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  15089  22348  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  15089  22348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CLK_500kHz
****************************************
Clock: CLK_500kHz
Frequency: 63.92 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1984356p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2784   6284  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11414  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11414  1984356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for clock_motor
*****************************************
Clock: clock_motor
Frequency: 65.67 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motorPWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19984771p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14729
-------------------------------------   ----- 
End-of-path arrival time (ps)           14729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  19984771  RISE       1
\motorPWM_2:PWMUDB:status_2\/main_1          macrocell11     3507   5797  19984771  RISE       1
\motorPWM_2:PWMUDB:status_2\/q               macrocell11     3350   9147  19984771  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell3    5581  14729  19984771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for soundUART_IntClock
************************************************
Clock: soundUART_IntClock
Frequency: 51.35 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022193p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13284
-------------------------------------   ----- 
End-of-path arrival time (ps)           13284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q                      macrocell34     1250   1250  13022193  RISE       1
\soundUART:BUART:counter_load_not\/main_1           macrocell13     6390   7640  13022193  RISE       1
\soundUART:BUART:counter_load_not\/q                macrocell13     3350  10990  13022193  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2294  13284  13022193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CLK_500kHz(routed):R vs. CLK_24MHz:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20201p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CLK_500kHz(routed):R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17236
-------------------------------------   ----- 
End-of-path arrival time (ps)           17236
 
Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0   COMP  RISE       1
\pulseCounter:CounterUDB:count_enable\/main_6          macrocell4       6196   6196  20201  RISE       1
\pulseCounter:CounterUDB:count_enable\/q               macrocell4       3350   9546  20201  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3    2560  12106  20201  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3    5130  17236  20201  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4       0  17236  20201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (CLK_500kHz(routed):F vs. CLK_24MHz:R)
********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20201p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLK_500kHz(routed):F#1 vs. CLK_24MHz:R#26)   1041667
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1037437

Launch Clock Arrival Time                   1000000
+ Clock path delay                            0
+ Data path delay                         17236
-------------------------------------   ------- 
End-of-path arrival time (ps)           1017236
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  1000000   COMP  FALL       1
\pulseCounter:CounterUDB:count_enable\/main_6          macrocell4       6196  1006196  20201  FALL       1
\pulseCounter:CounterUDB:count_enable\/q               macrocell4       3350  1009546  20201  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3    2560  1012106  20201  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3    5130  1017236  20201  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4       0  1017236  20201  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (CLK_24MHz:R vs. CLK_24MHz:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_395/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15089
-------------------------------------   ----- 
End-of-path arrival time (ps)           15089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_395/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_395/q                                              macrocell23     1250   1250  22348  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_1             macrocell1      2238   3488  22348  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                  macrocell1      3350   6838  22348  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3121   9959  22348  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  15089  22348  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  15089  22348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (CLK_500kHz:R vs. CLK_500kHz:R)
*************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1984356p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2784   6284  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11414  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11414  1984356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (soundUART_IntClock:R vs. soundUART_IntClock:R)
*****************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022193p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13284
-------------------------------------   ----- 
End-of-path arrival time (ps)           13284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q                      macrocell34     1250   1250  13022193  RISE       1
\soundUART:BUART:counter_load_not\/main_1           macrocell13     6390   7640  13022193  RISE       1
\soundUART:BUART:counter_load_not\/q                macrocell13     3350  10990  13022193  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2294  13284  13022193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1


5.6::Critical Path Report for (clock_motor:R vs. clock_motor:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motorPWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19984771p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14729
-------------------------------------   ----- 
End-of-path arrival time (ps)           14729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  19984771  RISE       1
\motorPWM_2:PWMUDB:status_2\/main_1          macrocell11     3507   5797  19984771  RISE       1
\motorPWM_2:PWMUDB:status_2\/q               macrocell11     3350   9147  19984771  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell3    5581  14729  19984771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20201p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLK_500kHz(routed):F#1 vs. CLK_24MHz:R#26)   1041667
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1037437

Launch Clock Arrival Time                   1000000
+ Clock path delay                            0
+ Data path delay                         17236
-------------------------------------   ------- 
End-of-path arrival time (ps)           1017236
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  1000000   COMP  FALL       1
\pulseCounter:CounterUDB:count_enable\/main_6          macrocell4       6196  1006196  20201  FALL       1
\pulseCounter:CounterUDB:count_enable\/q               macrocell4       3350  1009546  20201  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3    2560  1012106  20201  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3    5130  1017236  20201  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4       0  1017236  20201  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 23370p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLK_500kHz(routed):F#1 vs. CLK_24MHz:R#26)   1041667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1035477

Launch Clock Arrival Time                   1000000
+ Clock path delay                            0
+ Data path delay                         12107
-------------------------------------   ------- 
End-of-path arrival time (ps)           1012107
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  1000000   COMP  FALL       1
\pulseCounter:CounterUDB:count_enable\/main_6          macrocell4       6196  1006196  20201  FALL       1
\pulseCounter:CounterUDB:count_enable\/q               macrocell4       3350  1009546  20201  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4    2561  1012107  23370  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 23371p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLK_500kHz(routed):F#1 vs. CLK_24MHz:R#26)   1041667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1035477

Launch Clock Arrival Time                   1000000
+ Clock path delay                            0
+ Data path delay                         12106
-------------------------------------   ------- 
End-of-path arrival time (ps)           1012106
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  1000000   COMP  FALL       1
\pulseCounter:CounterUDB:count_enable\/main_6          macrocell4       6196  1006196  20201  FALL       1
\pulseCounter:CounterUDB:count_enable\/q               macrocell4       3350  1009546  20201  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3    2560  1012106  23371  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_395/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 25485p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9992
-------------------------------------   ---- 
End-of-path arrival time (ps)           9992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_395/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_395/q                                              macrocell23     1250   1250  22348  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_1             macrocell1      2238   3488  22348  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                  macrocell1      3350   6838  22348  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   3154   9992  25485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_395/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 25518p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9959
-------------------------------------   ---- 
End-of-path arrival time (ps)           9959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_395/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_395/q                                              macrocell23     1250   1250  22348  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_1             macrocell1      2238   3488  22348  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                  macrocell1      3350   6838  22348  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3121   9959  25518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell3       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \pulseCounter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \pulseCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28068p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13099
-------------------------------------   ----- 
End-of-path arrival time (ps)           13099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell3   1240   1240  28068  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell4      0   1240  28068  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell4   2270   3510  28068  RISE       1
\pulseCounter:CounterUDB:status_2\/main_0             macrocell3      2243   5753  28068  RISE       1
\pulseCounter:CounterUDB:status_2\/q                  macrocell3      3350   9103  28068  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell1    3996  13099  28068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_395/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 28545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9992
-------------------------------------   ---- 
End-of-path arrival time (ps)           9992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_395/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_395/q                                            macrocell23     1250   1250  22348  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_1           macrocell1      2238   3488  22348  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                macrocell1      3350   6838  22348  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell4   3154   9992  28545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell4       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_395/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u0\/f0_load
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 28578p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9959
-------------------------------------   ---- 
End-of-path arrival time (ps)           9959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_395/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_395/q                                            macrocell23     1250   1250  22348  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_1           macrocell1      2238   3488  22348  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                macrocell1      3350   6838  22348  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/f0_load  datapathcell3   3121   9959  28578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \pulseCounter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \pulseCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29449p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell3   1600   1600  29449  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell4      0   1600  29449  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell4   2270   3870  29449  RISE       1
\pulseCounter:CounterUDB:status_0\/main_0             macrocell2      2245   6115  29449  RISE       1
\pulseCounter:CounterUDB:status_0\/q                  macrocell2      3350   9465  29449  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2252  11717  29449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_395/q
Path End       : \pulseCounter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \pulseCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31169p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9998
-------------------------------------   ---- 
End-of-path arrival time (ps)           9998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_395/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_395/q                                          macrocell23    1250   1250  22348  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_1         macrocell1     2238   3488  22348  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q              macrocell1     3350   6838  22348  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell1   3160   9998  31169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \pulseCounter:CounterUDB:count_stored_i\/main_4
Capture Clock  : \pulseCounter:CounterUDB:count_stored_i\/clock_0
Path slack     : 31971p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLK_500kHz(routed):F#1 vs. CLK_24MHz:R#26)   1041667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1038157

Launch Clock Arrival Time                   1000000
+ Clock path delay                            0
+ Data path delay                          6186
-------------------------------------   ------- 
End-of-path arrival time (ps)           1006186
 
Data path
pin name                                         model name      delay       AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                clockblockcell      0  1000000   COMP  FALL       1
\pulseCounter:CounterUDB:count_stored_i\/main_4  macrocell22      6186  1006186  31971  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:count_stored_i\/clock_0           macrocell22         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \pulseCounter:CounterUDB:prevCompare\/main_0
Capture Clock  : \pulseCounter:CounterUDB:prevCompare\/clock_0
Path slack     : 32041p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell3   1600   1600  29449  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell4      0   1600  29449  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell4   2270   3870  29449  RISE       1
\pulseCounter:CounterUDB:prevCompare\/main_0          macrocell21     2245   6115  32041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:prevCompare\/clock_0              macrocell21         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \pulseCounter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \pulseCounter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 32404p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell3   1240   1240  28068  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell4      0   1240  28068  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell4   2270   3510  28068  RISE       1
\pulseCounter:CounterUDB:overflow_reg_i\/main_0       macrocell20     2243   5753  32404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:overflow_reg_i\/clock_0           macrocell20         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \pulseCounter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \pulseCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 33669p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7498
-------------------------------------   ---- 
End-of-path arrival time (ps)           7498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  33669  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  33669  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  33669  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    3998   7498  33669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_395/q
Path End       : \pulseCounter:CounterUDB:prevCapture\/main_0
Capture Clock  : \pulseCounter:CounterUDB:prevCapture\/clock_0
Path slack     : 34669p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_395/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_395/q                                     macrocell23   1250   1250  22348  RISE       1
\pulseCounter:CounterUDB:prevCapture\/main_0  macrocell19   2238   3488  34669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:prevCapture\/clock_0              macrocell19         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1984356p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2784   6284  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11414  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11414  1984356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1987656p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2784   6284  1987656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1987675p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  1984356  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2765   6265  1987675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:runmode_enable\/q
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1989624p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:runmode_enable\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  1986430  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3066   4316  1989624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:runmode_enable\/q
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1989730p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:runmode_enable\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  1986430  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2960   4210  1989730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1155/main_1
Capture Clock  : Net_1155/clock_0
Path slack     : 1990438p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  1990438  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  1990438  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  1990438  RISE       1
Net_1155/main_1                             macrocell18     2302   6052  1990438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1155/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:runmode_enable\/q
Path End       : Net_1155/main_0
Capture Clock  : Net_1155/clock_0
Path slack     : 1992182p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:runmode_enable\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:runmode_enable\/q  macrocell17   1250   1250  1986430  RISE       1
Net_1155/main_0                       macrocell18   3058   4308  1992182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1155/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \triggerPWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \triggerPWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 1992954p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:genblk1:ctrlreg\/clock                  controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  1992954  RISE       1
\triggerPWM:PWMUDB:runmode_enable\/main_0      macrocell17    2326   3536  1992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:runmode_enable\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022193p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13284
-------------------------------------   ----- 
End-of-path arrival time (ps)           13284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q                      macrocell34     1250   1250  13022193  RISE       1
\soundUART:BUART:counter_load_not\/main_1           macrocell13     6390   7640  13022193  RISE       1
\soundUART:BUART:counter_load_not\/q                macrocell13     3350  10990  13022193  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2294  13284  13022193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \soundUART:BUART:sTX:TxSts\/status_0
Capture Clock  : \soundUART:BUART:sTX:TxSts\/clock
Path slack     : 13028058p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13109
-------------------------------------   ----- 
End-of-path arrival time (ps)           13109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13028058  RISE       1
\soundUART:BUART:tx_status_0\/main_3                 macrocell14     3883   7463  13028058  RISE       1
\soundUART:BUART:tx_status_0\/q                      macrocell14     3350  10813  13028058  RISE       1
\soundUART:BUART:sTX:TxSts\/status_0                 statusicell4    2296  13109  13028058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxSts\/clock                          statusicell4        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \soundUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028254p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q                macrocell33     1250   1250  13025700  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   6153   7403  13028254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \soundUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029014p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6642
-------------------------------------   ---- 
End-of-path arrival time (ps)           6642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q                macrocell34     1250   1250  13022193  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   5392   6642  13029014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \soundUART:BUART:tx_state_0\/main_3
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13029579p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8578
-------------------------------------   ---- 
End-of-path arrival time (ps)           8578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13028058  RISE       1
\soundUART:BUART:tx_state_0\/main_3                  macrocell34     4998   8578  13029579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:tx_bitclk\/main_1
Capture Clock  : \soundUART:BUART:tx_bitclk\/clock_0
Path slack     : 13029975p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8182
-------------------------------------   ---- 
End-of-path arrival time (ps)           8182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q      macrocell34   1250   1250  13022193  RISE       1
\soundUART:BUART:tx_bitclk\/main_1  macrocell36   6932   8182  13029975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_2\/q
Path End       : \soundUART:BUART:tx_state_1\/main_3
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13030573p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_2\/q       macrocell35   1250   1250  13022957  RISE       1
\soundUART:BUART:tx_state_1\/main_3  macrocell33   6334   7584  13030573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_2\/q
Path End       : \soundUART:BUART:tx_bitclk\/main_3
Capture Clock  : \soundUART:BUART:tx_bitclk\/clock_0
Path slack     : 13030589p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7568
-------------------------------------   ---- 
End-of-path arrival time (ps)           7568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_2\/q      macrocell35   1250   1250  13022957  RISE       1
\soundUART:BUART:tx_bitclk\/main_3  macrocell36   6318   7568  13030589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:txn\/main_1
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13030710p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7447
-------------------------------------   ---- 
End-of-path arrival time (ps)           7447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q  macrocell33   1250   1250  13025700  RISE       1
\soundUART:BUART:txn\/main_1    macrocell32   6197   7447  13030710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:tx_state_1\/main_1
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13030914p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7243
-------------------------------------   ---- 
End-of-path arrival time (ps)           7243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q       macrocell34   1250   1250  13022193  RISE       1
\soundUART:BUART:tx_state_1\/main_1  macrocell33   5993   7243  13030914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \soundUART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \soundUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031141p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13026737  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   4326   4516  13031141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:tx_state_0\/main_0
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13031261p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6896
-------------------------------------   ---- 
End-of-path arrival time (ps)           6896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q       macrocell33   1250   1250  13025700  RISE       1
\soundUART:BUART:tx_state_0\/main_0  macrocell34   5646   6896  13031261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \soundUART:BUART:txn\/main_3
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13031468p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  13031468  RISE       1
\soundUART:BUART:txn\/main_3                macrocell32     2319   6689  13031468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:tx_state_2\/main_0
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13031726p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6430
-------------------------------------   ---- 
End-of-path arrival time (ps)           6430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q       macrocell33   1250   1250  13025700  RISE       1
\soundUART:BUART:tx_state_2\/main_0  macrocell35   5180   6430  13031726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_bitclk\/q
Path End       : \soundUART:BUART:tx_state_0\/main_5
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13032011p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_bitclk\/q        macrocell36   1250   1250  13032011  RISE       1
\soundUART:BUART:tx_state_0\/main_5  macrocell34   4896   6146  13032011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:txn\/main_2
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13032511p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5646
-------------------------------------   ---- 
End-of-path arrival time (ps)           5646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q  macrocell34   1250   1250  13022193  RISE       1
\soundUART:BUART:txn\/main_2    macrocell32   4396   5646  13032511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_bitclk\/q
Path End       : \soundUART:BUART:txn\/main_6
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13032553p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_bitclk\/q  macrocell36   1250   1250  13032011  RISE       1
\soundUART:BUART:txn\/main_6   macrocell32   4354   5604  13032553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_bitclk\/q
Path End       : \soundUART:BUART:tx_state_2\/main_5
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13033004p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_bitclk\/q        macrocell36   1250   1250  13032011  RISE       1
\soundUART:BUART:tx_state_2\/main_5  macrocell35   3902   5152  13033004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:tx_state_0\/main_1
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13033035p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q       macrocell34   1250   1250  13022193  RISE       1
\soundUART:BUART:tx_state_0\/main_1  macrocell34   3872   5122  13033035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:tx_state_2\/main_1
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13033038p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q       macrocell34   1250   1250  13022193  RISE       1
\soundUART:BUART:tx_state_2\/main_1  macrocell35   3869   5119  13033038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \soundUART:BUART:txn\/main_5
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13033081p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13033081  RISE       1
\soundUART:BUART:txn\/main_5                      macrocell32     4885   5075  13033081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_2\/q
Path End       : \soundUART:BUART:txn\/main_4
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13033367p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4790
-------------------------------------   ---- 
End-of-path arrival time (ps)           4790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_2\/q  macrocell35   1250   1250  13022957  RISE       1
\soundUART:BUART:txn\/main_4    macrocell32   3540   4790  13033367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_2\/q
Path End       : \soundUART:BUART:tx_state_2\/main_3
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13033474p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_2\/q       macrocell35   1250   1250  13022957  RISE       1
\soundUART:BUART:tx_state_2\/main_3  macrocell35   3433   4683  13033474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_2\/q
Path End       : \soundUART:BUART:tx_state_0\/main_4
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13033485p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_2\/q       macrocell35   1250   1250  13022957  RISE       1
\soundUART:BUART:tx_state_0\/main_4  macrocell34   3422   4672  13033485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \soundUART:BUART:tx_state_0\/main_2
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13033613p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13026737  RISE       1
\soundUART:BUART:tx_state_0\/main_2               macrocell34     4354   4544  13033613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \soundUART:BUART:tx_state_2\/main_2
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13033629p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13026737  RISE       1
\soundUART:BUART:tx_state_2\/main_2               macrocell35     4338   4528  13033629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \soundUART:BUART:tx_state_2\/main_4
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13033638p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13033081  RISE       1
\soundUART:BUART:tx_state_2\/main_4               macrocell35     4328   4518  13033638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:tx_bitclk\/main_0
Capture Clock  : \soundUART:BUART:tx_bitclk\/clock_0
Path slack     : 13034021p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q      macrocell33   1250   1250  13025700  RISE       1
\soundUART:BUART:tx_bitclk\/main_0  macrocell36   2886   4136  13034021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:tx_state_1\/main_0
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13034029p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q       macrocell33   1250   1250  13025700  RISE       1
\soundUART:BUART:tx_state_1\/main_0  macrocell33   2878   4128  13034029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:txn\/q
Path End       : \soundUART:BUART:txn\/main_0
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:txn\/q       macrocell32   1250   1250  13034288  RISE       1
\soundUART:BUART:txn\/main_0  macrocell32   2619   3869  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_bitclk\/q
Path End       : \soundUART:BUART:tx_state_1\/main_5
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13034618p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_bitclk\/q        macrocell36   1250   1250  13032011  RISE       1
\soundUART:BUART:tx_state_1\/main_5  macrocell33   2288   3538  13034618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \soundUART:BUART:tx_bitclk\/main_2
Capture Clock  : \soundUART:BUART:tx_bitclk\/clock_0
Path slack     : 13035056p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3101
-------------------------------------   ---- 
End-of-path arrival time (ps)           3101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13026737  RISE       1
\soundUART:BUART:tx_bitclk\/main_2                macrocell36     2911   3101  13035056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \soundUART:BUART:tx_state_1\/main_2
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13035076p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3081
-------------------------------------   ---- 
End-of-path arrival time (ps)           3081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13026737  RISE       1
\soundUART:BUART:tx_state_1\/main_2               macrocell33     2891   3081  13035076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \soundUART:BUART:tx_state_1\/main_4
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13035346p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2811
-------------------------------------   ---- 
End-of-path arrival time (ps)           2811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13033081  RISE       1
\soundUART:BUART:tx_state_1\/main_4               macrocell33     2621   2811  13035346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motorPWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19984771p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14729
-------------------------------------   ----- 
End-of-path arrival time (ps)           14729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  19984771  RISE       1
\motorPWM_2:PWMUDB:status_2\/main_1          macrocell11     3507   5797  19984771  RISE       1
\motorPWM_2:PWMUDB:status_2\/q               macrocell11     3350   9147  19984771  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell3    5581  14729  19984771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19987177p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6763
-------------------------------------   ---- 
End-of-path arrival time (ps)           6763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  19984771  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   4473   6763  19987177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motorPWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19988753p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10747
-------------------------------------   ----- 
End-of-path arrival time (ps)           10747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  19988753  RISE       1
\motorPWM_1:PWMUDB:status_2\/main_1          macrocell9      2792   5082  19988753  RISE       1
\motorPWM_1:PWMUDB:status_2\/q               macrocell9      3350   8432  19988753  RISE       1
\motorPWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2315  10747  19988753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:genblk8:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19988857p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  19988753  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   2793   5083  19988857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:runmode_enable\/q
Path End       : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19989739p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:runmode_enable\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:runmode_enable\/q        macrocell24     1250   1250  19989519  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   2951   4201  19989739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:runmode_enable\/q
Path End       : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19989784p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:runmode_enable\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:runmode_enable\/q        macrocell28     1250   1250  19986424  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   2906   4156  19989784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorPWM_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \motorPWM_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 19991374p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  19991374  RISE       1
\motorPWM_2:PWMUDB:prevCompare1\/main_0    macrocell29     2606   5116  19991374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:prevCompare1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorPWM_2:PWMUDB:status_0\/main_1
Capture Clock  : \motorPWM_2:PWMUDB:status_0\/clock_0
Path slack     : 19991383p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5107
-------------------------------------   ---- 
End-of-path arrival time (ps)           5107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  19991374  RISE       1
\motorPWM_2:PWMUDB:status_0\/main_1        macrocell30     2597   5107  19991383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:status_0\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1540/main_1
Capture Clock  : Net_1540/clock_0
Path slack     : 19991383p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5107
-------------------------------------   ---- 
End-of-path arrival time (ps)           5107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  19991374  RISE       1
Net_1540/main_1                            macrocell31     2597   5107  19991383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1540/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorPWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \motorPWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 19991688p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  19991688  RISE       1
\motorPWM_1:PWMUDB:prevCompare1\/main_0    macrocell25     2292   4802  19991688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:prevCompare1\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorPWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \motorPWM_1:PWMUDB:status_0\/clock_0
Path slack     : 19991688p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  19991688  RISE       1
\motorPWM_1:PWMUDB:status_0\/main_1        macrocell26     2292   4802  19991688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:status_0\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1467/main_1
Capture Clock  : Net_1467/clock_0
Path slack     : 19991688p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  19991688  RISE       1
Net_1467/main_1                            macrocell27     2292   4802  19991688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1467/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_1467/main_0
Capture Clock  : Net_1467/clock_0
Path slack     : 19992169p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:runmode_enable\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:runmode_enable\/q  macrocell24   1250   1250  19989519  RISE       1
Net_1467/main_0                       macrocell27   3071   4321  19992169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1467/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:runmode_enable\/q
Path End       : Net_1540/main_0
Capture Clock  : Net_1540/clock_0
Path slack     : 19992346p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:runmode_enable\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:runmode_enable\/q  macrocell28   1250   1250  19986424  RISE       1
Net_1540/main_0                       macrocell31   2894   4144  19992346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1540/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:prevCompare1\/q
Path End       : \motorPWM_2:PWMUDB:status_0\/main_0
Capture Clock  : \motorPWM_2:PWMUDB:status_0\/clock_0
Path slack     : 19992921p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:prevCompare1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:prevCompare1\/q   macrocell29   1250   1250  19992921  RISE       1
\motorPWM_2:PWMUDB:status_0\/main_0  macrocell30   2319   3569  19992921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:status_0\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motorPWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motorPWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992931p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:genblk1:ctrlreg\/clock                  controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  19992931  RISE       1
\motorPWM_2:PWMUDB:runmode_enable\/main_0      macrocell28    2349   3559  19992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:runmode_enable\/clock_0                 macrocell28         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motorPWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motorPWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992944p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:genblk1:ctrlreg\/clock                  controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  19992944  RISE       1
\motorPWM_1:PWMUDB:runmode_enable\/main_0      macrocell24    2336   3546  19992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:runmode_enable\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:prevCompare1\/q
Path End       : \motorPWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \motorPWM_1:PWMUDB:status_0\/clock_0
Path slack     : 19992949p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:prevCompare1\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:prevCompare1\/q   macrocell25   1250   1250  19992949  RISE       1
\motorPWM_1:PWMUDB:status_0\/main_0  macrocell26   2291   3541  19992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:status_0\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:status_0\/q
Path End       : \motorPWM_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \motorPWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995920p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:status_0\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:status_0\/q               macrocell30    1250   1250  19995920  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2330   3580  19995920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:status_0\/q
Path End       : \motorPWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \motorPWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995926p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:status_0\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:status_0\/q               macrocell26    1250   1250  19995926  RISE       1
\motorPWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2324   3574  19995926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:genblk8:stsreg\/clock                   statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

