(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : mib_fp_jtag_serial_27_PH.brd                  )
(    Software Version : 24.1P001                                      )
(    Date/Time        : Tue Mar 11 07:29:06 2025                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         '\\ppfs6.physics.ox.ac.uk\CEG\Central Electronics\Projects\Hastingsp\DUNE\uob-hep-pc072-new2\hardware\Cadence\top\mtca_interface_board_reocc\front_panel_jtag_serial\packaged'
Design Directory:            '//ppfs6.physics.ox.ac.uk/CEG/Central Electronics/Projects/Hastingsp/DUNE/uob-hep-pc072-new2/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_jtag_serial/physical'
Old design name:             '//ppfs6.physics.ox.ac.uk/CEG/Central Electronics/Projects/Hastingsp/DUNE/uob-hep-pc072-new2/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_jtag_serial/physical/mib_fp_jtag_serial_27_PH.brd'
New design name:             '//ppfs6.physics.ox.ac.uk/CEG/Central Electronics/Projects/Hastingsp/DUNE/uob-hep-pc072-new2/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_jtag_serial/physical/mib_fp_jtag_serial_27_PH.brd'

CmdLine: netrev -proj \\ppfs6.physics.ox.ac.uk\CEG\Central Electronics\Projects\Hastingsp\DUNE\uob-hep-pc072-new2\hardware\Cadence\top\front_panel_jtag_serial.cpm -y 1 -O \\ppfs6.physics.ox.ac.uk\CEG\Central Electronics\Projects\Hastingsp\DUNE\uob-hep-pc072-new2\hardware\Cadence\top\mtca_interface_board_reocc\front_panel_jtag_serial\physical\mib_fp_jtag_serial_27_PH.brd \\ppfs6.physics.ox.ac.uk\CEG\Central Electronics\Projects\Hastingsp\DUNE\uob-hep-pc072-new2\hardware\Cadence\top\mtca_interface_board_reocc\front_panel_jtag_serial\physical\mib_fp_jtag_serial_27_PH.brd -w \\ppfs6.physics.ox.ac.uk\CEG\Central Electronics\Projects\Hastingsp\DUNE\uob-hep-pc072-new2\hardware\Cadence\top\temp\constraints_difference_report.xml -$

------ Preparing to read pst files ------

Starting to read //ppfs6.physics.ox.ac.uk/CEG/Central Electronics/Projects/Hastingsp/DUNE/uob-hep-pc072-new2/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_jtag_serial/packaged/pstchip.dat 
   Finished reading //ppfs6.physics.ox.ac.uk/CEG/Central Electronics/Projects/Hastingsp/DUNE/uob-hep-pc072-new2/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_jtag_serial/packaged/pstchip.dat (00:00:00.71)
Starting to read //ppfs6.physics.ox.ac.uk/CEG/Central Electronics/Projects/Hastingsp/DUNE/uob-hep-pc072-new2/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_jtag_serial/packaged/pstxprt.dat 
   Finished reading //ppfs6.physics.ox.ac.uk/CEG/Central Electronics/Projects/Hastingsp/DUNE/uob-hep-pc072-new2/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_jtag_serial/packaged/pstxprt.dat (00:00:00.00)
Starting to read //ppfs6.physics.ox.ac.uk/CEG/Central Electronics/Projects/Hastingsp/DUNE/uob-hep-pc072-new2/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_jtag_serial/packaged/pstxnet.dat 
   Finished reading //ppfs6.physics.ox.ac.uk/CEG/Central Electronics/Projects/Hastingsp/DUNE/uob-hep-pc072-new2/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_jtag_serial/packaged/pstxnet.dat (00:00:00.01)

------ Oversights/Warnings/Errors ------




===========================================================
Start Constraint Diff3 Import
	Constraint File:    //ppfs6.physics.ox.ac.uk/CEG/Central Electronics/Projects/Hastingsp/DUNE/uob-hep-pc072-new2/hardware/Cadence/top/mtca_interface_board_reocc/front_panel_jtag_serial/packaged/pstcmdb.dat
	Allegro Baseline:   C:/Users/HASTIN~1/AppData/Local/Temp/#Taaaaaj34884.tmp
	Start time: Tue Mar 11 07:29:06 2025
===========================================================
===========================================================
Finished Constraint Update	Time: Tue Mar 11 07:29:07 2025
===========================================================

------ Library Paths ------
MODULEPATH =  Y:/Users/CEG/Central Electronics/Projects/Hastingsp/PaMIR/001x/worklib/switcherpsu/physical/ 
           . 
           C:/Cadence/SPB_16.5/share/local/pcb/modules 

PSMPATH =  . 
           $BRIS_CDSLIB/symbols 
           $BRIS_CDSLIB/formats 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/symbols/connector 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/symbols/soic 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/symbols/discrete 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/symbols/dip 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/symbols/so 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/symbols/bga 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/symbols/qfp 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/symbols/passif 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/symbols/cap 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/symbols/led 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/symbols/rel 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/symbols/sw 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/symbols/mec 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/symbols/pwr 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/symbols/res 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           ./symbols 
           ../../../../cis_hep_partslib/cis_hep_partslib/Allegro_Library/symbols 
           ./symbols 
           ../../../../cis_hep_partslib/cis_hep_partslib/Allegro_Library/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           $BRIS_CDSLIB/pads 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/padstacks/padstack_smd 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/padstacks/padstack3 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/padstacks/padstackm 
           ./symbols 
           $CERN_CDSLIB/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           ../../../../cis_hep_partslib/cis_hep_partslib/Allegro_Library/pads/ 


------ Summary Statistics ------


netrev run on Mar 11 7:29:05 2025
   DESIGN NAME : 'FRONT_PANEL_JTAG_SERIAL'
   PACKAGING ON 11-Mar-2025 AT 07:28:56

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   DIRECTORIES  <none>
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   LIBRARIES  'default' 'mtca_interface_board_reocc' 'mtca_interface_board'
              'ocad_parts_lib' 'discrete' 'ind' 'golden_symbols' 'atcs'
              'testpoint' 'diode' 'graphics' 'standard' 'cninterface' 'cnpower'
              'cnconnector' 'cndiscrete' 'cnpassive' 'cnlinear'
              'bris_cds_standard' 'bris_cds_logic' 'bris_cds_discrete'
              'bris_cds_pld' 'cnmech' 'oxflib'
   MASTER_LIBRARIES  <none>
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 31
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:06:49
elapsed time  0:00:02

