#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Sep 18 18:30:37 2018
# Process ID: 13288
# Current directory: E:/Verilog Project/Architecture/MCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11436 E:\Verilog Project\Architecture\MCPU\MCPU.xpr
# Log file: E:/Verilog Project/Architecture/MCPU/vivado.log
# Journal file: E:/Verilog Project/Architecture/MCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Verilog Project/Architecture/MCPU/MCPU.xpr}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/test_ps2.v}}] -no_script -reset -force -quiet
remove_files  {{E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/test_ps2.v}}
file delete -force {E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/test_ps2.v}
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/Verilog Project/Architecture/MCPU/MCPU.runs/impl_1/SWORD.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/Verilog Project/Architecture/MCPU/MCPU.runs/impl_1/SWORD.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
close_hw
export_ip_user_files -of_objects  [get_files c:/Users/T460P/Desktop/NewShell.coe] -no_script -reset -force -quiet
remove_files  c:/Users/T460P/Desktop/NewShell.coe
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_0 -dir {e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip}
set_property -dict [list CONFIG.algorithm_type {Radix2} CONFIG.dividend_and_quotient_width {32} CONFIG.divisor_width {32} CONFIG.clocks_per_division {1} CONFIG.latency_configuration {Manual} CONFIG.latency {0} CONFIG.remainder_type {Remainder} CONFIG.fractional_width {32}] [get_ips div_gen_0]
generate_target {instantiation_template} [get_files {{e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/div_gen_0/div_gen_0.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/div_gen_0/div_gen_0.xci}}]
catch { config_ip_cache -export [get_ips -all div_gen_0] }
export_ip_user_files -of_objects [get_files {{e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/div_gen_0/div_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/div_gen_0/div_gen_0.xci}}]
launch_runs -jobs 4 div_gen_0_synth_1
export_simulation -of_objects [get_files {{e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/div_gen_0/div_gen_0.xci}}] -directory {E:/Verilog Project/Architecture/MCPU/MCPU.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Verilog Project/Architecture/MCPU/MCPU.ip_user_files} -ipstatic_source_dir {E:/Verilog Project/Architecture/MCPU/MCPU.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Verilog Project/Architecture/MCPU/MCPU.cache/compile_simlib/modelsim} {questa=E:/Verilog Project/Architecture/MCPU/MCPU.cache/compile_simlib/questa} {riviera=E:/Verilog Project/Architecture/MCPU/MCPU.cache/compile_simlib/riviera} {activehdl=E:/Verilog Project/Architecture/MCPU/MCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sim_1/new/signed_divider_test.v} w ]
add_files -fileset sim_1 {{E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sim_1/new/signed_divider_test.v}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top signed_divider_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
set_property -dict [list CONFIG.Coe_File {E:/Verilog Project/Architecture/Material/NewShell.coe}] [get_ips RAM_B]
launch_simulation
reset_run synth_1
reset_run RAM_B_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/div_gen_0/div_gen_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset div_gen_0 {{e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/div_gen_0/div_gen_0.xci}}
file delete -force {e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/div_gen_0}
export_ip_user_files -of_objects  [get_files {{E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sim_1/new/signed_divider_test.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sim_1/new/signed_divider_test.v}}
file delete -force {E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sim_1/new/signed_divider_test.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/Verilog Project/Architecture/MCPU/MCPU.runs/impl_1/SWORD.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/Verilog Project/Architecture/MCPU/MCPU.runs/impl_1/SWORD.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
close_hw
set_property -dict [list CONFIG.Coe_File {E:/Verilog Project/Architecture/Material/NewShell.coe}] [get_ips RAM_B]
generate_target all [get_files  {{E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/RAM_B/RAM_B.xci}}]
catch { config_ip_cache -export [get_ips -all RAM_B] }
export_ip_user_files -of_objects [get_files {{E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/RAM_B/RAM_B.xci}}] -no_script -sync -force -quiet
reset_run RAM_B_synth_1
launch_runs -jobs 4 RAM_B_synth_1
export_simulation -of_objects [get_files {{E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/RAM_B/RAM_B.xci}}] -directory {E:/Verilog Project/Architecture/MCPU/MCPU.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Verilog Project/Architecture/MCPU/MCPU.ip_user_files} -ipstatic_source_dir {E:/Verilog Project/Architecture/MCPU/MCPU.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Verilog Project/Architecture/MCPU/MCPU.cache/compile_simlib/modelsim} {questa=E:/Verilog Project/Architecture/MCPU/MCPU.cache/compile_simlib/questa} {riviera=E:/Verilog Project/Architecture/MCPU/MCPU.cache/compile_simlib/riviera} {activehdl=E:/Verilog Project/Architecture/MCPU/MCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/Verilog Project/Architecture/Material/background2.coe}] [get_ips VRAM]
generate_target all [get_files  {{E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/VRAM/VRAM.xci}}]
catch { config_ip_cache -export [get_ips -all VRAM] }
export_ip_user_files -of_objects [get_files {{E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/VRAM/VRAM.xci}}] -no_script -sync -force -quiet
reset_run VRAM_synth_1
launch_runs -jobs 4 VRAM_synth_1
export_simulation -of_objects [get_files {{E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/VRAM/VRAM.xci}}] -directory {E:/Verilog Project/Architecture/MCPU/MCPU.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Verilog Project/Architecture/MCPU/MCPU.ip_user_files} -ipstatic_source_dir {E:/Verilog Project/Architecture/MCPU/MCPU.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Verilog Project/Architecture/MCPU/MCPU.cache/compile_simlib/modelsim} {questa=E:/Verilog Project/Architecture/MCPU/MCPU.cache/compile_simlib/questa} {riviera=E:/Verilog Project/Architecture/MCPU/MCPU.cache/compile_simlib/riviera} {activehdl=E:/Verilog Project/Architecture/MCPU/MCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/Verilog Project/Architecture/MCPU/MCPU.runs/impl_1/SWORD.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/Verilog Project/Architecture/MCPU/MCPU.runs/impl_1/SWORD.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
close_hw
close [ open {E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Signed_Divider.v} w ]
add_files {{E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Signed_Divider.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_unsigned_divisor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source test_unsigned_divisor.tcl
close_sim
launch_simulation
source test_unsigned_divisor.tcl
close_sim
launch_simulation
source test_unsigned_divisor.tcl
close_sim
launch_simulation
source test_unsigned_divisor.tcl
close_sim
launch_simulation
source test_unsigned_divisor.tcl
close_sim
launch_simulation
source test_unsigned_divisor.tcl
close_sim
launch_simulation
source test_unsigned_divisor.tcl
close_sim
