#-----------------------------------------------------------
# Vivado v2021.2.1 (64-bit)
# SW Build 3414424 on Sun Dec 19 10:57:14 MST 2021
# IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
# Start of session at: Mon Jan 10 15:13:02 2022
# Process ID: 6720
# Current directory: /home/y/fpga/2021.2/project_12/project_12.runs/design_1_xdma_0_0_synth_1
# Command line: vivado -log design_1_xdma_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xdma_0_0.tcl
# Log file: /home/y/fpga/2021.2/project_12/project_12.runs/design_1_xdma_0_0_synth_1/design_1_xdma_0_0.vds
# Journal file: /home/y/fpga/2021.2/project_12/project_12.runs/design_1_xdma_0_0_synth_1/vivado.jou
# Running On: b, OS: Linux, CPU Frequency: 4047.643 MHz, CPU Physical cores: 4, Host memory: 16678 MB
#-----------------------------------------------------------
source design_1_xdma_0_0.tcl -notrace
Command: synth_design -top design_1_xdma_0_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6948
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/xdma_v4_1_vl_rfs.sv:45091]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/xdma_v4_1_vl_rfs.sv:45092]
WARNING: [Synth 8-2306] macro XPREG redefined [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:66]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3320.285 ; gain = 167.793 ; free physical = 3325 ; free virtual = 26365
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/synth/design_1_xdma_0_0.sv:71]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_core_top' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:60]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_rq_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_axis_rq_if.svh:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter USER_WIDTH bound to: 62 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_rq_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_axis_rq_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_cc_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_axis_cc_if.svh:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter USER_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_cc_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_axis_cc_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_rc_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_axis_rc_if.svh:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter USER_WIDTH bound to: 75 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_rc_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_axis_rc_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_cq_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_axis_cq_if.svh:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter USER_WIDTH bound to: 88 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_cq_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_axis_cq_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_misc_output_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_misc_output_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_misc_output_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_misc_output_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_misc_input_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_misc_input_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_misc_input_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_misc_input_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_gic_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_gic_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_gic_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_gic_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_fabric_output_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_fabric_output_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_fabric_output_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_fabric_output_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_fabric_input_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_fabric_input_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_fabric_input_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_fabric_input_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_4Bx2048_4Bwe_ram_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_4Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_4Bx2048_4Bwe_ram_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_4Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_16Bx2048_4Bwe_ram_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_16Bx2048_4Bwe_ram_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_16Bx2048_4Bwe_ram_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_16Bx2048_4Bwe_ram_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_2Bx2048_ram_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_2Bx2048_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_2Bx2048_ram_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_2Bx2048_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_8Bx2048_4Bwe_ram_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_8Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_8Bx2048_4Bwe_ram_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_8Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_dsc_in_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_dsc_in_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_dsc_in_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_dsc_in_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_dsc_out_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_dsc_out_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_dsc_out_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_dsc_out_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx2048_32Bwe_ram_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx2048_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx2048_32Bwe_ram_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx2048_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx1024_32Bwe_ram_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx1024_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx1024_32Bwe_ram_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx1024_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
WARNING: [Synth 8-4767] Trying to implement RAM 'next_wait_sequence_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "next_wait_sequence_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element tagStBeatAdj_ff_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_awcacheq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_reqidq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_barq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_arcacheissueq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_reqidq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_arlenpendq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_barq_reg was removed. 
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_15_GenericFIFO' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_15_GenericFIFO' (36#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_15_GenericFIFOAsync' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_15_GenericFIFOAsync' (37#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_15_GenericFIFOAsync__parameterized0' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_15_GenericFIFOAsync__parameterized0' (41#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_15_GenericFIFO__parameterized0' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_15_GenericFIFO__parameterized0' (41#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_15_GenericFIFO__parameterized1' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_15_GenericFIFO__parameterized1' (41#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_15_GenericFIFOHead2' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/axidma_fifo.vh:927]
WARNING: [Synth 8-4767] Trying to implement RAM 'MemArray_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "MemArray_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_15_GenericFIFOHead2' (42#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/axidma_fifo.vh:927]
WARNING: [Synth 8-5858] RAM rreq_head_info_ff_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element tag_rrq_usr_ofst_mem_even_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tag_rrq_usr_ofst_mem_odd_reg was removed. 
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_15_GenericFIFO__parameterized2' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_15_GenericFIFO__parameterized2' (48#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_15_GenericFIFO__parameterized3' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_15_GenericFIFO__parameterized3' (48#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (53#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
WARNING: [Synth 8-5856] 3D RAM pf_bar_mask_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_dat_bram_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_dat_bram_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_dsc_byp_data_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_dsc_byp_data_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pf_bar_base_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pf_bar_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM aximm_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axist_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_multq_axi_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_xdma_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_multq_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axist_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM aximm_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM axist_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM aximm_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_xdma_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_multq_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wbk_multq_axi_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pcie_rrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dsc_multq_pcie_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_xdma_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM h2c_multq_rcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pcie_wrq_req_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pcie_wpl_dat_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_xdma_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM c2h_multq_wcp_cpl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net mi_h2c_pcie_dsc_cpld_udma\.wadr in module/entity xdma_v4_1_15_udma_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:4]
WARNING: [Synth 8-3848] Net mi_h2c_pcie_dsc_cpld_udma\.wen in module/entity xdma_v4_1_15_udma_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:5]
WARNING: [Synth 8-3848] Net mi_h2c_pcie_dsc_cpld_udma\.wdat in module/entity xdma_v4_1_15_udma_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:7]
WARNING: [Synth 8-3848] Net mi_h2c_pcie_dsc_cpld_udma\.radr in module/entity xdma_v4_1_15_udma_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:9]
WARNING: [Synth 8-3848] Net mi_c2h_pcie_dsc_cpld_udma\.wadr in module/entity xdma_v4_1_15_udma_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:4]
WARNING: [Synth 8-3848] Net mi_c2h_pcie_dsc_cpld_udma\.wen in module/entity xdma_v4_1_15_udma_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:5]
WARNING: [Synth 8-3848] Net mi_c2h_pcie_dsc_cpld_udma\.wdat in module/entity xdma_v4_1_15_udma_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:7]
WARNING: [Synth 8-3848] Net mi_c2h_pcie_dsc_cpld_udma\.radr in module/entity xdma_v4_1_15_udma_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:9]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (59#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (60#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (61#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (61#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (61#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (61#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip.v:84]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_pipe' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:71]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_seqnum_fifo' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_seqnum_fifo.v:59]
WARNING: [Synth 8-6014] Unused sequential element reg_prev_data_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_seqnum_fifo.v:133]
WARNING: [Synth 8-6014] Unused sequential element reg_in_fsm_state_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_seqnum_fifo.v:142]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_seqnum_fifo' (63#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_seqnum_fifo.v:59]
INFO: [Synth 8-6157] synthesizing module 'PCIE40E4' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:75540]
INFO: [Synth 8-6155] done synthesizing module 'PCIE40E4' (64#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:75540]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_bram' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_bram_32k' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_32k.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_bram_16k_int' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_16k_int.v:59]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:104146]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2' (65#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:104146]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_bram_16k_int' (66#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_16k_int.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_bram_32k' (67#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_32k.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_bram_rep' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_rep.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_bram_rep_int' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_rep_int.v:59]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2__parameterized0' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:104146]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2__parameterized0' (67#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:104146]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_bram_rep_int' (68#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_rep_int.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_bram_rep' (69#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_rep.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_bram_16k' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_16k.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_bram_16k' (70#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_16k.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_bram_msix' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_msix.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_bram_msix' (71#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_msix.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_bram_tph' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_tph.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_bram_tph' (72#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram_tph.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_bram' (73#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_bram.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_init_ctrl' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_init_ctrl.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_init_ctrl.v:265]
INFO: [Synth 8-155] case statement is not full and has no default [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_init_ctrl.v:314]
WARNING: [Synth 8-6014] Unused sequential element hot_reset_timer_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_init_ctrl.v:250]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_init_ctrl' (74#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_init_ctrl.v:62]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_vf_decode' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_vf_decode.v:59]
WARNING: [Synth 8-6014] Unused sequential element reg_cfg_interrupt_msix_vf_flr_msk_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_vf_decode.v:193]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_vf_decode' (75#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_vf_decode.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_pl_eq' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pl_eq.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_pl_eq' (76#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pl_eq.v:59]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx00_phy_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1373]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx01_phy_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1374]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx02_phy_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1375]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx03_phy_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1376]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx04_phy_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1377]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx05_phy_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1378]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx06_phy_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1379]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx07_phy_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1380]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx08_phy_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1381]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx09_phy_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1382]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx10_phy_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1383]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx11_phy_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1384]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx12_phy_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1385]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx13_phy_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1386]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx14_phy_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1387]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx15_phy_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1388]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx00_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1389]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx01_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1390]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx02_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1391]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx03_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1392]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx04_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1393]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx05_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1394]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx06_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1395]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx07_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1396]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx08_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1397]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx09_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1398]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx10_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1399]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx11_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1400]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx12_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1401]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx13_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1402]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx14_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1403]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx15_status_ff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:1404]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_pipe' (77#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pipe.v:71]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1259]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (78#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1259]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT_SYNC' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1281]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT_SYNC' (79#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1281]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_phy_top' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_phy_top.v:111]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_phy_wrapper' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_wrapper.v:140]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_phy_txeq' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_txeq.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_sync' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sync.v:66]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_sync_cell' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sync_cell.v:66]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_sync_cell' (80#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sync_cell.v:66]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_sync' (81#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sync.v:66]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_sync__parameterized0' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sync.v:66]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_sync__parameterized0' (81#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sync.v:66]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_sync__parameterized1' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sync.v:66]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_sync__parameterized1' (81#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sync.v:66]
INFO: [Synth 8-226] default block is never used [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_txeq.v:287]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_phy_txeq' (82#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_txeq.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_phy_rxeq' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_rxeq.v:66]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_sync__parameterized2' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sync.v:66]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_sync__parameterized2' (82#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sync.v:66]
INFO: [Synth 8-226] default block is never used [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_rxeq.v:225]
WARNING: [Synth 8-6014] Unused sequential element txpreset_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_rxeq.v:205]
WARNING: [Synth 8-6014] Unused sequential element txcoeff_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_rxeq.v:206]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_phy_rxeq' (83#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_rxeq.v:66]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_receiver_detect_rxterm' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_receiver_detect_rxterm.v:69]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_sync__parameterized3' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sync.v:66]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_sync__parameterized3' (83#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_sync.v:66]
WARNING: [Synth 8-6014] Unused sequential element rxelecidle_r_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_receiver_detect_rxterm.v:122]
WARNING: [Synth 8-3848] Net RXTERM_FSM in module/entity design_1_xdma_0_0_pcie4_ip_gt_receiver_detect_rxterm does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_receiver_detect_rxterm.v:84]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_receiver_detect_rxterm' (84#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_receiver_detect_rxterm.v:69]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_cdr_ctrl_on_eidle' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_cdr_ctrl_on_eidle.v:66]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_cdr_ctrl_on_eidle' (85#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_cdr_ctrl_on_eidle.v:66]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_gtwizard_top' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gtwizard_top.v:66]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_gt.v:62]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_gtwizard_top' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_gt_gtwizard_top.v:175]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4.v:143]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_gthe4_common_wrapper' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_gt_gthe4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_12_gthe4_common' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe4_common.v:55]
INFO: [Synth 8-6157] synthesizing module 'GTHE4_COMMON' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:32219]
INFO: [Synth 8-6155] done synthesizing module 'GTHE4_COMMON' (86#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:32219]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_12_gthe4_common' (87#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe4_common.v:55]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_gthe4_common_wrapper' (88#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_gt_gthe4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_gthe4_channel_wrapper' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_gt_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_12_gthe4_channel' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
INFO: [Synth 8-6157] synthesizing module 'GTHE4_CHANNEL' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:31027]
INFO: [Synth 8-6155] done synthesizing module 'GTHE4_CHANNEL' (89#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:31027]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_12_gthe4_channel' (90#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_gthe4_channel_wrapper' (91#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_gt_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_12_gthe4_cpll_cal' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/a478/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_12_reset_synchronizer' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/a478/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_12_reset_synchronizer' (92#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/a478/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_12_bit_synchronizer' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/a478/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_12_bit_synchronizer' (93#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/a478/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_12_gthe4_cpll_cal_tx' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/a478/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:55]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7137] Register freq_cnt_o_reg in module gtwizard_ultrascale_v1_7_12_gthe4_cpll_cal_freq_counter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/a478/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:190]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_12_gthe4_cpll_cal_freq_counter' (94#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/a478/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:55]
WARNING: [Synth 8-6014] Unused sequential element mask_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/a478/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:1079]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_12_gthe4_cpll_cal_tx' (95#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/a478/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_12_gthe4_cpll_cal_rx' (96#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/a478/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_12_gte4_drp_arb' (97#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/a478/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_12_gthe4_cpll_cal' (98#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/a478/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_12_gthe4_delay_powergood' (99#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/a478/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:55]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4' (100#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4.v:143]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_gtwizard_top' (101#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_gt_gtwizard_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt' (102#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_gt.v:62]
WARNING: [Synth 8-3848] Net eyescandataerror_out in module/entity design_1_xdma_0_0_pcie4_ip_gtwizard_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gtwizard_top.v:579]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_gtwizard_top' (103#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gtwizard_top.v:66]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_phy_clk' (104#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_clk.v:66]
INFO: [Synth 8-226] default block is never used [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_rst.v:417]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0_pcie4_ip_gt_phy_rst' (105#1) [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_rst.v:66]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net USB_POWERPRESENT in module/entity design_1_xdma_0_0_pcie4_ip_gt_phy_wrapper does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_wrapper.v:286]
WARNING: [Synth 8-3848] Net GT_RXLPMEN in module/entity design_1_xdma_0_0_pcie4_ip_gt_phy_wrapper does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_gt_phy_wrapper.v:333]
WARNING: [Synth 8-6014] Unused sequential element ds_srl_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:5491]
WARNING: [Synth 8-6014] Unused sequential element flr_cntr_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:5488]
WARNING: [Synth 8-6014] Unused sequential element np_req_wait_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:5495]
WARNING: [Synth 8-3848] Net gtrefclk01_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1181]
WARNING: [Synth 8-3848] Net gtrefclk00_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1182]
WARNING: [Synth 8-3848] Net pcierateqpll0_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1183]
WARNING: [Synth 8-3848] Net pcierateqpll1_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1184]
WARNING: [Synth 8-3848] Net qpll0pd_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1186]
WARNING: [Synth 8-3848] Net qpll0reset_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1187]
WARNING: [Synth 8-3848] Net qpll1pd_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1188]
WARNING: [Synth 8-3848] Net qpll1reset_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1189]
WARNING: [Synth 8-3848] Net qpll0freqlock_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1196]
WARNING: [Synth 8-3848] Net qpll1freqlock_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1197]
WARNING: [Synth 8-3848] Net rcalenb_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1201]
WARNING: [Synth 8-3848] Net txpisopd_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1202]
WARNING: [Synth 8-3848] Net cpllfreqlock_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1208]
WARNING: [Synth 8-3848] Net cpllpd_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1210]
WARNING: [Synth 8-3848] Net cpllreset_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1211]
WARNING: [Synth 8-3848] Net dmonfiforeset_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1212]
WARNING: [Synth 8-3848] Net dmonitorclk_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1213]
WARNING: [Synth 8-3848] Net eyescanreset_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1215]
WARNING: [Synth 8-3848] Net gtrefclk0_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1217]
WARNING: [Synth 8-3848] Net gtrxreset_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1218]
WARNING: [Synth 8-3848] Net gttxreset_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1219]
WARNING: [Synth 8-3848] Net gtwiz_reset_rx_done_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1220]
WARNING: [Synth 8-3848] Net gtwiz_reset_tx_done_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1221]
WARNING: [Synth 8-3848] Net gtwiz_userclk_rx_active_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1222]
WARNING: [Synth 8-3848] Net gtwiz_userclk_tx_active_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1223]
WARNING: [Synth 8-3848] Net loopback_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1225]
WARNING: [Synth 8-3848] Net pcieeqrxeqadaptdone_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1226]
WARNING: [Synth 8-3848] Net pcierstidle_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1229]
WARNING: [Synth 8-3848] Net pciersttxsyncstart_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1230]
WARNING: [Synth 8-3848] Net pcieuserratedone_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1234]
WARNING: [Synth 8-3848] Net resetovrd_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1237]
WARNING: [Synth 8-3848] Net rx8b10ben_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1238]
WARNING: [Synth 8-3848] Net rxbufreset_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1239]
WARNING: [Synth 8-3848] Net rxcdrfreqreset_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1243]
WARNING: [Synth 8-3848] Net rxcdrhold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1244]
WARNING: [Synth 8-3848] Net rxcdrreset_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1246]
WARNING: [Synth 8-3848] Net rxcommadeten_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1249]
WARNING: [Synth 8-3848] Net rxdfeagchold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1255]
WARNING: [Synth 8-3848] Net rxdfecfokhold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1256]
WARNING: [Synth 8-3848] Net rxdfekhhold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1257]
WARNING: [Synth 8-3848] Net rxdfelfhold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1258]
WARNING: [Synth 8-3848] Net rxdfelpmreset_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1259]
WARNING: [Synth 8-3848] Net rxdfetap10hold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1260]
WARNING: [Synth 8-3848] Net rxdfetap11hold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1261]
WARNING: [Synth 8-3848] Net rxdfetap12hold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1262]
WARNING: [Synth 8-3848] Net rxdfetap13hold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1263]
WARNING: [Synth 8-3848] Net rxdfetap14hold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1264]
WARNING: [Synth 8-3848] Net rxdfetap15hold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1265]
WARNING: [Synth 8-3848] Net rxdfetap2hold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1266]
WARNING: [Synth 8-3848] Net rxdfetap3hold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1267]
WARNING: [Synth 8-3848] Net rxdfetap4hold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1268]
WARNING: [Synth 8-3848] Net rxdfetap5hold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1269]
WARNING: [Synth 8-3848] Net rxdfetap6hold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1270]
WARNING: [Synth 8-3848] Net rxdfetap7hold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1271]
WARNING: [Synth 8-3848] Net rxdfetap8hold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1272]
WARNING: [Synth 8-3848] Net rxdfetap9hold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1273]
WARNING: [Synth 8-3848] Net rxdfeuthold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1274]
WARNING: [Synth 8-3848] Net rxdfevphold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1275]
WARNING: [Synth 8-3848] Net rxlpmen_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1278]
WARNING: [Synth 8-3848] Net rxlpmgchold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1279]
WARNING: [Synth 8-3848] Net rxlpmhfhold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1280]
WARNING: [Synth 8-3848] Net rxlpmlfhold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1281]
WARNING: [Synth 8-3848] Net rxlpmoshold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1282]
WARNING: [Synth 8-3848] Net rxmcommaalignen_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1283]
WARNING: [Synth 8-3848] Net rxoshold_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1284]
WARNING: [Synth 8-3848] Net rxpcommaalignen_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1288]
WARNING: [Synth 8-3848] Net rxpcsreset_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1289]
WARNING: [Synth 8-3848] Net rxpd_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1290]
WARNING: [Synth 8-3848] Net rxpmareset_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1292]
WARNING: [Synth 8-3848] Net rxpolarity_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1294]
WARNING: [Synth 8-3848] Net rxprbscntreset_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1295]
WARNING: [Synth 8-3848] Net rxprbssel_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1298]
WARNING: [Synth 8-3848] Net rxprogdivreset_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1299]
WARNING: [Synth 8-3848] Net rxrate_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1300]
WARNING: [Synth 8-3848] Net rxslide_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1304]
WARNING: [Synth 8-3848] Net rxtermination_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1307]
WARNING: [Synth 8-3848] Net rxuserrdy_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1308]
WARNING: [Synth 8-3848] Net rxusrclk2_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1309]
WARNING: [Synth 8-3848] Net rxusrclk_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1310]
WARNING: [Synth 8-3848] Net tx8b10ben_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1312]
WARNING: [Synth 8-3848] Net txctrl0_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1313]
WARNING: [Synth 8-3848] Net txctrl1_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1314]
WARNING: [Synth 8-3848] Net txctrl2_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1315]
WARNING: [Synth 8-3848] Net txdata_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1316]
WARNING: [Synth 8-3848] Net txdeemph_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1317]
WARNING: [Synth 8-3848] Net txdetectrx_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1318]
WARNING: [Synth 8-3848] Net txdiffctrl_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1319]
WARNING: [Synth 8-3848] Net txdlybypass_in in module/entity design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top does not have driver. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top.v:1320]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element sys_rst_lock_reg_reg was removed.  [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/xdma_v4_1/hdl/verilog/design_1_xdma_0_0_core_top.sv:4047]
WARNING: [Synth 8-7071] port 'pipe_tx0_rcvr_det' of module 'design_1_xdma_0_0_core_top' is unconnected for instance 'inst' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/synth/design_1_xdma_0_0.sv:704]
WARNING: [Synth 8-7071] port 'pipe_clk' of module 'design_1_xdma_0_0_core_top' is unconnected for instance 'inst' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/synth/design_1_xdma_0_0.sv:704]
WARNING: [Synth 8-7071] port 'sys_clk_bufg' of module 'design_1_xdma_0_0_core_top' is unconnected for instance 'inst' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/synth/design_1_xdma_0_0.sv:704]
WARNING: [Synth 8-7071] port 'pipe_tx0_powerdown' of module 'design_1_xdma_0_0_core_top' is unconnected for instance 'inst' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/synth/design_1_xdma_0_0.sv:704]
WARNING: [Synth 8-7071] port 'cfg_fc_vc_sel' of module 'design_1_xdma_0_0_core_top' is unconnected for instance 'inst' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/synth/design_1_xdma_0_0.sv:704]
WARNING: [Synth 8-7023] instance 'inst' of module 'design_1_xdma_0_0_core_top' has 1299 connections declared, but only 1294 given [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/synth/design_1_xdma_0_0.sv:704]
WARNING: [Synth 8-7129] Port phy_txdata_i[255] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[254] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[253] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[252] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[251] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[250] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[249] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[248] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[247] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[246] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[245] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[244] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[243] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[242] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[241] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[240] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[239] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[238] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[237] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[236] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[235] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[234] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[233] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[232] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[231] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[230] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[229] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[228] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[227] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[226] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[225] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[224] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[191] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[190] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[189] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[188] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[187] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[186] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[185] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[184] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[183] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[182] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[181] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[180] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[179] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[178] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[177] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[176] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[175] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[174] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[173] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[172] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[171] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[170] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[169] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[168] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[167] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[166] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[165] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[164] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[163] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[162] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[161] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[160] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[127] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[126] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[125] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[124] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[123] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[122] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[121] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[120] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[119] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[118] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[117] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[116] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[115] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[114] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[113] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[112] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[111] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[110] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[109] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[108] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[107] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[106] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[105] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[104] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[103] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[102] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[101] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[100] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[99] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[98] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[97] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[96] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[63] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[62] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[61] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
WARNING: [Synth 8-7129] Port phy_txdata_i[60] in module design_1_xdma_0_0_pcie4_ip_phy_pipeline is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3757.184 ; gain = 604.691 ; free physical = 1747 ; free virtual = 25067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3757.184 ; gain = 604.691 ; free physical = 528 ; free virtual = 23949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3757.184 ; gain = 604.691 ; free physical = 528 ; free virtual = 23949
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3765.184 ; gain = 0.000 ; free physical = 5120 ; free virtual = 28829
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/synth/design_1_xdma_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/synth/design_1_xdma_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_gt.xdc] for cell 'inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst'
Finished Parsing XDC File [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_gt.xdc] for cell 'inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_xdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_xdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y1.xdc] for cell 'inst/pcie4_ip_i/inst'
WARNING: [Vivado 12-508] No pins matched 'design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/DIV[0]'. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y1.xdc:168]
WARNING: [Vivado 12-508] No pins matched 'design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/DIV[1]'. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y1.xdc:169]
WARNING: [Vivado 12-508] No pins matched 'design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/DIV[2]'. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y1.xdc:170]
Finished Parsing XDC File [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y1.xdc] for cell 'inst/pcie4_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x0y1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_xdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_xdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/source/design_1_xdma_0_0_pcie4_uscaleplus_ip.xdc] for cell 'inst'
Finished Parsing XDC File [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/source/design_1_xdma_0_0_pcie4_uscaleplus_ip.xdc] for cell 'inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/y/fpga/2021.2/project_12/project_12.runs/design_1_xdma_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/y/fpga/2021.2/project_12/project_12.runs/design_1_xdma_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/y/fpga/2021.2/project_12/project_12.runs/design_1_xdma_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_xdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_xdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/design_1_xdma_0_0_pcie4_ip_board.xdc] for cell 'inst/pcie4_ip_i/inst'
Finished Parsing XDC File [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/design_1_xdma_0_0_pcie4_ip_board.xdc] for cell 'inst/pcie4_ip_i/inst'
Parsing XDC File [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_late.xdc] for cell 'inst/pcie4_ip_i/inst'
Finished Parsing XDC File [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_late.xdc] for cell 'inst/pcie4_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_late.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_xdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_xdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_xdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_xdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_xdma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_xdma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 23 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4153.559 ; gain = 0.000 ; free physical = 3686 ; free virtual = 28081
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.40 . Memory (MB): peak = 4170.402 ; gain = 16.844 ; free physical = 3435 ; free virtual = 27882
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:13 ; elapsed = 00:01:13 . Memory (MB): peak = 4170.402 ; gain = 1017.910 ; free physical = 2532 ; free virtual = 27020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:13 ; elapsed = 00:01:13 . Memory (MB): peak = 4170.402 ; gain = 1017.910 ; free physical = 2525 ; free virtual = 27013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_gt_top_i/\diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /design_1_xdma_0_0_pcie4_ip_gt_i/inst. (constraint file  /home/y/fpga/2021.2/project_12/project_12.runs/design_1_xdma_0_0_synth_1/dont_touch.xdc, line 22).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4_ip_i/inst. (constraint file  /home/y/fpga/2021.2/project_12/project_12.runs/design_1_xdma_0_0_synth_1/dont_touch.xdc, line 25).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/y/fpga/2021.2/project_12/project_12.runs/design_1_xdma_0_0_synth_1/dont_touch.xdc, line 44).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4_ip_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_gt_top_i/\diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /design_1_xdma_0_0_pcie4_ip_gt_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4_ip_i/inst/user_lnk_up_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie4_ip_i/inst/user_reset_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\bridge_ram.bridge_ram_read_512.SLAVE_READ_BRAM /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\bridge_ram.SLAVE_WRITE_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/MASTER_READ_BRAM/\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\mas_bridge_ram_write_512.MASTER_WRITE_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP = true for sys_rst_n. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:13 . Memory (MB): peak = 4170.402 ; gain = 1017.910 ; free physical = 2433 ; free virtual = 26922
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'read_reqSM_cs_reg' in module 'xdma_v4_1_15_axi4mm_axi_slave_read'
INFO: [Synth 8-802] inferred FSM for state register 'read_dataSM_cs_reg' in module 'xdma_v4_1_15_axi4mm_axi_slave_read'
INFO: [Synth 8-802] inferred FSM for state register 'regStateSm_cs_reg' in module 'xdma_v4_1_15_axi4mm_reg_block'
INFO: [Synth 8-802] inferred FSM for state register 'rd_req_tlpctlSM_cs_reg' in module 'xdma_v4_1_15_axi4mm_slave_read_req_if'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xdma_v4_1_15_axi_pcie_v2_3_slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'memreqsm_cs_reg' in module 'xdma_v4_1_15_axi_str_masterbr_wrrd_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'cpldtlpSm_cs_reg' in module 'xdma_v4_1_15_axi_str_masterbr_rdtlp_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'wrlitesm_cs_reg' in module 'xdma_v4_1_15_axi_mm_master_wr_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'wrdatasm_cs_reg' in module 'xdma_v4_1_15_axi_mm_master_wr_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'rdliteSM_cs_reg' in module 'xdma_v4_1_15_axi_mm_master_rd_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'tar_sm_mr_cur_reg' in module 'xdma_v4_1_15_vul_tar'
INFO: [Synth 8-802] inferred FSM for state register 'msix_init_state_reg' in module 'xdma_v4_1_15_udma_msix'
INFO: [Synth 8-802] inferred FSM for state register 'intr_issue_state_reg' in module 'xdma_v4_1_15_pcie_userapp_tgt_intr_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'clk_sm_cur_reg' in module 'xdma_v4_1_15_vul_irq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'design_1_xdma_0_0_pcie4_ip_gt_phy_txeq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'design_1_xdma_0_0_pcie4_ip_gt_phy_rxeq'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_fsm_reg' in module 'design_1_xdma_0_0_pcie4_ip_gt_receiver_detect_rxterm'
INFO: [Synth 8-802] inferred FSM for state register 'non_sris.fsm_reg' in module 'design_1_xdma_0_0_pcie4_ip_gt_cdr_ctrl_on_eidle'
WARNING: [Synth 8-3936] Found unconnected internal register 'progclk_sel_store_reg' and it is trimmed from '16' to '15' bits. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/a478/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:707]
WARNING: [Synth 8-3936] Found unconnected internal register 'x0e1_store_reg' and it is trimmed from '16' to '15' bits. [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/a478/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:780]
INFO: [Synth 8-802] inferred FSM for state register 'arb_state_reg' in module 'gtwizard_ultrascale_v1_7_12_gte4_drp_arb'
INFO: [Synth 8-802] inferred FSM for state register 'pwr_on_fsm_reg' in module 'design_1_xdma_0_0_pcie4_ip_gt_phy_rst'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'design_1_xdma_0_0_pcie4_ip_gt_phy_rst'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi4mm_axi_slave_write:/widq_ff_reg" of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi4mm_axi_slave_write:/startOffsetq_ff_reg" of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi4mm_axi_slave_write:/waddrq_ff_reg" of size (depth=8 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi4mm_axi_slave_write:/wlengthq_ff_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi4mm_small_fifo:/fifo_data_reg" of size (depth=8 x width=86) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi4mm_small_fifo__parameterized0:/fifo_data_reg" of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              RDATA_IDLE |                              000 |                              000
              RDATA_LOAD |                              001 |                              001
   RDATA_FIRST_BRAM_READ |                              010 |                              010
          RDATA_STR_DATA |                              011 |                              011
          RDATA_STR_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_dataSM_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_15_axi4mm_axi_slave_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            READREQ_IDLE |                               00 |                               00
           READREQ_CHECK |                               01 |                               01
        READREQ_SEND_REQ |                               10 |                               11
   READREQ_WFOROPEN_SLOT |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_reqSM_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_15_axi4mm_axi_slave_read'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi4mm_axi_slave_read:/firstoffq_reg" of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                REG_IDLE |                               00 |                               00
              REG_ACCESS |                               01 |                               01
             REG_WAIT_CS |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'regStateSm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_15_axi4mm_reg_block'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi4mm_slave_write_req_if:/waddrlow_q_reg" of size (depth=8 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi4mm_slave_write_req_if:/wlength_q_reg" of size (depth=8 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             TLPCTL_IDLE |                              000 |                              000
     TLPCTL_BUILD_HEADER |                              001 |                              100
    TLPCTL_ALLOC_BUFFERS |                              010 |                              110
     TLPCTL_REQ_COMPLETE |                              011 |                              101
     TLPCTL_SPLITREQ_2ND |                              100 |                              010
     TLPCTL_SPLITREQ_3RD |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_req_tlpctlSM_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_15_axi4mm_slave_read_req_if'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi4mm_slave_read_cpl_if:/rxbufLlList_ff_reg" of size (depth=32 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               00 |                               00
                 SM_READ |                               01 |                               01
                SM_WRITE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xdma_v4_1_15_axi_pcie_v2_3_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRRD_IDLE |                              000 |                              000
             WRRD_MEMREQ |                              001 |                              001
          WRRD_MEMREQ2ND |                              010 |                              010
          WRRD_MEMWRDATA |                              011 |                              100
           WRRD_MEMRDREQ |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'memreqsm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_15_axi_str_masterbr_wrrd_br_v'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi_str_masterbr_rdtlp_br_v:/rdtlplengthq_reg" of size (depth=8 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              MCPL_START |                               00 |                               00
          MCPL_CRTDATBT1 |                               01 |                               01
          MCPL_CRTDATBT2 |                               10 |                               10
           MCPL_DATAXFER |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpldtlpSm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_15_axi_str_masterbr_rdtlp_br_v'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi_mm_master_wr_br_v:/m_axi_awfirstdwbestq_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi_mm_master_wr_br_v:/m_axi_awdwlenq_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi_mm_master_wr_br_v:/m_axi_awlastdwbestq_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WDATASM_START |                               00 |                               00
            WDATASM_IDLE |                               01 |                               01
        WDATASM_DATAXFER |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrdatasm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_15_axi_mm_master_wr_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WRLITESM_IDLE |                               00 |                               00
    WRLITESM_PCIETLPINFO |                               01 |                               01
         WRLITESM_WRDATA |                               10 |                               10
         WRLITESM_WAITWR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrlitesm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_15_axi_mm_master_wr_br_v'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi_mm_master_wr_br_v:/m_axi_awaddrq_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi_mm_master_wr_br_v:/m_axi_funcq_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi_mm_master_wr_br_v:/m_axi_awsizeq_reg" of size (depth=16 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_axi_mm_master_wr_br_v:/m_axi_awprotq_reg" of size (depth=16 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RDLITE_IDLE |                               00 |                               00
      RDLITE_PCIETLPINFO |                               01 |                               01
        RDLITE_WAITRDCPL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdliteSM_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_15_axi_mm_master_rd_br_v'
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_dma_pcie_rq:/wcp_chn_q_reg" of size (depth=15 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_dma_pcie_rq:/wcp_eor_q_reg" of size (depth=15 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_dma_pcie_rq:/wcp_rid_q_reg" of size (depth=15 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_dma_pcie_rc:/tag_rrq_chn_info_mem_odd_reg" of size (depth=16 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_dma_pcie_rc:/tag_rrq_chn_info_mem_even_reg" of size (depth=16 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_dma_pcie_rc:/tag_did_conti_val_reg" of size (depth=32 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              sm_mr_idle |                             0001 |                             0001
                sm_mr_ld |                             0010 |                             0010
              sm_mr_wait |                             0100 |                             0100
               sm_mr_cpl |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tar_sm_mr_cur_reg' in module 'xdma_v4_1_15_vul_tar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        S_INTR_ISSUE_RST |                        000000001 |                             0000
       S_INTR_ISSUE_IDLE |                        000000010 |                             0001
      S_INTR_ISSUE_ADDRL |                        000000100 |                             0010
      S_INTR_ISSUE_ADDRH |                        000001000 |                             0011
       S_INTR_ISSUE_DATA |                        000010000 |                             0100
     S_INTR_ISSUE_VECCON |                        000100000 |                             0101
        S_INTR_ISSUE_VLD |                        001000000 |                             0110
       S_INTR_ISSUE_SEND |                        010000000 |                             0111
       S_INTR_ISSUE_WAIT |                        100000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'intr_issue_state_reg' using encoding 'one-hot' in module 'xdma_v4_1_15_pcie_userapp_tgt_intr_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                              000 | 00000000000000000000000000000000
                  sm_arb |                              001 | 00000000000000000000000000000001
                  sm_vec |                              010 | 00000000000000000000000000000010
              sm_irq_set |                              011 | 00000000000000000000000000000011
                  sm_irq |                              100 | 00000000000000000000000000000100
              sm_irq_clr |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_sm_cur_reg' using encoding 'sequential' in module 'xdma_v4_1_15_vul_irq'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "xdma_v4_1_15_mem_simple_dport_ram__parameterized0:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "xdma_v4_1_15_mem_simple_dport_ram__parameterized0:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "xdma_v4_1_15_mem_simple_dport_ram__parameterized1:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_15_mem_simple_dport_ram__parameterized4:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_15_mem_simple_dport_ram__parameterized4:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xdma_v4_1_15_mem_simple_dport_ram__parameterized4:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_15_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_15_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_15_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_15_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_15_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_15_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "xdma_v4_1_15_mem_simple_dport_ram__parameterized5:/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "xdma_v4_1_15_mem_simple_dport_ram__parameterized5:/the_bram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                              000 |                              000
              FSM_PRESET |                              001 |                              001
               FSM_COEFF |                              010 |                              010
               FSM_REMAP |                              011 |                              011
               FSM_QUERY |                              100 |                              100
                FSM_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'design_1_xdma_0_0_pcie4_ip_gt_phy_txeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                            00001 |                              000
              FSM_PRESET |                            00010 |                              001
             FSM_TXCOEFF |                            00100 |                              010
               FSM_ADAPT |                            01000 |                              011
                FSM_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'design_1_xdma_0_0_pcie4_ip_gt_phy_rxeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_ASSERT_AVTT |                              000 |                              001
FSM_CHECK_RXELECIDLE_ASSERTED |                              001 |                              010
FSM_CHECK_RXELECIDLE_SOLID_DEASSERT |                              010 |                              011
         FSM_ASSERT_PROG |                              011 |                              100
           FSM_CTRL_IDLE |                              100 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_fsm_reg' using encoding 'sequential' in module 'design_1_xdma_0_0_pcie4_ip_gt_receiver_detect_rxterm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                               00 |                              000
FSM_GEN12_RXELECIDLE_EXIT |                               01 |                              001
FSM_GEN34_RXELECIDLE_EXIT |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'non_sris.fsm_reg' using encoding 'sequential' in module 'design_1_xdma_0_0_pcie4_ip_gt_cdr_ctrl_on_eidle'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               ARB_START |                             0001 |                             0001
                ARB_WAIT |                             0010 |                             0010
              ARB_REPORT |                             0100 |                             0100
                 ARB_INC |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'arb_state_reg' in module 'gtwizard_ultrascale_v1_7_12_gte4_drp_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         PWR_ON_WAIT_CNT |                                0 |                               00
             PWR_ON_DONE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pwr_on_fsm_reg' using encoding 'sequential' in module 'design_1_xdma_0_0_pcie4_ip_gt_phy_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_GTPOWERGOOD |                         00000001 |                              001
             FSM_PLLLOCK |                         00000010 |                              010
  FSM_TXPROGDIVRESETDONE |                         00000100 |                              011
           FSM_RESETDONE |                         00001000 |                              100
        FSM_TXSYNC_START |                         00010000 |                              101
         FSM_TXSYNC_DONE |                         00100000 |                              110
           FSM_PHYSTATUS |                         01000000 |                              111
                FSM_IDLE |                         10000000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'design_1_xdma_0_0_pcie4_ip_gt_phy_rst'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 4170.402 ; gain = 1017.910 ; free physical = 485 ; free virtual = 24293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 20    
	   4 Input   28 Bit       Adders := 2     
	   3 Input   28 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 4     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 4     
	   3 Input   18 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 3     
	   3 Input   13 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 5     
	   3 Input   11 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 9     
	   4 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 20    
	   3 Input   10 Bit       Adders := 2     
	   6 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 12    
	   4 Input    9 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 19    
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 9     
	   2 Input    6 Bit       Adders := 15    
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 33    
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 40    
	   5 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 64    
	   4 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 42    
+---XORs : 
	   2 Input     52 Bit         XORs := 12    
	   2 Input      9 Bit         XORs := 9     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 7     
	   2 Input      5 Bit         XORs := 9     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                8 Bit    Wide XORs := 32    
	                2 Bit    Wide XORs := 4     
+---Registers : 
	              756 Bit    Registers := 1     
	              512 Bit    Registers := 2     
	              504 Bit    Registers := 1     
	              480 Bit    Registers := 1     
	              331 Bit    Registers := 5     
	              327 Bit    Registers := 2     
	              295 Bit    Registers := 2     
	              288 Bit    Registers := 4     
	              256 Bit    Registers := 22    
	              252 Bit    Registers := 5     
	              144 Bit    Registers := 40    
	              137 Bit    Registers := 3     
	              128 Bit    Registers := 3     
	              124 Bit    Registers := 1     
	              115 Bit    Registers := 1     
	              105 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               80 Bit    Registers := 8     
	               64 Bit    Registers := 30    
	               52 Bit    Registers := 1     
	               48 Bit    Registers := 8     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 102   
	               30 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               25 Bit    Registers := 4     
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 9     
	               18 Bit    Registers := 16    
	               16 Bit    Registers := 40    
	               15 Bit    Registers := 10    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 35    
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 101   
	                7 Bit    Registers := 42    
	                6 Bit    Registers := 52    
	                5 Bit    Registers := 139   
	                4 Bit    Registers := 329   
	                3 Bit    Registers := 186   
	                2 Bit    Registers := 153   
	                1 Bit    Registers := 982   
+---RAMs : 
	             256K Bit	(1024 X 256 bit)          RAMs := 1     
	             144K Bit	(512 X 288 bit)          RAMs := 3     
	              80K Bit	(1024 X 80 bit)          RAMs := 1     
	              72K Bit	(512 X 144 bit)          RAMs := 16    
	              72K Bit	(256 X 288 bit)          RAMs := 1     
	              64K Bit	(2048 X 32 bit)          RAMs := 5     
	              64K Bit	(256 X 256 bit)          RAMs := 1     
	              32K Bit	(2048 X 16 bit)          RAMs := 1     
	              20K Bit	(256 X 80 bit)          RAMs := 1     
	              16K Bit	(64 X 256 bit)          RAMs := 2     
	               5K Bit	(64 X 80 bit)          RAMs := 2     
	               4K Bit	(128 X 32 bit)          RAMs := 1     
	               2K Bit	(8 X 331 bit)          RAMs := 1     
	             1024 Bit	(16 X 64 bit)          RAMs := 1     
	              688 Bit	(8 X 86 bit)          RAMs := 1     
	              320 Bit	(16 X 20 bit)          RAMs := 2     
	              288 Bit	(32 X 9 bit)          RAMs := 1     
	              160 Bit	(16 X 10 bit)          RAMs := 1     
	              160 Bit	(32 X 5 bit)          RAMs := 1     
	              128 Bit	(16 X 8 bit)          RAMs := 1     
	              120 Bit	(15 X 8 bit)          RAMs := 1     
	               96 Bit	(8 X 12 bit)          RAMs := 2     
	               88 Bit	(8 X 11 bit)          RAMs := 1     
	               80 Bit	(8 X 10 bit)          RAMs := 1     
	               64 Bit	(16 X 4 bit)          RAMs := 2     
	               64 Bit	(8 X 8 bit)          RAMs := 1     
	               48 Bit	(16 X 3 bit)          RAMs := 2     
	               45 Bit	(15 X 3 bit)          RAMs := 1     
	               32 Bit	(8 X 4 bit)          RAMs := 2     
	               24 Bit	(8 X 3 bit)          RAMs := 2     
	               15 Bit	(15 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  756 Bit        Muxes := 7     
	   5 Input  756 Bit        Muxes := 1     
	   3 Input  756 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 7     
	   2 Input  504 Bit        Muxes := 3     
	   3 Input  504 Bit        Muxes := 1     
	   2 Input  480 Bit        Muxes := 6     
	   4 Input  480 Bit        Muxes := 1     
	   2 Input  331 Bit        Muxes := 4     
	   4 Input  331 Bit        Muxes := 1     
	   2 Input  327 Bit        Muxes := 1     
	   2 Input  295 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 14    
	   4 Input  256 Bit        Muxes := 4     
	   2 Input  252 Bit        Muxes := 14    
	   5 Input  252 Bit        Muxes := 1     
	   2 Input  144 Bit        Muxes := 2     
	   2 Input  137 Bit        Muxes := 32    
	   2 Input  128 Bit        Muxes := 13    
	   4 Input  128 Bit        Muxes := 1     
	   2 Input  124 Bit        Muxes := 1     
	   2 Input  115 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 4     
	   4 Input   96 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 15    
	   4 Input   64 Bit        Muxes := 6     
	   9 Input   64 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   4 Input   52 Bit        Muxes := 12    
	   2 Input   52 Bit        Muxes := 14    
	   9 Input   52 Bit        Muxes := 1     
	   5 Input   48 Bit        Muxes := 4     
	   2 Input   48 Bit        Muxes := 8     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 104   
	   4 Input   32 Bit        Muxes := 7     
	   3 Input   32 Bit        Muxes := 7     
	  20 Input   32 Bit        Muxes := 1     
	  11 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 13    
	   9 Input   32 Bit        Muxes := 2     
	  16 Input   32 Bit        Muxes := 1     
	  33 Input   32 Bit        Muxes := 4     
	   2 Input   30 Bit        Muxes := 12    
	  20 Input   29 Bit        Muxes := 1     
	   5 Input   28 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 9     
	   9 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 4     
	   2 Input   26 Bit        Muxes := 6     
	  33 Input   25 Bit        Muxes := 4     
	   2 Input   25 Bit        Muxes := 4     
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 4     
	   4 Input   22 Bit        Muxes := 4     
	   2 Input   21 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 6     
	   3 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 12    
	   6 Input   19 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 4     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 28    
	  33 Input   16 Bit        Muxes := 8     
	   4 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 11    
	   4 Input   15 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 7     
	   2 Input   12 Bit        Muxes := 6     
	   6 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	   7 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 14    
	   4 Input   11 Bit        Muxes := 3     
	   3 Input   11 Bit        Muxes := 1     
	   6 Input   11 Bit        Muxes := 5     
	   7 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 47    
	   4 Input   10 Bit        Muxes := 8     
	   6 Input   10 Bit        Muxes := 1     
	   9 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 27    
	   9 Input    9 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 98    
	   3 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 7     
	   9 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 4     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 34    
	   4 Input    7 Bit        Muxes := 2     
	   8 Input    7 Bit        Muxes := 4     
	   3 Input    7 Bit        Muxes := 4     
	   7 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 36    
	   4 Input    6 Bit        Muxes := 5     
	  20 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 84    
	   4 Input    5 Bit        Muxes := 10    
	   6 Input    5 Bit        Muxes := 5     
	   5 Input    5 Bit        Muxes := 5     
	   3 Input    5 Bit        Muxes := 8     
	   5 Input    4 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 66    
	   4 Input    4 Bit        Muxes := 14    
	   3 Input    4 Bit        Muxes := 3     
	   6 Input    4 Bit        Muxes := 5     
	   8 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 4     
	  10 Input    4 Bit        Muxes := 1     
	  33 Input    4 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 26    
	   2 Input    3 Bit        Muxes := 249   
	  12 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 29    
	   6 Input    3 Bit        Muxes := 10    
	   9 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 3     
	  21 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 178   
	   4 Input    2 Bit        Muxes := 13    
	   3 Input    2 Bit        Muxes := 24    
	   5 Input    2 Bit        Muxes := 9     
	   7 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 931   
	   3 Input    1 Bit        Muxes := 29    
	   5 Input    1 Bit        Muxes := 88    
	   4 Input    1 Bit        Muxes := 88    
	   7 Input    1 Bit        Muxes := 93    
	  12 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 31    
	   9 Input    1 Bit        Muxes := 6     
	  18 Input    1 Bit        Muxes := 17    
	   8 Input    1 Bit        Muxes := 15    
	  33 Input    1 Bit        Muxes := 72    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/i_0/ram_top/gen_sw_ctxt_ram[0].SW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "inst/i_0/ram_top/gen_sw_ctxt_ram[0].SW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/i_0/ram_top/gen_sw_ctxt_ram[1].SW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "inst/i_0/ram_top/gen_sw_ctxt_ram[1].SW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/i_0/ram_top/gen_sw_ctxt_ram[2].SW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "inst/i_0/ram_top/gen_sw_ctxt_ram[2].SW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/i_0/ram_top/gen_sw_ctxt_ram[3].SW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "inst/i_0/ram_top/gen_sw_ctxt_ram[3].SW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/i_0/ram_top/HW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "inst/i_0/ram_top/HW_CTXT_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/i_0/ram_top/DSC_CRD_RCV_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLI_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLI_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLI_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/i_0/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg"
INFO: [Synth 8-5544] ROM "cplLenMid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addrmask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg" of size (depth=8 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awdwlenq_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awaddrq_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awdwlenstq_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_funcq_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awsizeq_reg" of size (depth=16 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awprotq_reg" of size (depth=16 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'rdata_idx_ff_reg[3:0]' into 'rdata_idx_ff_reg[3:0]' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/xdma_v4_1_vl_rfs.sv:24146]
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "global_intr_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "port_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_err_uncor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "global_intr_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "port_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_err_uncor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_slave_read_cpl_if_inst/rxbufLlList_ff_reg " of size (depth=32 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg" of size (depth=8 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awdwlenq_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awaddrq_reg" of size (depth=16 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awdwlenstq_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_funcq_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awsizeq_reg" of size (depth=16 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_awprotq_reg" of size (depth=16 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_slave_read_cpl_if_inst/rxbufLlList_ff_reg " of size (depth=32 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_mm_master_top_inst/\axi4mm_axi_str_masterbr_rdtlp_inst/prepPtr_ff_reg )
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/upperdwAddrLast_0_ff_reg[0]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/length_offset_0_ff_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/cpldataerr_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_mm_master_top_inst/\axi4mm_axi_str_masterbr_rdtlp_inst/cplsplitcnt_0_ff_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_mm_master_top_inst/\axi4mm_axi_str_masterbr_rdtlp_inst/cplLenMid_ff_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_mm_master_top_inst/\axi4mm_axi_str_masterbr_rdtlp_inst/cplLenMid_ff_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_mm_master_top_inst/\axi4mm_axi_str_masterbr_rdtlp_inst/cplLenMid_ff_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_mm_master_top_inst/\axi4mm_axi_str_masterbr_rdtlp_inst/cplLenMid_ff_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_mm_master_top_inst/\axi4mm_axi_str_masterbr_rdtlp_inst/cplLenMid_ff_reg[4] )
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrl_ff_reg[0]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrl_ff_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_mm_master_top_inst/\axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrl_ff_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[0]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[1]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[2]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[3]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[4]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[4]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[5]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[6]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_mm_master_top_inst/\axi4mm_axi_str_masterbridge_wrrd_inst/tlpfunc_ff_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.trn_recrc_err_d_reg )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/unsupported_req_ff_reg' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/cpl_err_stat_ff_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.ctl_user_intr_d_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.ctl_user_intr_d_reg[8] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[0]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[1]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[1]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[2]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[2]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[3]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[3]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[4]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[4]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[5]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[5]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[6]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[6]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[7]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[8]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[8]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[9]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[9]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[10]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[10]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[11]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[11]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[12]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[12]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[13]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[13]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[14]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[14]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[15]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[15]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[16]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[16]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[17]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[17]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[18]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[18]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[19]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[19]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[20]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[20]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[21]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[21]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[22]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[22]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[23]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[23]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[24]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[24]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[25]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[25]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[26]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[26]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[27]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[27]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[28]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[28]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[29]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[29]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[30]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[30]' (FDR) to 'mm_slave_port.axi4mm_slave_read_cpl_if_inst/rc_parity_ff_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.ctl_user_new_intr_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.ctl_user_new_intr_d_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.ctl_user_new_intr_d_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_block_bridge_inst/end_point_1.s_axi_ctl_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_block_bridge_inst/end_point_1.s_axi_ctl_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[0]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[1]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[2]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[3]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[4]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[5]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[6]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[6] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[7]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[7] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[8]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[8] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[9]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[9] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[10]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[10] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[11]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[11] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[12]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[12] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[13]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[13] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[14]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[14] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[15]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[15] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[16]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[16] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[17]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.cfg_mgmt_wr_readonly_o_reg )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[18]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[18] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[19]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[19] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[20]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[20] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[21]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[21] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[22]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[22] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[23]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[23] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[24]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[24] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[25]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[25] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[26]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[26] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[27]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[27] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[28]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[28] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[29]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[29] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[30]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_mask_new_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_slave_inst/end_point.interrupt_decode_new_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_bresp_reg[0] )
INFO: [Synth 8-3886] merging instance 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point_1.s_axi_ctl_bresp_reg[0]' (FDCE) to 'mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point_1.s_axi_ctl_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.s_axi_ctl_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_block_bridge_inst/end_point_1.s_axi_ctl_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[31]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[42]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[42]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[44]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[44]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[47]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[47]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[88]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[88]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[95]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[95]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[96]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[96]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[97]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[97]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[98]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[98]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[99]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[99]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[100]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[100]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[101]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[101]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[102]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[102]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[103]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[103]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[104]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[104]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[105]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[105]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[106]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[106]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[107]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[107]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[108]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[108]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[109]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[109]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[110]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[110]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[111]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[111]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[112]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[112]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[113]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[113]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[114]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[114]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[115]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[115]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[116]'
INFO: [Synth 8-3886] merging instance 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[116]' (FDRE) to 'axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[117]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_mm_master_top_inst/\axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4mm_axi_mm_master_top_inst/\axi4mm_axi_str_masterbridge_wrrd_inst/true_512b_last_ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.msi_base_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.msi_base_addr_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.msi_base_addr_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.msi_base_addr_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.msi_base_addr_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.msi_base_addr_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.msi_base_addr_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.msi_base_addr_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.msi_base_addr_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.msi_base_addr_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.msi_base_addr_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.msi_base_addr_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.msi_base_addr_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.msi_base_addr_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.msi_base_addr_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.msi_base_addr_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mm_slave_port.axi_enhanced_cfg /\axi_enhanced_cfg_event_handler_inst/block_is_ep.msi_base_addr_reg[45] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/i_6/i_0/m_axi_funcq_reg_0_15_0_7 from module extram__17 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/i_35/m_axi_funcq_reg_0_1_0_7 from module xdma_v4_1_15_axi_mm_master_rd_br_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/__21/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfuncq_reg_0_7_0_7 from module xdma_v4_1_15_axi4mm_axi_mm_master_top_br_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/i_35/m_axi_funcq_reg_0_1_0_7 from module xdma_v4_1_15_axi_mm_master_rd_br_v due to constant propagation
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addrmask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reqLenMid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_slave_write_req_if/waddrlow_q_reg " of size (depth=8 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_slave_write_req_if/wlength_q_reg " of size (depth=8 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_slave_write_req_if/wbarhit_q_reg " of size (depth=8 x width=7) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_slave_write_req_if/waddrhi_q_reg " of size (depth=8 x width=52) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_axi_slave_read_inst/req_stream_fifo/fifo_data_reg " of size (depth=8 x width=86) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_axi_slave_read_inst/cpl_stream_fifo/fifo_data_reg " of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_axi_slave_read_inst/firstoffq_reg " of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_axi_slave_write_inst/widq_ff_reg " of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_axi_slave_write_inst/startOffsetq_ff_reg " of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_axi_slave_write_inst/waddrq_ff_reg " of size (depth=8 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_axi_slave_write_inst/wlengthq_ff_reg " of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_slave_write_req_if/waddrlow_q_reg " of size (depth=8 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_slave_write_req_if/wlength_q_reg " of size (depth=8 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_slave_write_req_if/waddrhi_q_reg " of size (depth=8 x width=52) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_axi_slave_read_inst/req_stream_fifo/fifo_data_reg " of size (depth=8 x width=86) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_axi_slave_read_inst/firstoffq_reg " of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_axi_slave_write_inst/widq_ff_reg " of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_axi_slave_write_inst/startOffsetq_ff_reg " of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\mm_slave_port.axi4mm_axi_slave_write_inst/waddrq_ff_reg " of size (depth=8 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'wtlp_aabyte_off_501_reg[5:0]' into 'wtlp_aabyte_off_501_reg[5:0]' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/xdma_v4_1_vl_rfs.sv:13911]
INFO: [Synth 8-4471] merging register 'wtlp_aabyte_off_502_reg[5:0]' into 'wtlp_aabyte_off_502_reg[5:0]' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/xdma_v4_1_vl_rfs.sv:13912]
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "dma_pcie_rq/wcp_chn_q_reg" of size (depth=15 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_pcie_rq/wcp_eor_q_reg" of size (depth=15 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_pcie_rq/wcp_rid_q_reg" of size (depth=15 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "dma_pcie_rq/wcp_chn_q_reg" of size (depth=15 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_pcie_rq/wcp_eor_q_reg" of size (depth=15 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_pcie_rq/wcp_rid_q_reg" of size (depth=15 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'dw_tlp_0_eidx_reg[3:0]' into 'dw_tlp_0_eidx_reg[3:0]' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ipshared/7d43/hdl/xdma_v4_1_vl_rfs.sv:34276]
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_dma_pcie_rc/tag_rrq_chn_info_mem_odd_reg" of size (depth=16 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_dma_pcie_rc/tag_rrq_chn_info_mem_even_reg" of size (depth=16 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_dma_pcie_rc/tag_did_conti_val_reg" of size (depth=32 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_valid driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_status[2] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_status[1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_status[0] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[31] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[30] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[29] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[28] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[27] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[26] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[25] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[24] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[23] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[22] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[21] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[20] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[19] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[18] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[17] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[16] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[15] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[14] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[13] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[12] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[11] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[10] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[9] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[8] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[7] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[6] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[5] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[4] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[3] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[2] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_15_dma_pcie_rc has port rp_cpl_data[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_dma_pcie_rc/tag_rrq_chn_info_mem_even_reg" of size (depth=16 x width=20) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xdma_v4_1_15_dma_pcie_rc/tag_did_conti_val_reg" of size (depth=32 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'phy_pipeline/per_lane_ff_chain[1].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17:0]' into 'phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17:0]' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'phy_pipeline/per_lane_ff_chain[2].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17:0]' into 'phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17:0]' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_phy_ff_chain.v:106]
INFO: [Synth 8-4471] merging register 'phy_pipeline/per_lane_ff_chain[3].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17:0]' into 'phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17:0]' [/home/y/fpga/2021.2/project_12/project_12.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/design_1_xdma_0_0_pcie4_ip_phy_ff_chain.v:106]
INFO: [Synth 8-5544] ROM "diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].phy_txeq_i/preset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:03:02 . Memory (MB): peak = 4170.402 ; gain = 1017.910 ; free physical = 1982 ; free virtual = 21385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xdma_v4_1_15_dma_pcie_rc         | u_mem_rc/the_bram_reg                                          | 8 x 331(READ_FIRST)    | W |   | 8 x 331(WRITE_FIRST)   |   | R | Port A and B     | 0      | 5      |                 | 
|base/IRQ_INST                    | msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 288(READ_FIRST)  | W |   | 512 x 288(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 288(READ_FIRST)  | W |   | 512 x 288(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg                               | 256 x 288(READ_FIRST)  | W |   | 256 x 288(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 288(READ_FIRST)  | W |   | 512 x 288(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
+---------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------+---------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                | RTL Object                                              | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------+---------------------------------------------------------+----------------+----------------------+----------------+
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg        | Implied        | 8 x 4                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg   | Implied        | 8 x 12               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg     | Implied        | 8 x 10               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg | User Attribute | 8 x 3                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg        | Implied        | 8 x 4                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg  | Implied        | 8 x 1                | RAM16X1D x 1   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg      | Implied        | 8 x 16               | RAM32M16 x 2   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg        | Implied        | 8 x 8                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg         | Implied        | 8 x 3                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg       | Implied        | 8 x 3                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awfirstdwbestq_reg                                | Implied        | 16 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awdwlenq_reg                                      | Implied        | 16 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awlastdwbestq_reg                                 | Implied        | 16 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awaddrq_reg                                       | Implied        | 16 x 64              | RAM32M16 x 5   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_bardecq_reg                                       | Implied        | 16 x 2               | RAM16X1D x 4   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awdwlenstq_reg                                    | Implied        | 16 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awaddrstq_reg                                     | Implied        | 16 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awaddrlststq_reg                                  | Implied        | 16 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awsizeq_reg                                       | Implied        | 16 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awprotq_reg                                       | Implied        | 16 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd      | m_axi_araddrissueq_reg                                  | User Attribute | 2 x 64               | RAM32M16 x 5   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd      | m_axi_bardecq_reg                                       | Implied        | 2 x 2                | RAM16X1D x 4   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd      | m_axi_ardwlenissueq_reg                                 | User Attribute | 2 x 10               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd      | m_axi_arsizeissueq_reg                                  | User Attribute | 2 x 3                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd      | m_axi_arprotissueq_reg                                  | User Attribute | 2 x 3                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_slave_read_cpl_if_inst               | rxbufLlList_ff_reg                                      | Implied        | 32 x 5               | RAM32M16 x 3   | 
|\mm_slave_port.axi4mm_slave_write_req_if                   | waddrlow_q_reg                                          | Implied        | 8 x 12               | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_slave_write_req_if                   | wlength_q_reg                                           | Implied        | 8 x 11               | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_slave_write_req_if                   | wbarhit_q_reg                                           | Implied        | 8 x 7                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_slave_write_req_if                   | waddrhi_q_reg                                           | Implied        | 8 x 52               | RAM32M16 x 4   | 
|\mm_slave_port.axi4mm_slave_write_req_if                   | wfirst_BE_q_reg                                         | Implied        | 8 x 4                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_slave_write_req_if                   | wlast_BE_q_reg                                          | Implied        | 8 x 4                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_axi_slave_read_inst                  | req_stream_fifo/fifo_data_reg                           | Implied        | 8 x 86               | RAM32M16 x 7   | 
|\mm_slave_port.axi4mm_axi_slave_read_inst                  | cpl_stream_fifo/fifo_data_reg                           | Implied        | 8 x 3                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_axi_slave_read_inst                  | aridq_ff_reg                                            | Implied        | 8 x 4                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_axi_slave_read_inst                  | firstoffq_reg                                           | Implied        | 8 x 3                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_axi_slave_write_inst                 | widq_ff_reg                                             | Implied        | 8 x 4                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_axi_slave_write_inst                 | startOffsetq_ff_reg                                     | Implied        | 8 x 4                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_axi_slave_write_inst                 | waddrq_ff_reg                                           | Implied        | 8 x 12               | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_axi_slave_write_inst                 | wlengthq_ff_reg                                         | Implied        | 8 x 8                | RAM32M16 x 1   | 
|xdma_v4_1_15_axi4mm_bridge_top__GB1                        | mm_slave_port.slwrokQ_ff_reg                            | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|xdma_v4_1_15_axi4mm_bridge_top__GB1                        | mm_slave_port.slwrpendQ_ff_reg                          | User Attribute | 16 x 5               | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/dma_pcie_req/axidma_rrq_arb     | Fifowhead.fifoInfo/MemArray_reg                         | User Attribute | 4 x 124              | RAM32M16 x 9   | 
|u_dma_rc_mem_pfch                                          | genblk_buf_dist_ram.pfch_dt_buf_reg                     | User Attribute | 4 x 331              | RAM32M16 x 24  | 
|xdma_v4_1_15_dma_pcie_rc                                   | tag_rrq_chn_info_mem_odd_reg                            | Implied        | 16 x 20              | RAM32M16 x 2   | 
|xdma_v4_1_15_dma_pcie_rc                                   | tag_rrq_chn_info_mem_even_reg                           | Implied        | 16 x 20              | RAM32M16 x 2   | 
|xdma_v4_1_15_dma_pcie_rc                                   | tag_did_conti_val_reg                                   | Implied        | 32 x 9               | RAM32X1S x 9   | 
|dma_pcie_rq/WTLP_DAT_FIFO                                  | MemArray_reg                                            | User Attribute | 8 x 288              | RAM32M16 x 21  | 
|dma_pcie_rq/WTLP_HDR_FIFO                                  | MemArray_reg                                            | User Attribute | 8 x 105              | RAM32M16 x 8   | 
|dma_pcie_rq                                                | wcp_chn_q_reg                                           | Implied        | 16 x 3               | RAM32M16 x 1   | 
|dma_pcie_rq                                                | wcp_eor_q_reg                                           | Implied        | 16 x 1               | RAM16X1D x 1   | 
|dma_pcie_rq                                                | wcp_rid_q_reg                                           | Implied        | 16 x 8               | RAM32M16 x 1   | 
|inst/udma_wrapper                                          | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg          | User Attribute | 4 x 115              | RAM32M16 x 9   | 
|inst/udma_wrapper                                          | TAG_FIFO_ODD/MemArray_reg                               | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|inst/udma_wrapper                                          | TAG_FIFO_EVEN/MemArray_reg                              | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|base                                                       | usr_axilt_slv/REQ_FIFO/MemArray_reg                     | User Attribute | 4 x 41               | RAM32M16 x 3   | 
|base                                                       | cq_axilt_slv/REQ_FIFO/MemArray_reg                      | User Attribute | 4 x 41               | RAM32M16 x 3   | 
|base                                                       | usr_axilt_slv/DAT_FIFO/MemArray_reg                     | User Attribute | 4 x 36               | RAM32M16 x 3   | 
|base                                                       | cq_axilt_slv/DAT_FIFO/MemArray_reg                      | User Attribute | 4 x 36               | RAM32M16 x 3   | 
+-----------------------------------------------------------+---------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:03 ; elapsed = 00:03:17 . Memory (MB): peak = 5194.387 ; gain = 2041.895 ; free physical = 790 ; free virtual = 20391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (msix_internal_xdma.msix_ctl/FSM_onehot_intr_issue_state_reg[8]) is unused and will be removed from module xdma_v4_1_15_vul_irq.
WARNING: [Synth 8-3332] Sequential element (msix_internal_xdma.msix_ctl/FSM_onehot_intr_issue_state_reg[0]) is unused and will be removed from module xdma_v4_1_15_vul_irq.
WARNING: [Synth 8-3332] Sequential element (msix_internal_xdma.msix_ctl/FSM_onehot_intr_issue_state_reg[6]) is unused and will be removed from module xdma_v4_1_15_vul_irq.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:22 ; elapsed = 00:03:37 . Memory (MB): peak = 5474.965 ; gain = 2322.473 ; free physical = 234 ; free virtual = 19913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xdma_v4_1_15_dma_pcie_rc         | u_mem_rc/the_bram_reg                                          | 8 x 331(READ_FIRST)    | W |   | 8 x 331(WRITE_FIRST)   |   | R | Port A and B     | 0      | 5      |                 | 
|base/IRQ_INST                    | msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 288(READ_FIRST)  | W |   | 512 x 288(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 288(READ_FIRST)  | W |   | 512 x 288(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg                               | 256 x 288(READ_FIRST)  | W |   | 256 x 288(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 288(READ_FIRST)  | W |   | 512 x 288(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | 
+---------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+-----------------------------------------------------------+---------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                | RTL Object                                              | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------+---------------------------------------------------------+----------------+----------------------+----------------+
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg        | Implied        | 8 x 4                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg   | Implied        | 8 x 12               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg     | Implied        | 8 x 10               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg | User Attribute | 8 x 3                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg        | Implied        | 8 x 4                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg  | Implied        | 8 x 1                | RAM16X1D x 1   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg      | Implied        | 8 x 16               | RAM32M16 x 2   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg        | Implied        | 8 x 8                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg         | Implied        | 8 x 3                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst                              | axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg       | Implied        | 8 x 3                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awfirstdwbestq_reg                                | Implied        | 16 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awdwlenq_reg                                      | Implied        | 16 x 10              | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awlastdwbestq_reg                                 | Implied        | 16 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awaddrq_reg                                       | Implied        | 16 x 64              | RAM32M16 x 5   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_bardecq_reg                                       | Implied        | 16 x 2               | RAM16X1D x 4   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awdwlenstq_reg                                    | Implied        | 16 x 8               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awaddrstq_reg                                     | Implied        | 16 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awaddrlststq_reg                                  | Implied        | 16 x 4               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awsizeq_reg                                       | Implied        | 16 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst | m_axi_awprotq_reg                                       | Implied        | 16 x 3               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd      | m_axi_araddrissueq_reg                                  | User Attribute | 2 x 64               | RAM32M16 x 5   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd      | m_axi_bardecq_reg                                       | Implied        | 2 x 2                | RAM16X1D x 4   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd      | m_axi_ardwlenissueq_reg                                 | User Attribute | 2 x 10               | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd      | m_axi_arsizeissueq_reg                                  | User Attribute | 2 x 3                | RAM32M16 x 1   | 
|axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd      | m_axi_arprotissueq_reg                                  | User Attribute | 2 x 3                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_slave_read_cpl_if_inst               | rxbufLlList_ff_reg                                      | Implied        | 32 x 5               | RAM32M16 x 3   | 
|\mm_slave_port.axi4mm_slave_write_req_if                   | waddrlow_q_reg                                          | Implied        | 8 x 12               | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_slave_write_req_if                   | wlength_q_reg                                           | Implied        | 8 x 11               | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_slave_write_req_if                   | wbarhit_q_reg                                           | Implied        | 8 x 7                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_slave_write_req_if                   | waddrhi_q_reg                                           | Implied        | 8 x 52               | RAM32M16 x 4   | 
|\mm_slave_port.axi4mm_slave_write_req_if                   | wfirst_BE_q_reg                                         | Implied        | 8 x 4                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_slave_write_req_if                   | wlast_BE_q_reg                                          | Implied        | 8 x 4                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_axi_slave_read_inst                  | req_stream_fifo/fifo_data_reg                           | Implied        | 8 x 86               | RAM32M16 x 7   | 
|\mm_slave_port.axi4mm_axi_slave_read_inst                  | cpl_stream_fifo/fifo_data_reg                           | Implied        | 8 x 3                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_axi_slave_read_inst                  | aridq_ff_reg                                            | Implied        | 8 x 4                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_axi_slave_read_inst                  | firstoffq_reg                                           | Implied        | 8 x 3                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_axi_slave_write_inst                 | widq_ff_reg                                             | Implied        | 8 x 4                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_axi_slave_write_inst                 | startOffsetq_ff_reg                                     | Implied        | 8 x 4                | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_axi_slave_write_inst                 | waddrq_ff_reg                                           | Implied        | 8 x 12               | RAM32M16 x 1   | 
|\mm_slave_port.axi4mm_axi_slave_write_inst                 | wlengthq_ff_reg                                         | Implied        | 8 x 8                | RAM32M16 x 1   | 
|xdma_v4_1_15_axi4mm_bridge_top__GB1                        | mm_slave_port.slwrokQ_ff_reg                            | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|xdma_v4_1_15_axi4mm_bridge_top__GB1                        | mm_slave_port.slwrpendQ_ff_reg                          | User Attribute | 16 x 5               | RAM32M16 x 1   | 
|inst/udma_wrapper/\dma_top/dma_pcie_req/axidma_rrq_arb     | Fifowhead.fifoInfo/MemArray_reg                         | User Attribute | 4 x 124              | RAM32M16 x 9   | 
|u_dma_rc_mem_pfch                                          | genblk_buf_dist_ram.pfch_dt_buf_reg                     | User Attribute | 4 x 331              | RAM32M16 x 24  | 
|xdma_v4_1_15_dma_pcie_rc                                   | tag_rrq_chn_info_mem_odd_reg                            | Implied        | 16 x 20              | RAM32M16 x 2   | 
|xdma_v4_1_15_dma_pcie_rc                                   | tag_rrq_chn_info_mem_even_reg                           | Implied        | 16 x 20              | RAM32M16 x 2   | 
|xdma_v4_1_15_dma_pcie_rc                                   | tag_did_conti_val_reg                                   | Implied        | 32 x 9               | RAM32X1S x 9   | 
|dma_pcie_rq/WTLP_DAT_FIFO                                  | MemArray_reg                                            | User Attribute | 8 x 288              | RAM32M16 x 21  | 
|dma_pcie_rq/WTLP_HDR_FIFO                                  | MemArray_reg                                            | User Attribute | 8 x 105              | RAM32M16 x 8   | 
|dma_pcie_rq                                                | wcp_chn_q_reg                                           | Implied        | 16 x 3               | RAM32M16 x 1   | 
|dma_pcie_rq                                                | wcp_eor_q_reg                                           | Implied        | 16 x 1               | RAM16X1D x 1   | 
|inst/udma_wrapper                                          | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg          | User Attribute | 4 x 115              | RAM32M16 x 9   | 
|inst/udma_wrapper                                          | TAG_FIFO_ODD/MemArray_reg                               | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|inst/udma_wrapper                                          | TAG_FIFO_EVEN/MemArray_reg                              | User Attribute | 16 x 4               | RAM32M16 x 1   | 
|base                                                       | usr_axilt_slv/REQ_FIFO/MemArray_reg                     | User Attribute | 4 x 41               | RAM32M16 x 3   | 
|base                                                       | cq_axilt_slv/REQ_FIFO/MemArray_reg                      | User Attribute | 4 x 41               | RAM32M16 x 3   | 
|base                                                       | usr_axilt_slv/DAT_FIFO/MemArray_reg                     | User Attribute | 4 x 36               | RAM32M16 x 3   | 
|base                                                       | cq_axilt_slv/DAT_FIFO/MemArray_reg                      | User Attribute | 4 x 36               | RAM32M16 x 3   | 
+-----------------------------------------------------------+---------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_topi_6/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/bridge_ram.bridge_ram_read_512.SLAVE_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/bridge_ram.bridge_ram_read_512.SLAVE_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/bridge_ram.bridge_ram_read_512.SLAVE_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/bridge_ram.bridge_ram_read_512.SLAVE_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/bridge_ram.SLAVE_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/bridge_ram.SLAVE_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/bridge_ram.SLAVE_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/bridge_ram.SLAVE_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/axi4mm_bridge_top_insti_1/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_bardecq_reg_r2_0_1_1_1 from module xdma_v4_1_15_axi4mm_bridge_top__GB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/axi4mm_bridge_top_insti_1/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_bardecq_reg_r1_0_1_1_1 from module xdma_v4_1_15_axi4mm_bridge_top__GB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/axi4mm_bridge_top_insti_1/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_bardecq_reg_r1_0_15_1_1 from module xdma_v4_1_15_axi4mm_bridge_top__GB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/axi4mm_bridge_top_insti_1/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_bardecq_reg_r2_0_15_1_1 from module xdma_v4_1_15_axi4mm_bridge_top__GB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/axi4mm_bridge_top_insti_1/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_bardecq_reg_r2_0_1_1_1 from module xdma_v4_1_15_axi4mm_bridge_top__GB0_tempName due to constant propagation
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:41 ; elapsed = 00:03:59 . Memory (MB): peak = 5486.891 ; gain = 2334.398 ; free physical = 235 ; free virtual = 17830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/bridge_ram.bridge_ram_read_512.SLAVE_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/bridge_ram.bridge_ram_read_512.SLAVE_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/bridge_ram.bridge_ram_read_512.SLAVE_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/bridge_ram.bridge_ram_read_512.SLAVE_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/bridge_ram.SLAVE_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/bridge_ram.SLAVE_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/bridge_ram.SLAVE_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/bridge_ram.SLAVE_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin sys_clk_ce_out_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin msix_enable_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_data_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin cfg_mgmt_read_write_done_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:52 ; elapsed = 00:04:11 . Memory (MB): peak = 5486.891 ; gain = 2334.398 ; free physical = 213 ; free virtual = 17932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:52 ; elapsed = 00:04:11 . Memory (MB): peak = 5486.891 ; gain = 2334.398 ; free physical = 213 ; free virtual = 17932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:56 ; elapsed = 00:04:15 . Memory (MB): peak = 5486.891 ; gain = 2334.398 ; free physical = 238 ; free virtual = 18041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:56 ; elapsed = 00:04:15 . Memory (MB): peak = 5486.891 ; gain = 2334.398 ; free physical = 236 ; free virtual = 18039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:59 ; elapsed = 00:04:17 . Memory (MB): peak = 5486.891 ; gain = 2334.398 ; free physical = 164 ; free virtual = 17939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:59 ; elapsed = 00:04:18 . Memory (MB): peak = 5486.891 ; gain = 2334.398 ; free physical = 178 ; free virtual = 17928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                      | RTL Name                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xdma_v4_1_15_udma_wrapper                        | dma_top/reset_cntrlr/accelerate_timeout_ff_reg[3]                                                        | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|xdma_v4_1_15_udma_wrapper                        | dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]                                                        | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top | design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][31] | 32     | 4     | NO           | NO                 | YES               | 0      | 4       | 
|design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top | design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top | design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top | design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllpd_r_reg[3]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top | design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllreset_r_reg[3]         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top | design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txprogdivreset_r_reg[3]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top | design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/gtreset_r_reg[3]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_xdma_0_0_pcie4_ip_pcie4_uscale_core_top | design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/userrdy_r_reg[3]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     9|
|2     |BUFG_GT_SYNC  |     1|
|3     |CARRY8        |   154|
|4     |GTHE4_CHANNEL |     4|
|5     |GTHE4_COMMON  |     1|
|6     |LUT1          |  1760|
|7     |LUT2          |  2121|
|8     |LUT3          |  3003|
|9     |LUT4          |  2637|
|10    |LUT5          |  3306|
|11    |LUT6          |  6733|
|12    |MUXF7         |   127|
|13    |MUXF8         |     3|
|14    |PCIE40E4      |     1|
|15    |RAM16X1D      |     3|
|16    |RAM32M        |    18|
|17    |RAM32M16      |   104|
|18    |RAM32X1D      |     2|
|19    |RAM32X1S      |     9|
|20    |RAMB36E2      |    44|
|25    |SRL16E        |     9|
|26    |SRLC32E       |     4|
|27    |FDCE          |  1413|
|28    |FDPE          |    83|
|29    |FDRE          | 16237|
|30    |FDSE          |   162|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:59 ; elapsed = 00:04:18 . Memory (MB): peak = 5486.891 ; gain = 2334.398 ; free physical = 178 ; free virtual = 17927
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43517 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:39 ; elapsed = 00:03:53 . Memory (MB): peak = 5486.891 ; gain = 1921.180 ; free physical = 9447 ; free virtual = 27304
Synthesis Optimization Complete : Time (s): cpu = 00:04:09 ; elapsed = 00:04:19 . Memory (MB): peak = 5486.891 ; gain = 2334.398 ; free physical = 9445 ; free virtual = 27305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.46 . Memory (MB): peak = 5486.891 ; gain = 0.000 ; free physical = 9605 ; free virtual = 27491
INFO: [Netlist 29-17] Analyzing 420 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_12_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_12_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie4_ip_i/inst/design_1_xdma_0_0_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5530.992 ; gain = 0.000 ; free physical = 9463 ; free virtual = 27394
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 136 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 104 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32X1S => RAM32X1S (RAMS32): 9 instances

Synth Design complete, checksum: c02048ec
INFO: [Common 17-83] Releasing license: Synthesis
732 Infos, 459 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:23 ; elapsed = 00:04:34 . Memory (MB): peak = 5530.992 ; gain = 2633.504 ; free physical = 10691 ; free virtual = 28634
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/2021.2/project_12/project_12.runs/design_1_xdma_0_0_synth_1/design_1_xdma_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 5563.008 ; gain = 32.016 ; free physical = 10286 ; free virtual = 28614
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_xdma_0_0, cache-ID = a6dc858346b246df
INFO: [Coretcl 2-1174] Renamed 131 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/2021.2/project_12/project_12.runs/design_1_xdma_0_0_synth_1/design_1_xdma_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5563.008 ; gain = 0.000 ; free physical = 11374 ; free virtual = 31056
INFO: [runtcl-4] Executing : report_utilization -file design_1_xdma_0_0_utilization_synth.rpt -pb design_1_xdma_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 10 15:18:23 2022...
