Reading OpenROAD database at '/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/42-openroad-repairantennas/1-diodeinsertion/counter.odb'…
Reading library file at '/home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading library file at '/home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib'…
Reading macro library file at '/home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib'…
[WARNING STA-1140] /home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib line 1, library ram256x16_TT_1p8V_25C_lib already exists.
Reading design constraints file at '/home/thanh/NCO/counter.sdc'…
[WARNING STA-0366] port 'addr0[0]' not found.
[WARNING STA-0366] port 'addr0[1]' not found.
[WARNING STA-0366] port 'addr0[2]' not found.
[WARNING STA-0366] port 'addr0[3]' not found.
[WARNING STA-0366] port 'addr0[4]' not found.
[WARNING STA-0366] port 'addr0[5]' not found.
[WARNING STA-0366] port 'addr0[6]' not found.
[WARNING STA-0366] port 'addr0[7]' not found.
[WARNING STA-0366] port 'csb0' not found.
[WARNING STA-0366] port 'din0[0]' not found.
[WARNING STA-0366] port 'din0[10]' not found.
[WARNING STA-0366] port 'din0[11]' not found.
[WARNING STA-0366] port 'din0[12]' not found.
[WARNING STA-0366] port 'din0[13]' not found.
[WARNING STA-0366] port 'din0[14]' not found.
[WARNING STA-0366] port 'din0[15]' not found.
[WARNING STA-0366] port 'din0[1]' not found.
[WARNING STA-0366] port 'din0[2]' not found.
[WARNING STA-0366] port 'din0[3]' not found.
[WARNING STA-0366] port 'din0[4]' not found.
[WARNING STA-0366] port 'din0[5]' not found.
[WARNING STA-0366] port 'din0[6]' not found.
[WARNING STA-0366] port 'din0[7]' not found.
[WARNING STA-0366] port 'din0[8]' not found.
[WARNING STA-0366] port 'din0[9]' not found.
[WARNING STA-0366] port 'csb0' not found.
[WARNING STA-0366] port 'addr0[7]' not found.
[WARNING STA-0366] port 'addr0[6]' not found.
[WARNING STA-0366] port 'addr0[5]' not found.
[WARNING STA-0366] port 'addr0[4]' not found.
[WARNING STA-0366] port 'addr0[3]' not found.
[WARNING STA-0366] port 'addr0[2]' not found.
[WARNING STA-0366] port 'addr0[1]' not found.
[WARNING STA-0366] port 'addr0[0]' not found.
[WARNING STA-0366] port 'din0[15]' not found.
[WARNING STA-0366] port 'din0[14]' not found.
[WARNING STA-0366] port 'din0[13]' not found.
[WARNING STA-0366] port 'din0[12]' not found.
[WARNING STA-0366] port 'din0[11]' not found.
[WARNING STA-0366] port 'din0[10]' not found.
[WARNING STA-0366] port 'din0[9]' not found.
[WARNING STA-0366] port 'din0[8]' not found.
[WARNING STA-0366] port 'din0[7]' not found.
[WARNING STA-0366] port 'din0[6]' not found.
[WARNING STA-0366] port 'din0[5]' not found.
[WARNING STA-0366] port 'din0[4]' not found.
[WARNING STA-0366] port 'din0[3]' not found.
[WARNING STA-0366] port 'din0[2]' not found.
[WARNING STA-0366] port 'din0[1]' not found.
[WARNING STA-0366] port 'din0[0]' not found.
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       30
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 550000 650000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     2146
Number of terminals:      70
Number of snets:          2
Number of nets:           263

[WARNING DRT-0418] Term mem_i0/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/addr0[4] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/clk1 has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[12] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[15] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[4] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[6] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/csb0 has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/clk1 has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[12] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[15] has no pins on routing grid
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 65.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 14569.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 5590.
[INFO DRT-0033] via shape region query size = 2535.
[INFO DRT-0033] met2 shape region query size = 1542.
[INFO DRT-0033] via2 shape region query size = 2028.
[INFO DRT-0033] met3 shape region query size = 1650.
[INFO DRT-0033] via3 shape region query size = 2028.
[INFO DRT-0033] met4 shape region query size = 796.
[INFO DRT-0033] via4 shape region query size = 41.
[INFO DRT-0033] met5 shape region query size = 61.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 256 pins.
[INFO DRT-0081]   Complete 57 unique inst patterns.
[INFO DRT-0084]   Complete 218 groups.
#scanned instances     = 2146
#unique  instances     = 65
#stdCellGenAp          = 1348
#stdCellValidPlanarAp  = 32
#stdCellValidViaAp     = 902
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 469
#instTermValidViaApCnt = 0
#macroGenAp            = 270
#macroValidPlanarAp    = 233
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:01, memory = 145.64 (MB), peak = 145.64 (MB)

[INFO DRT-0157] Number of guides:     2252

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 79 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 94 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 547.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 555.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 354.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 170.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 82.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 983 vertical wires in 2 frboxes and 725 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 38 vertical wires in 2 frboxes and 161 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 160.22 (MB), peak = 163.43 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 160.22 (MB), peak = 163.43 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 207.88 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 222.01 (MB).
    Completing 30% with 50 violations.
    elapsed time = 00:00:00, memory = 223.99 (MB).
    Completing 40% with 50 violations.
    elapsed time = 00:00:00, memory = 232.62 (MB).
    Completing 50% with 50 violations.
    elapsed time = 00:00:00, memory = 234.68 (MB).
    Completing 60% with 66 violations.
    elapsed time = 00:00:00, memory = 255.43 (MB).
    Completing 70% with 66 violations.
    elapsed time = 00:00:00, memory = 255.68 (MB).
    Completing 80% with 101 violations.
    elapsed time = 00:00:01, memory = 240.06 (MB).
    Completing 90% with 101 violations.
    elapsed time = 00:00:01, memory = 246.88 (MB).
    Completing 100% with 117 violations.
    elapsed time = 00:00:01, memory = 247.14 (MB).
[INFO DRT-0199]   Number of violations = 119.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      1      0      0      0
Metal Spacing        1      0     20      7     13
Recheck              0      0      1      1      0
Short                0      0     64      8      3
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:01, memory = 601.86 (MB), peak = 601.86 (MB)
Total wire length = 29099 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14204 um.
Total wire length on LAYER met2 = 11093 um.
Total wire length on LAYER met3 = 3137 um.
Total wire length on LAYER met4 = 664 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1802.
Up-via summary (total 1802):

-----------------------
 FR_MASTERSLICE       0
            li1     747
           met1     774
           met2     198
           met3      83
           met4       0
-----------------------
                   1802


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 119 violations.
    elapsed time = 00:00:00, memory = 601.86 (MB).
    Completing 20% with 119 violations.
    elapsed time = 00:00:00, memory = 602.11 (MB).
    Completing 30% with 116 violations.
    elapsed time = 00:00:00, memory = 607.20 (MB).
    Completing 40% with 116 violations.
    elapsed time = 00:00:00, memory = 617.85 (MB).
    Completing 50% with 116 violations.
    elapsed time = 00:00:00, memory = 611.49 (MB).
    Completing 60% with 64 violations.
    elapsed time = 00:00:00, memory = 611.75 (MB).
    Completing 70% with 64 violations.
    elapsed time = 00:00:00, memory = 611.75 (MB).
    Completing 80% with 58 violations.
    elapsed time = 00:00:00, memory = 619.87 (MB).
    Completing 90% with 58 violations.
    elapsed time = 00:00:00, memory = 620.12 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:01, memory = 615.26 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1
Short               14
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:01, memory = 618.30 (MB), peak = 622.70 (MB)
Total wire length = 29031 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14141 um.
Total wire length on LAYER met2 = 11168 um.
Total wire length on LAYER met3 = 3138 um.
Total wire length on LAYER met4 = 583 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1798.
Up-via summary (total 1798):

-----------------------
 FR_MASTERSLICE       0
            li1     746
           met1     775
           met2     195
           met3      82
           met4       0
-----------------------
                   1798


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 618.30 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 618.30 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 618.30 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 618.30 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 626.35 (MB).
    Completing 60% with 22 violations.
    elapsed time = 00:00:00, memory = 626.35 (MB).
    Completing 70% with 22 violations.
    elapsed time = 00:00:00, memory = 626.35 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:00, memory = 626.35 (MB).
    Completing 90% with 22 violations.
    elapsed time = 00:00:00, memory = 626.35 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:00, memory = 626.87 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer        met1   met2   met3
Metal Spacing        3      0      2
Short                9      2      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 626.87 (MB), peak = 626.87 (MB)
Total wire length = 29042 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14151 um.
Total wire length on LAYER met2 = 11189 um.
Total wire length on LAYER met3 = 3132 um.
Total wire length on LAYER met4 = 568 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1795.
Up-via summary (total 1795):

-----------------------
 FR_MASTERSLICE       0
            li1     746
           met1     769
           met2     197
           met3      83
           met4       0
-----------------------
                   1795


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 626.87 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 626.87 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 629.96 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 629.96 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 630.21 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 630.21 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 630.21 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 632.79 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 632.79 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:01, memory = 632.79 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1   met2
Short                1      2
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:01, memory = 632.79 (MB), peak = 632.79 (MB)
Total wire length = 29034 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14086 um.
Total wire length on LAYER met2 = 11194 um.
Total wire length on LAYER met3 = 3184 um.
Total wire length on LAYER met4 = 568 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1810.
Up-via summary (total 1810):

-----------------------
 FR_MASTERSLICE       0
            li1     746
           met1     777
           met2     204
           met3      83
           met4       0
-----------------------
                   1810


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 632.79 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 632.79 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 632.79 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 632.79 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 632.79 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 632.79 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 632.79 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 632.79 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 632.79 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 632.79 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 632.79 (MB), peak = 632.79 (MB)
Total wire length = 29030 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14085 um.
Total wire length on LAYER met2 = 11190 um.
Total wire length on LAYER met3 = 3184 um.
Total wire length on LAYER met4 = 568 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1814.
Up-via summary (total 1814):

-----------------------
 FR_MASTERSLICE       0
            li1     746
           met1     781
           met2     204
           met3      83
           met4       0
-----------------------
                   1814


[INFO DRT-0198] Complete detail routing.
Total wire length = 29030 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14085 um.
Total wire length on LAYER met2 = 11190 um.
Total wire length on LAYER met3 = 3184 um.
Total wire length on LAYER met4 = 568 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1814.
Up-via summary (total 1814):

-----------------------
 FR_MASTERSLICE       0
            li1     746
           met1     781
           met2     204
           met3      83
           met4       0
-----------------------
                   1814


[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:05, memory = 632.79 (MB), peak = 632.79 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i.* matched with mem_i1_90
mem_i.* matched with mem_i0
mem_i.* matched with mem_i1
mem_i.* matched with mem_i0_89
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     2  247030.69
  Fill cell                               888    3333.20
  Tap cell                                772     965.93
  Antenna cell                            302     755.72
  Clock buffer                              6     138.88
  Timing Repair Buffer                     88     420.40
  Inverter                                 26      97.59
  Clock inverter                            2      37.54
  Sequential cell                          25     655.63
  Multi-Input combinational cell           35     304.04
  Total                                  2146  253739.62
Writing OpenROAD database to '/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/44-openroad-detailedrouting/counter.odb'…
Writing netlist to '/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/44-openroad-detailedrouting/counter.nl.v'…
Writing powered netlist to '/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/44-openroad-detailedrouting/counter.pnl.v'…
Writing layout to '/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/44-openroad-detailedrouting/counter.def'…
Writing timing constraints to '/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/44-openroad-detailedrouting/counter.sdc'…
