$date
	Fri Sep 24 11:13:54 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sram_tb $end
$var wire 32 ! dout [31:0] $end
$var reg 8 " addr [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ cs $end
$var reg 32 % din [31:0] $end
$var reg 1 & rd $end
$var reg 1 ' wr $end
$scope module dut $end
$var wire 8 ( address [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ cs $end
$var wire 32 ) din [31:0] $end
$var wire 1 & rd $end
$var wire 1 ' wr $end
$var wire 32 * dtempout [31:0] $end
$var reg 32 + dout [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz +
bz *
b0 )
bx (
0'
0&
b0 %
0$
0#
bx "
bz !
$end
#1
1$
#2
b1011100 "
b1011100 (
1#
#3
b1011000000000001111111010101001 %
b1011000000000001111111010101001 )
#4
0#
#6
1#
#8
0#
#10
1#
#11
1'
#12
0#
#14
1#
#15
0'
#16
b0 %
b0 )
0#
#18
1#
#19
b1011000000000001111111010101001 !
b1011000000000001111111010101001 +
b1011000000000001111111010101001 *
1&
#20
0#
#22
1#
#24
0#
#26
1#
#27
bz !
bz +
bz *
0&
#28
b10000110101011000101011110110011 %
b10000110101011000101011110110011 )
0#
#29
b11111100 "
b11111100 (
#30
bx !
bx +
bx *
1&
1#
#31
1'
#32
0#
#34
b10000110101011000101011110110011 !
b10000110101011000101011110110011 +
b10000110101011000101011110110011 *
1#
#36
0#
#38
1#
#39
