

================================================================
== Vitis HLS Report for 'node0'
================================================================
* Date:           Sat Oct  5 12:51:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.466 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1002|     1002|  3.337 us|  3.337 us|  1002|  1002|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop0_loop1  |     1000|     1000|         2|          1|          1|  1000|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      126|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      468|    -|
|Register             |        -|     -|       34|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       34|      594|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_1144_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln24_fu_1156_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln25_fu_1220_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln31_1_fu_1214_p2             |         +|   0|  0|  18|          10|          10|
    |add_ln31_fu_1204_p2               |         +|   0|  0|  18|          10|          10|
    |ap_condition_823                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_1138_p2              |      icmp|   0|  0|  17|          10|           6|
    |icmp_ln25_fu_1162_p2              |      icmp|   0|  0|  12|           5|           5|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln24_1_fu_1176_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln24_fu_1168_p3            |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 126|          62|          46|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_v2_load              |   9|          2|    6|         12|
    |ap_sig_allocacmp_v3_load              |   9|          2|    5|         10|
    |indvar_flatten_fu_236                 |   9|          2|   10|         20|
    |v2_fu_232                             |   9|          2|    6|         12|
    |v3_fu_228                             |   9|          2|    5|         10|
    |v43_0_0_blk_n                         |   9|          2|    1|          2|
    |v43_0_10_blk_n                        |   9|          2|    1|          2|
    |v43_0_1_blk_n                         |   9|          2|    1|          2|
    |v43_0_2_blk_n                         |   9|          2|    1|          2|
    |v43_0_3_blk_n                         |   9|          2|    1|          2|
    |v43_0_4_blk_n                         |   9|          2|    1|          2|
    |v43_0_5_blk_n                         |   9|          2|    1|          2|
    |v43_0_6_blk_n                         |   9|          2|    1|          2|
    |v43_0_7_blk_n                         |   9|          2|    1|          2|
    |v43_0_8_blk_n                         |   9|          2|    1|          2|
    |v43_0_9_blk_n                         |   9|          2|    1|          2|
    |v43_1_0_blk_n                         |   9|          2|    1|          2|
    |v43_1_10_blk_n                        |   9|          2|    1|          2|
    |v43_1_1_blk_n                         |   9|          2|    1|          2|
    |v43_1_2_blk_n                         |   9|          2|    1|          2|
    |v43_1_3_blk_n                         |   9|          2|    1|          2|
    |v43_1_4_blk_n                         |   9|          2|    1|          2|
    |v43_1_5_blk_n                         |   9|          2|    1|          2|
    |v43_1_6_blk_n                         |   9|          2|    1|          2|
    |v43_1_7_blk_n                         |   9|          2|    1|          2|
    |v43_1_8_blk_n                         |   9|          2|    1|          2|
    |v43_1_9_blk_n                         |   9|          2|    1|          2|
    |v43_2_0_blk_n                         |   9|          2|    1|          2|
    |v43_2_10_blk_n                        |   9|          2|    1|          2|
    |v43_2_1_blk_n                         |   9|          2|    1|          2|
    |v43_2_2_blk_n                         |   9|          2|    1|          2|
    |v43_2_3_blk_n                         |   9|          2|    1|          2|
    |v43_2_4_blk_n                         |   9|          2|    1|          2|
    |v43_2_5_blk_n                         |   9|          2|    1|          2|
    |v43_2_6_blk_n                         |   9|          2|    1|          2|
    |v43_2_7_blk_n                         |   9|          2|    1|          2|
    |v43_2_8_blk_n                         |   9|          2|    1|          2|
    |v43_2_9_blk_n                         |   9|          2|    1|          2|
    |v43_3_0_blk_n                         |   9|          2|    1|          2|
    |v43_3_10_blk_n                        |   9|          2|    1|          2|
    |v43_3_1_blk_n                         |   9|          2|    1|          2|
    |v43_3_2_blk_n                         |   9|          2|    1|          2|
    |v43_3_3_blk_n                         |   9|          2|    1|          2|
    |v43_3_4_blk_n                         |   9|          2|    1|          2|
    |v43_3_5_blk_n                         |   9|          2|    1|          2|
    |v43_3_6_blk_n                         |   9|          2|    1|          2|
    |v43_3_7_blk_n                         |   9|          2|    1|          2|
    |v43_3_8_blk_n                         |   9|          2|    1|          2|
    |v43_3_9_blk_n                         |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 468|        104|   88|        176|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln31_1_reg_1312      |  10|   0|   10|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten_fu_236    |  10|   0|   10|          0|
    |v2_fu_232                |   6|   0|    6|          0|
    |v3_fu_228                |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  34|   0|   34|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node0|  return value|
|v43_0_0_dout             |   in|   32|     ap_fifo|       v43_0_0|       pointer|
|v43_0_0_num_data_valid   |   in|   11|     ap_fifo|       v43_0_0|       pointer|
|v43_0_0_fifo_cap         |   in|   11|     ap_fifo|       v43_0_0|       pointer|
|v43_0_0_empty_n          |   in|    1|     ap_fifo|       v43_0_0|       pointer|
|v43_0_0_read             |  out|    1|     ap_fifo|       v43_0_0|       pointer|
|v43_0_1_dout             |   in|   32|     ap_fifo|       v43_0_1|       pointer|
|v43_0_1_num_data_valid   |   in|   11|     ap_fifo|       v43_0_1|       pointer|
|v43_0_1_fifo_cap         |   in|   11|     ap_fifo|       v43_0_1|       pointer|
|v43_0_1_empty_n          |   in|    1|     ap_fifo|       v43_0_1|       pointer|
|v43_0_1_read             |  out|    1|     ap_fifo|       v43_0_1|       pointer|
|v43_0_2_dout             |   in|   32|     ap_fifo|       v43_0_2|       pointer|
|v43_0_2_num_data_valid   |   in|   11|     ap_fifo|       v43_0_2|       pointer|
|v43_0_2_fifo_cap         |   in|   11|     ap_fifo|       v43_0_2|       pointer|
|v43_0_2_empty_n          |   in|    1|     ap_fifo|       v43_0_2|       pointer|
|v43_0_2_read             |  out|    1|     ap_fifo|       v43_0_2|       pointer|
|v43_0_3_dout             |   in|   32|     ap_fifo|       v43_0_3|       pointer|
|v43_0_3_num_data_valid   |   in|   11|     ap_fifo|       v43_0_3|       pointer|
|v43_0_3_fifo_cap         |   in|   11|     ap_fifo|       v43_0_3|       pointer|
|v43_0_3_empty_n          |   in|    1|     ap_fifo|       v43_0_3|       pointer|
|v43_0_3_read             |  out|    1|     ap_fifo|       v43_0_3|       pointer|
|v43_0_4_dout             |   in|   32|     ap_fifo|       v43_0_4|       pointer|
|v43_0_4_num_data_valid   |   in|   11|     ap_fifo|       v43_0_4|       pointer|
|v43_0_4_fifo_cap         |   in|   11|     ap_fifo|       v43_0_4|       pointer|
|v43_0_4_empty_n          |   in|    1|     ap_fifo|       v43_0_4|       pointer|
|v43_0_4_read             |  out|    1|     ap_fifo|       v43_0_4|       pointer|
|v43_0_5_dout             |   in|   32|     ap_fifo|       v43_0_5|       pointer|
|v43_0_5_num_data_valid   |   in|   11|     ap_fifo|       v43_0_5|       pointer|
|v43_0_5_fifo_cap         |   in|   11|     ap_fifo|       v43_0_5|       pointer|
|v43_0_5_empty_n          |   in|    1|     ap_fifo|       v43_0_5|       pointer|
|v43_0_5_read             |  out|    1|     ap_fifo|       v43_0_5|       pointer|
|v43_0_6_dout             |   in|   32|     ap_fifo|       v43_0_6|       pointer|
|v43_0_6_num_data_valid   |   in|   11|     ap_fifo|       v43_0_6|       pointer|
|v43_0_6_fifo_cap         |   in|   11|     ap_fifo|       v43_0_6|       pointer|
|v43_0_6_empty_n          |   in|    1|     ap_fifo|       v43_0_6|       pointer|
|v43_0_6_read             |  out|    1|     ap_fifo|       v43_0_6|       pointer|
|v43_0_7_dout             |   in|   32|     ap_fifo|       v43_0_7|       pointer|
|v43_0_7_num_data_valid   |   in|   11|     ap_fifo|       v43_0_7|       pointer|
|v43_0_7_fifo_cap         |   in|   11|     ap_fifo|       v43_0_7|       pointer|
|v43_0_7_empty_n          |   in|    1|     ap_fifo|       v43_0_7|       pointer|
|v43_0_7_read             |  out|    1|     ap_fifo|       v43_0_7|       pointer|
|v43_0_8_dout             |   in|   32|     ap_fifo|       v43_0_8|       pointer|
|v43_0_8_num_data_valid   |   in|   11|     ap_fifo|       v43_0_8|       pointer|
|v43_0_8_fifo_cap         |   in|   11|     ap_fifo|       v43_0_8|       pointer|
|v43_0_8_empty_n          |   in|    1|     ap_fifo|       v43_0_8|       pointer|
|v43_0_8_read             |  out|    1|     ap_fifo|       v43_0_8|       pointer|
|v43_0_9_dout             |   in|   32|     ap_fifo|       v43_0_9|       pointer|
|v43_0_9_num_data_valid   |   in|   11|     ap_fifo|       v43_0_9|       pointer|
|v43_0_9_fifo_cap         |   in|   11|     ap_fifo|       v43_0_9|       pointer|
|v43_0_9_empty_n          |   in|    1|     ap_fifo|       v43_0_9|       pointer|
|v43_0_9_read             |  out|    1|     ap_fifo|       v43_0_9|       pointer|
|v43_0_10_dout            |   in|   32|     ap_fifo|      v43_0_10|       pointer|
|v43_0_10_num_data_valid  |   in|   11|     ap_fifo|      v43_0_10|       pointer|
|v43_0_10_fifo_cap        |   in|   11|     ap_fifo|      v43_0_10|       pointer|
|v43_0_10_empty_n         |   in|    1|     ap_fifo|      v43_0_10|       pointer|
|v43_0_10_read            |  out|    1|     ap_fifo|      v43_0_10|       pointer|
|v43_1_0_dout             |   in|   32|     ap_fifo|       v43_1_0|       pointer|
|v43_1_0_num_data_valid   |   in|   11|     ap_fifo|       v43_1_0|       pointer|
|v43_1_0_fifo_cap         |   in|   11|     ap_fifo|       v43_1_0|       pointer|
|v43_1_0_empty_n          |   in|    1|     ap_fifo|       v43_1_0|       pointer|
|v43_1_0_read             |  out|    1|     ap_fifo|       v43_1_0|       pointer|
|v43_1_1_dout             |   in|   32|     ap_fifo|       v43_1_1|       pointer|
|v43_1_1_num_data_valid   |   in|   11|     ap_fifo|       v43_1_1|       pointer|
|v43_1_1_fifo_cap         |   in|   11|     ap_fifo|       v43_1_1|       pointer|
|v43_1_1_empty_n          |   in|    1|     ap_fifo|       v43_1_1|       pointer|
|v43_1_1_read             |  out|    1|     ap_fifo|       v43_1_1|       pointer|
|v43_1_2_dout             |   in|   32|     ap_fifo|       v43_1_2|       pointer|
|v43_1_2_num_data_valid   |   in|   11|     ap_fifo|       v43_1_2|       pointer|
|v43_1_2_fifo_cap         |   in|   11|     ap_fifo|       v43_1_2|       pointer|
|v43_1_2_empty_n          |   in|    1|     ap_fifo|       v43_1_2|       pointer|
|v43_1_2_read             |  out|    1|     ap_fifo|       v43_1_2|       pointer|
|v43_1_3_dout             |   in|   32|     ap_fifo|       v43_1_3|       pointer|
|v43_1_3_num_data_valid   |   in|   11|     ap_fifo|       v43_1_3|       pointer|
|v43_1_3_fifo_cap         |   in|   11|     ap_fifo|       v43_1_3|       pointer|
|v43_1_3_empty_n          |   in|    1|     ap_fifo|       v43_1_3|       pointer|
|v43_1_3_read             |  out|    1|     ap_fifo|       v43_1_3|       pointer|
|v43_1_4_dout             |   in|   32|     ap_fifo|       v43_1_4|       pointer|
|v43_1_4_num_data_valid   |   in|   11|     ap_fifo|       v43_1_4|       pointer|
|v43_1_4_fifo_cap         |   in|   11|     ap_fifo|       v43_1_4|       pointer|
|v43_1_4_empty_n          |   in|    1|     ap_fifo|       v43_1_4|       pointer|
|v43_1_4_read             |  out|    1|     ap_fifo|       v43_1_4|       pointer|
|v43_1_5_dout             |   in|   32|     ap_fifo|       v43_1_5|       pointer|
|v43_1_5_num_data_valid   |   in|   11|     ap_fifo|       v43_1_5|       pointer|
|v43_1_5_fifo_cap         |   in|   11|     ap_fifo|       v43_1_5|       pointer|
|v43_1_5_empty_n          |   in|    1|     ap_fifo|       v43_1_5|       pointer|
|v43_1_5_read             |  out|    1|     ap_fifo|       v43_1_5|       pointer|
|v43_1_6_dout             |   in|   32|     ap_fifo|       v43_1_6|       pointer|
|v43_1_6_num_data_valid   |   in|   11|     ap_fifo|       v43_1_6|       pointer|
|v43_1_6_fifo_cap         |   in|   11|     ap_fifo|       v43_1_6|       pointer|
|v43_1_6_empty_n          |   in|    1|     ap_fifo|       v43_1_6|       pointer|
|v43_1_6_read             |  out|    1|     ap_fifo|       v43_1_6|       pointer|
|v43_1_7_dout             |   in|   32|     ap_fifo|       v43_1_7|       pointer|
|v43_1_7_num_data_valid   |   in|   11|     ap_fifo|       v43_1_7|       pointer|
|v43_1_7_fifo_cap         |   in|   11|     ap_fifo|       v43_1_7|       pointer|
|v43_1_7_empty_n          |   in|    1|     ap_fifo|       v43_1_7|       pointer|
|v43_1_7_read             |  out|    1|     ap_fifo|       v43_1_7|       pointer|
|v43_1_8_dout             |   in|   32|     ap_fifo|       v43_1_8|       pointer|
|v43_1_8_num_data_valid   |   in|   11|     ap_fifo|       v43_1_8|       pointer|
|v43_1_8_fifo_cap         |   in|   11|     ap_fifo|       v43_1_8|       pointer|
|v43_1_8_empty_n          |   in|    1|     ap_fifo|       v43_1_8|       pointer|
|v43_1_8_read             |  out|    1|     ap_fifo|       v43_1_8|       pointer|
|v43_1_9_dout             |   in|   32|     ap_fifo|       v43_1_9|       pointer|
|v43_1_9_num_data_valid   |   in|   11|     ap_fifo|       v43_1_9|       pointer|
|v43_1_9_fifo_cap         |   in|   11|     ap_fifo|       v43_1_9|       pointer|
|v43_1_9_empty_n          |   in|    1|     ap_fifo|       v43_1_9|       pointer|
|v43_1_9_read             |  out|    1|     ap_fifo|       v43_1_9|       pointer|
|v43_1_10_dout            |   in|   32|     ap_fifo|      v43_1_10|       pointer|
|v43_1_10_num_data_valid  |   in|   11|     ap_fifo|      v43_1_10|       pointer|
|v43_1_10_fifo_cap        |   in|   11|     ap_fifo|      v43_1_10|       pointer|
|v43_1_10_empty_n         |   in|    1|     ap_fifo|      v43_1_10|       pointer|
|v43_1_10_read            |  out|    1|     ap_fifo|      v43_1_10|       pointer|
|v43_2_0_dout             |   in|   32|     ap_fifo|       v43_2_0|       pointer|
|v43_2_0_num_data_valid   |   in|   11|     ap_fifo|       v43_2_0|       pointer|
|v43_2_0_fifo_cap         |   in|   11|     ap_fifo|       v43_2_0|       pointer|
|v43_2_0_empty_n          |   in|    1|     ap_fifo|       v43_2_0|       pointer|
|v43_2_0_read             |  out|    1|     ap_fifo|       v43_2_0|       pointer|
|v43_2_1_dout             |   in|   32|     ap_fifo|       v43_2_1|       pointer|
|v43_2_1_num_data_valid   |   in|   11|     ap_fifo|       v43_2_1|       pointer|
|v43_2_1_fifo_cap         |   in|   11|     ap_fifo|       v43_2_1|       pointer|
|v43_2_1_empty_n          |   in|    1|     ap_fifo|       v43_2_1|       pointer|
|v43_2_1_read             |  out|    1|     ap_fifo|       v43_2_1|       pointer|
|v43_2_2_dout             |   in|   32|     ap_fifo|       v43_2_2|       pointer|
|v43_2_2_num_data_valid   |   in|   11|     ap_fifo|       v43_2_2|       pointer|
|v43_2_2_fifo_cap         |   in|   11|     ap_fifo|       v43_2_2|       pointer|
|v43_2_2_empty_n          |   in|    1|     ap_fifo|       v43_2_2|       pointer|
|v43_2_2_read             |  out|    1|     ap_fifo|       v43_2_2|       pointer|
|v43_2_3_dout             |   in|   32|     ap_fifo|       v43_2_3|       pointer|
|v43_2_3_num_data_valid   |   in|   11|     ap_fifo|       v43_2_3|       pointer|
|v43_2_3_fifo_cap         |   in|   11|     ap_fifo|       v43_2_3|       pointer|
|v43_2_3_empty_n          |   in|    1|     ap_fifo|       v43_2_3|       pointer|
|v43_2_3_read             |  out|    1|     ap_fifo|       v43_2_3|       pointer|
|v43_2_4_dout             |   in|   32|     ap_fifo|       v43_2_4|       pointer|
|v43_2_4_num_data_valid   |   in|   11|     ap_fifo|       v43_2_4|       pointer|
|v43_2_4_fifo_cap         |   in|   11|     ap_fifo|       v43_2_4|       pointer|
|v43_2_4_empty_n          |   in|    1|     ap_fifo|       v43_2_4|       pointer|
|v43_2_4_read             |  out|    1|     ap_fifo|       v43_2_4|       pointer|
|v43_2_5_dout             |   in|   32|     ap_fifo|       v43_2_5|       pointer|
|v43_2_5_num_data_valid   |   in|   11|     ap_fifo|       v43_2_5|       pointer|
|v43_2_5_fifo_cap         |   in|   11|     ap_fifo|       v43_2_5|       pointer|
|v43_2_5_empty_n          |   in|    1|     ap_fifo|       v43_2_5|       pointer|
|v43_2_5_read             |  out|    1|     ap_fifo|       v43_2_5|       pointer|
|v43_2_6_dout             |   in|   32|     ap_fifo|       v43_2_6|       pointer|
|v43_2_6_num_data_valid   |   in|   11|     ap_fifo|       v43_2_6|       pointer|
|v43_2_6_fifo_cap         |   in|   11|     ap_fifo|       v43_2_6|       pointer|
|v43_2_6_empty_n          |   in|    1|     ap_fifo|       v43_2_6|       pointer|
|v43_2_6_read             |  out|    1|     ap_fifo|       v43_2_6|       pointer|
|v43_2_7_dout             |   in|   32|     ap_fifo|       v43_2_7|       pointer|
|v43_2_7_num_data_valid   |   in|   11|     ap_fifo|       v43_2_7|       pointer|
|v43_2_7_fifo_cap         |   in|   11|     ap_fifo|       v43_2_7|       pointer|
|v43_2_7_empty_n          |   in|    1|     ap_fifo|       v43_2_7|       pointer|
|v43_2_7_read             |  out|    1|     ap_fifo|       v43_2_7|       pointer|
|v43_2_8_dout             |   in|   32|     ap_fifo|       v43_2_8|       pointer|
|v43_2_8_num_data_valid   |   in|   11|     ap_fifo|       v43_2_8|       pointer|
|v43_2_8_fifo_cap         |   in|   11|     ap_fifo|       v43_2_8|       pointer|
|v43_2_8_empty_n          |   in|    1|     ap_fifo|       v43_2_8|       pointer|
|v43_2_8_read             |  out|    1|     ap_fifo|       v43_2_8|       pointer|
|v43_2_9_dout             |   in|   32|     ap_fifo|       v43_2_9|       pointer|
|v43_2_9_num_data_valid   |   in|   11|     ap_fifo|       v43_2_9|       pointer|
|v43_2_9_fifo_cap         |   in|   11|     ap_fifo|       v43_2_9|       pointer|
|v43_2_9_empty_n          |   in|    1|     ap_fifo|       v43_2_9|       pointer|
|v43_2_9_read             |  out|    1|     ap_fifo|       v43_2_9|       pointer|
|v43_2_10_dout            |   in|   32|     ap_fifo|      v43_2_10|       pointer|
|v43_2_10_num_data_valid  |   in|   11|     ap_fifo|      v43_2_10|       pointer|
|v43_2_10_fifo_cap        |   in|   11|     ap_fifo|      v43_2_10|       pointer|
|v43_2_10_empty_n         |   in|    1|     ap_fifo|      v43_2_10|       pointer|
|v43_2_10_read            |  out|    1|     ap_fifo|      v43_2_10|       pointer|
|v43_3_0_dout             |   in|   32|     ap_fifo|       v43_3_0|       pointer|
|v43_3_0_num_data_valid   |   in|   11|     ap_fifo|       v43_3_0|       pointer|
|v43_3_0_fifo_cap         |   in|   11|     ap_fifo|       v43_3_0|       pointer|
|v43_3_0_empty_n          |   in|    1|     ap_fifo|       v43_3_0|       pointer|
|v43_3_0_read             |  out|    1|     ap_fifo|       v43_3_0|       pointer|
|v43_3_1_dout             |   in|   32|     ap_fifo|       v43_3_1|       pointer|
|v43_3_1_num_data_valid   |   in|   11|     ap_fifo|       v43_3_1|       pointer|
|v43_3_1_fifo_cap         |   in|   11|     ap_fifo|       v43_3_1|       pointer|
|v43_3_1_empty_n          |   in|    1|     ap_fifo|       v43_3_1|       pointer|
|v43_3_1_read             |  out|    1|     ap_fifo|       v43_3_1|       pointer|
|v43_3_2_dout             |   in|   32|     ap_fifo|       v43_3_2|       pointer|
|v43_3_2_num_data_valid   |   in|   11|     ap_fifo|       v43_3_2|       pointer|
|v43_3_2_fifo_cap         |   in|   11|     ap_fifo|       v43_3_2|       pointer|
|v43_3_2_empty_n          |   in|    1|     ap_fifo|       v43_3_2|       pointer|
|v43_3_2_read             |  out|    1|     ap_fifo|       v43_3_2|       pointer|
|v43_3_3_dout             |   in|   32|     ap_fifo|       v43_3_3|       pointer|
|v43_3_3_num_data_valid   |   in|   11|     ap_fifo|       v43_3_3|       pointer|
|v43_3_3_fifo_cap         |   in|   11|     ap_fifo|       v43_3_3|       pointer|
|v43_3_3_empty_n          |   in|    1|     ap_fifo|       v43_3_3|       pointer|
|v43_3_3_read             |  out|    1|     ap_fifo|       v43_3_3|       pointer|
|v43_3_4_dout             |   in|   32|     ap_fifo|       v43_3_4|       pointer|
|v43_3_4_num_data_valid   |   in|   11|     ap_fifo|       v43_3_4|       pointer|
|v43_3_4_fifo_cap         |   in|   11|     ap_fifo|       v43_3_4|       pointer|
|v43_3_4_empty_n          |   in|    1|     ap_fifo|       v43_3_4|       pointer|
|v43_3_4_read             |  out|    1|     ap_fifo|       v43_3_4|       pointer|
|v43_3_5_dout             |   in|   32|     ap_fifo|       v43_3_5|       pointer|
|v43_3_5_num_data_valid   |   in|   11|     ap_fifo|       v43_3_5|       pointer|
|v43_3_5_fifo_cap         |   in|   11|     ap_fifo|       v43_3_5|       pointer|
|v43_3_5_empty_n          |   in|    1|     ap_fifo|       v43_3_5|       pointer|
|v43_3_5_read             |  out|    1|     ap_fifo|       v43_3_5|       pointer|
|v43_3_6_dout             |   in|   32|     ap_fifo|       v43_3_6|       pointer|
|v43_3_6_num_data_valid   |   in|   11|     ap_fifo|       v43_3_6|       pointer|
|v43_3_6_fifo_cap         |   in|   11|     ap_fifo|       v43_3_6|       pointer|
|v43_3_6_empty_n          |   in|    1|     ap_fifo|       v43_3_6|       pointer|
|v43_3_6_read             |  out|    1|     ap_fifo|       v43_3_6|       pointer|
|v43_3_7_dout             |   in|   32|     ap_fifo|       v43_3_7|       pointer|
|v43_3_7_num_data_valid   |   in|   11|     ap_fifo|       v43_3_7|       pointer|
|v43_3_7_fifo_cap         |   in|   11|     ap_fifo|       v43_3_7|       pointer|
|v43_3_7_empty_n          |   in|    1|     ap_fifo|       v43_3_7|       pointer|
|v43_3_7_read             |  out|    1|     ap_fifo|       v43_3_7|       pointer|
|v43_3_8_dout             |   in|   32|     ap_fifo|       v43_3_8|       pointer|
|v43_3_8_num_data_valid   |   in|   11|     ap_fifo|       v43_3_8|       pointer|
|v43_3_8_fifo_cap         |   in|   11|     ap_fifo|       v43_3_8|       pointer|
|v43_3_8_empty_n          |   in|    1|     ap_fifo|       v43_3_8|       pointer|
|v43_3_8_read             |  out|    1|     ap_fifo|       v43_3_8|       pointer|
|v43_3_9_dout             |   in|   32|     ap_fifo|       v43_3_9|       pointer|
|v43_3_9_num_data_valid   |   in|   11|     ap_fifo|       v43_3_9|       pointer|
|v43_3_9_fifo_cap         |   in|   11|     ap_fifo|       v43_3_9|       pointer|
|v43_3_9_empty_n          |   in|    1|     ap_fifo|       v43_3_9|       pointer|
|v43_3_9_read             |  out|    1|     ap_fifo|       v43_3_9|       pointer|
|v43_3_10_dout            |   in|   32|     ap_fifo|      v43_3_10|       pointer|
|v43_3_10_num_data_valid  |   in|   11|     ap_fifo|      v43_3_10|       pointer|
|v43_3_10_fifo_cap        |   in|   11|     ap_fifo|      v43_3_10|       pointer|
|v43_3_10_empty_n         |   in|    1|     ap_fifo|      v43_3_10|       pointer|
|v43_3_10_read            |  out|    1|     ap_fifo|      v43_3_10|       pointer|
|v42_0_0_address0         |  out|   10|   ap_memory|       v42_0_0|         array|
|v42_0_0_ce0              |  out|    1|   ap_memory|       v42_0_0|         array|
|v42_0_0_we0              |  out|    1|   ap_memory|       v42_0_0|         array|
|v42_0_0_d0               |  out|   32|   ap_memory|       v42_0_0|         array|
|v42_0_1_address0         |  out|   10|   ap_memory|       v42_0_1|         array|
|v42_0_1_ce0              |  out|    1|   ap_memory|       v42_0_1|         array|
|v42_0_1_we0              |  out|    1|   ap_memory|       v42_0_1|         array|
|v42_0_1_d0               |  out|   32|   ap_memory|       v42_0_1|         array|
|v42_0_2_address0         |  out|   10|   ap_memory|       v42_0_2|         array|
|v42_0_2_ce0              |  out|    1|   ap_memory|       v42_0_2|         array|
|v42_0_2_we0              |  out|    1|   ap_memory|       v42_0_2|         array|
|v42_0_2_d0               |  out|   32|   ap_memory|       v42_0_2|         array|
|v42_0_3_address0         |  out|   10|   ap_memory|       v42_0_3|         array|
|v42_0_3_ce0              |  out|    1|   ap_memory|       v42_0_3|         array|
|v42_0_3_we0              |  out|    1|   ap_memory|       v42_0_3|         array|
|v42_0_3_d0               |  out|   32|   ap_memory|       v42_0_3|         array|
|v42_0_4_address0         |  out|   10|   ap_memory|       v42_0_4|         array|
|v42_0_4_ce0              |  out|    1|   ap_memory|       v42_0_4|         array|
|v42_0_4_we0              |  out|    1|   ap_memory|       v42_0_4|         array|
|v42_0_4_d0               |  out|   32|   ap_memory|       v42_0_4|         array|
|v42_0_5_address0         |  out|   10|   ap_memory|       v42_0_5|         array|
|v42_0_5_ce0              |  out|    1|   ap_memory|       v42_0_5|         array|
|v42_0_5_we0              |  out|    1|   ap_memory|       v42_0_5|         array|
|v42_0_5_d0               |  out|   32|   ap_memory|       v42_0_5|         array|
|v42_0_6_address0         |  out|   10|   ap_memory|       v42_0_6|         array|
|v42_0_6_ce0              |  out|    1|   ap_memory|       v42_0_6|         array|
|v42_0_6_we0              |  out|    1|   ap_memory|       v42_0_6|         array|
|v42_0_6_d0               |  out|   32|   ap_memory|       v42_0_6|         array|
|v42_0_7_address0         |  out|   10|   ap_memory|       v42_0_7|         array|
|v42_0_7_ce0              |  out|    1|   ap_memory|       v42_0_7|         array|
|v42_0_7_we0              |  out|    1|   ap_memory|       v42_0_7|         array|
|v42_0_7_d0               |  out|   32|   ap_memory|       v42_0_7|         array|
|v42_0_8_address0         |  out|   10|   ap_memory|       v42_0_8|         array|
|v42_0_8_ce0              |  out|    1|   ap_memory|       v42_0_8|         array|
|v42_0_8_we0              |  out|    1|   ap_memory|       v42_0_8|         array|
|v42_0_8_d0               |  out|   32|   ap_memory|       v42_0_8|         array|
|v42_0_9_address0         |  out|   10|   ap_memory|       v42_0_9|         array|
|v42_0_9_ce0              |  out|    1|   ap_memory|       v42_0_9|         array|
|v42_0_9_we0              |  out|    1|   ap_memory|       v42_0_9|         array|
|v42_0_9_d0               |  out|   32|   ap_memory|       v42_0_9|         array|
|v42_0_10_address0        |  out|   10|   ap_memory|      v42_0_10|         array|
|v42_0_10_ce0             |  out|    1|   ap_memory|      v42_0_10|         array|
|v42_0_10_we0             |  out|    1|   ap_memory|      v42_0_10|         array|
|v42_0_10_d0              |  out|   32|   ap_memory|      v42_0_10|         array|
|v42_1_0_address0         |  out|   10|   ap_memory|       v42_1_0|         array|
|v42_1_0_ce0              |  out|    1|   ap_memory|       v42_1_0|         array|
|v42_1_0_we0              |  out|    1|   ap_memory|       v42_1_0|         array|
|v42_1_0_d0               |  out|   32|   ap_memory|       v42_1_0|         array|
|v42_1_1_address0         |  out|   10|   ap_memory|       v42_1_1|         array|
|v42_1_1_ce0              |  out|    1|   ap_memory|       v42_1_1|         array|
|v42_1_1_we0              |  out|    1|   ap_memory|       v42_1_1|         array|
|v42_1_1_d0               |  out|   32|   ap_memory|       v42_1_1|         array|
|v42_1_2_address0         |  out|   10|   ap_memory|       v42_1_2|         array|
|v42_1_2_ce0              |  out|    1|   ap_memory|       v42_1_2|         array|
|v42_1_2_we0              |  out|    1|   ap_memory|       v42_1_2|         array|
|v42_1_2_d0               |  out|   32|   ap_memory|       v42_1_2|         array|
|v42_1_3_address0         |  out|   10|   ap_memory|       v42_1_3|         array|
|v42_1_3_ce0              |  out|    1|   ap_memory|       v42_1_3|         array|
|v42_1_3_we0              |  out|    1|   ap_memory|       v42_1_3|         array|
|v42_1_3_d0               |  out|   32|   ap_memory|       v42_1_3|         array|
|v42_1_4_address0         |  out|   10|   ap_memory|       v42_1_4|         array|
|v42_1_4_ce0              |  out|    1|   ap_memory|       v42_1_4|         array|
|v42_1_4_we0              |  out|    1|   ap_memory|       v42_1_4|         array|
|v42_1_4_d0               |  out|   32|   ap_memory|       v42_1_4|         array|
|v42_1_5_address0         |  out|   10|   ap_memory|       v42_1_5|         array|
|v42_1_5_ce0              |  out|    1|   ap_memory|       v42_1_5|         array|
|v42_1_5_we0              |  out|    1|   ap_memory|       v42_1_5|         array|
|v42_1_5_d0               |  out|   32|   ap_memory|       v42_1_5|         array|
|v42_1_6_address0         |  out|   10|   ap_memory|       v42_1_6|         array|
|v42_1_6_ce0              |  out|    1|   ap_memory|       v42_1_6|         array|
|v42_1_6_we0              |  out|    1|   ap_memory|       v42_1_6|         array|
|v42_1_6_d0               |  out|   32|   ap_memory|       v42_1_6|         array|
|v42_1_7_address0         |  out|   10|   ap_memory|       v42_1_7|         array|
|v42_1_7_ce0              |  out|    1|   ap_memory|       v42_1_7|         array|
|v42_1_7_we0              |  out|    1|   ap_memory|       v42_1_7|         array|
|v42_1_7_d0               |  out|   32|   ap_memory|       v42_1_7|         array|
|v42_1_8_address0         |  out|   10|   ap_memory|       v42_1_8|         array|
|v42_1_8_ce0              |  out|    1|   ap_memory|       v42_1_8|         array|
|v42_1_8_we0              |  out|    1|   ap_memory|       v42_1_8|         array|
|v42_1_8_d0               |  out|   32|   ap_memory|       v42_1_8|         array|
|v42_1_9_address0         |  out|   10|   ap_memory|       v42_1_9|         array|
|v42_1_9_ce0              |  out|    1|   ap_memory|       v42_1_9|         array|
|v42_1_9_we0              |  out|    1|   ap_memory|       v42_1_9|         array|
|v42_1_9_d0               |  out|   32|   ap_memory|       v42_1_9|         array|
|v42_1_10_address0        |  out|   10|   ap_memory|      v42_1_10|         array|
|v42_1_10_ce0             |  out|    1|   ap_memory|      v42_1_10|         array|
|v42_1_10_we0             |  out|    1|   ap_memory|      v42_1_10|         array|
|v42_1_10_d0              |  out|   32|   ap_memory|      v42_1_10|         array|
|v42_2_0_address0         |  out|   10|   ap_memory|       v42_2_0|         array|
|v42_2_0_ce0              |  out|    1|   ap_memory|       v42_2_0|         array|
|v42_2_0_we0              |  out|    1|   ap_memory|       v42_2_0|         array|
|v42_2_0_d0               |  out|   32|   ap_memory|       v42_2_0|         array|
|v42_2_1_address0         |  out|   10|   ap_memory|       v42_2_1|         array|
|v42_2_1_ce0              |  out|    1|   ap_memory|       v42_2_1|         array|
|v42_2_1_we0              |  out|    1|   ap_memory|       v42_2_1|         array|
|v42_2_1_d0               |  out|   32|   ap_memory|       v42_2_1|         array|
|v42_2_2_address0         |  out|   10|   ap_memory|       v42_2_2|         array|
|v42_2_2_ce0              |  out|    1|   ap_memory|       v42_2_2|         array|
|v42_2_2_we0              |  out|    1|   ap_memory|       v42_2_2|         array|
|v42_2_2_d0               |  out|   32|   ap_memory|       v42_2_2|         array|
|v42_2_3_address0         |  out|   10|   ap_memory|       v42_2_3|         array|
|v42_2_3_ce0              |  out|    1|   ap_memory|       v42_2_3|         array|
|v42_2_3_we0              |  out|    1|   ap_memory|       v42_2_3|         array|
|v42_2_3_d0               |  out|   32|   ap_memory|       v42_2_3|         array|
|v42_2_4_address0         |  out|   10|   ap_memory|       v42_2_4|         array|
|v42_2_4_ce0              |  out|    1|   ap_memory|       v42_2_4|         array|
|v42_2_4_we0              |  out|    1|   ap_memory|       v42_2_4|         array|
|v42_2_4_d0               |  out|   32|   ap_memory|       v42_2_4|         array|
|v42_2_5_address0         |  out|   10|   ap_memory|       v42_2_5|         array|
|v42_2_5_ce0              |  out|    1|   ap_memory|       v42_2_5|         array|
|v42_2_5_we0              |  out|    1|   ap_memory|       v42_2_5|         array|
|v42_2_5_d0               |  out|   32|   ap_memory|       v42_2_5|         array|
|v42_2_6_address0         |  out|   10|   ap_memory|       v42_2_6|         array|
|v42_2_6_ce0              |  out|    1|   ap_memory|       v42_2_6|         array|
|v42_2_6_we0              |  out|    1|   ap_memory|       v42_2_6|         array|
|v42_2_6_d0               |  out|   32|   ap_memory|       v42_2_6|         array|
|v42_2_7_address0         |  out|   10|   ap_memory|       v42_2_7|         array|
|v42_2_7_ce0              |  out|    1|   ap_memory|       v42_2_7|         array|
|v42_2_7_we0              |  out|    1|   ap_memory|       v42_2_7|         array|
|v42_2_7_d0               |  out|   32|   ap_memory|       v42_2_7|         array|
|v42_2_8_address0         |  out|   10|   ap_memory|       v42_2_8|         array|
|v42_2_8_ce0              |  out|    1|   ap_memory|       v42_2_8|         array|
|v42_2_8_we0              |  out|    1|   ap_memory|       v42_2_8|         array|
|v42_2_8_d0               |  out|   32|   ap_memory|       v42_2_8|         array|
|v42_2_9_address0         |  out|   10|   ap_memory|       v42_2_9|         array|
|v42_2_9_ce0              |  out|    1|   ap_memory|       v42_2_9|         array|
|v42_2_9_we0              |  out|    1|   ap_memory|       v42_2_9|         array|
|v42_2_9_d0               |  out|   32|   ap_memory|       v42_2_9|         array|
|v42_2_10_address0        |  out|   10|   ap_memory|      v42_2_10|         array|
|v42_2_10_ce0             |  out|    1|   ap_memory|      v42_2_10|         array|
|v42_2_10_we0             |  out|    1|   ap_memory|      v42_2_10|         array|
|v42_2_10_d0              |  out|   32|   ap_memory|      v42_2_10|         array|
|v42_3_0_address0         |  out|   10|   ap_memory|       v42_3_0|         array|
|v42_3_0_ce0              |  out|    1|   ap_memory|       v42_3_0|         array|
|v42_3_0_we0              |  out|    1|   ap_memory|       v42_3_0|         array|
|v42_3_0_d0               |  out|   32|   ap_memory|       v42_3_0|         array|
|v42_3_1_address0         |  out|   10|   ap_memory|       v42_3_1|         array|
|v42_3_1_ce0              |  out|    1|   ap_memory|       v42_3_1|         array|
|v42_3_1_we0              |  out|    1|   ap_memory|       v42_3_1|         array|
|v42_3_1_d0               |  out|   32|   ap_memory|       v42_3_1|         array|
|v42_3_2_address0         |  out|   10|   ap_memory|       v42_3_2|         array|
|v42_3_2_ce0              |  out|    1|   ap_memory|       v42_3_2|         array|
|v42_3_2_we0              |  out|    1|   ap_memory|       v42_3_2|         array|
|v42_3_2_d0               |  out|   32|   ap_memory|       v42_3_2|         array|
|v42_3_3_address0         |  out|   10|   ap_memory|       v42_3_3|         array|
|v42_3_3_ce0              |  out|    1|   ap_memory|       v42_3_3|         array|
|v42_3_3_we0              |  out|    1|   ap_memory|       v42_3_3|         array|
|v42_3_3_d0               |  out|   32|   ap_memory|       v42_3_3|         array|
|v42_3_4_address0         |  out|   10|   ap_memory|       v42_3_4|         array|
|v42_3_4_ce0              |  out|    1|   ap_memory|       v42_3_4|         array|
|v42_3_4_we0              |  out|    1|   ap_memory|       v42_3_4|         array|
|v42_3_4_d0               |  out|   32|   ap_memory|       v42_3_4|         array|
|v42_3_5_address0         |  out|   10|   ap_memory|       v42_3_5|         array|
|v42_3_5_ce0              |  out|    1|   ap_memory|       v42_3_5|         array|
|v42_3_5_we0              |  out|    1|   ap_memory|       v42_3_5|         array|
|v42_3_5_d0               |  out|   32|   ap_memory|       v42_3_5|         array|
|v42_3_6_address0         |  out|   10|   ap_memory|       v42_3_6|         array|
|v42_3_6_ce0              |  out|    1|   ap_memory|       v42_3_6|         array|
|v42_3_6_we0              |  out|    1|   ap_memory|       v42_3_6|         array|
|v42_3_6_d0               |  out|   32|   ap_memory|       v42_3_6|         array|
|v42_3_7_address0         |  out|   10|   ap_memory|       v42_3_7|         array|
|v42_3_7_ce0              |  out|    1|   ap_memory|       v42_3_7|         array|
|v42_3_7_we0              |  out|    1|   ap_memory|       v42_3_7|         array|
|v42_3_7_d0               |  out|   32|   ap_memory|       v42_3_7|         array|
|v42_3_8_address0         |  out|   10|   ap_memory|       v42_3_8|         array|
|v42_3_8_ce0              |  out|    1|   ap_memory|       v42_3_8|         array|
|v42_3_8_we0              |  out|    1|   ap_memory|       v42_3_8|         array|
|v42_3_8_d0               |  out|   32|   ap_memory|       v42_3_8|         array|
|v42_3_9_address0         |  out|   10|   ap_memory|       v42_3_9|         array|
|v42_3_9_ce0              |  out|    1|   ap_memory|       v42_3_9|         array|
|v42_3_9_we0              |  out|    1|   ap_memory|       v42_3_9|         array|
|v42_3_9_d0               |  out|   32|   ap_memory|       v42_3_9|         array|
|v42_3_10_address0        |  out|   10|   ap_memory|      v42_3_10|         array|
|v42_3_10_ce0             |  out|    1|   ap_memory|      v42_3_10|         array|
|v42_3_10_we0             |  out|    1|   ap_memory|      v42_3_10|         array|
|v42_3_10_d0              |  out|   32|   ap_memory|      v42_3_10|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

