# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab6.gen/sources_1/ip/clk_wiz_0" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_lmb_bram_0/sim/mb_block_lmb_bram_0.v" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_xbar_0/sim/mb_block_xbar_0.v" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_clk_wiz.v" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.v" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_xlconcat_0_1/sim/mb_block_xlconcat_0_1.v" \
"../../../../lab6.ip_user_files/bd/mb_block/sim/mb_block.v" \

sv xil_defaultlib  --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab6.gen/sources_1/ip/clk_wiz_0" \
"../../../../../lab6provided/design_source/mb_intro_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
