Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 18 05:19:02 2021
| Host         : DESKTOP-E4FJ2S8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_0_wrapper_control_sets_placed.rpt
| Design       : CPU_0_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   120 |
| Unused register locations in slices containing registers |   156 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |            3 |
|      3 |            1 |
|      4 |            3 |
|      5 |            4 |
|      6 |            2 |
|      7 |            1 |
|      8 |            1 |
|     10 |            1 |
|     11 |            1 |
|     12 |            4 |
|     13 |            1 |
|     14 |            5 |
|     15 |            1 |
|    16+ |           88 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1260 |          593 |
| No           | No                    | Yes                    |              19 |            6 |
| No           | Yes                   | No                     |              49 |           22 |
| Yes          | No                    | No                     |             566 |          135 |
| Yes          | No                    | Yes                    |            1314 |          674 |
| Yes          | Yes                   | No                     |              92 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                        Enable Signal                                                                        |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/E[0]                            |                                                                                                                                                             | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[1].reg/AR[0]                                                                                             |                1 |              1 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/z_ex_reg_i_2_n_0                |                                                                                                                                                             |                                                                                                                                                    |                1 |              1 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/ctrl/done_reg_i_1_n_0            |                                                                                                                                                             |                                                                                                                                                    |                1 |              1 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/E[0]                            |                                                                                                                                                             | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[2].reg/AS[0]                                                                                             |                1 |              2 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/mul_reset_reg_i_2_n_0           |                                                                                                                                                             |                                                                                                                                                    |                2 |              2 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                    |                1 |              2 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/MUL/ctrl/multiplicand_en_reg_i_2_n_0 |                                                                                                                                                             |                                                                                                                                                    |                1 |              3 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                             | CPU_0_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                             | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                             | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                             | CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/mul_reset                                                                                                            |                1 |              5 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | CPU_0_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/E[0]                            |                                                                                                                                                             | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[2].reg/AR[0]                                                                                             |                2 |              6 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                             | CPU_0_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                      |                2 |              7 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                             | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                             | CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             11 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                    |                6 |             12 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                    |                3 |             12 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                    |                6 |             12 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                    |                3 |             12 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                    |                4 |             13 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                             | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |                5 |             14 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                    |                2 |             14 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/axi_regmap_0/U0/axi_awaddr[15]_i_1_n_0                                                                                                              |                                                                                                                                                    |                3 |             14 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/axi_regmap_0/U0/axi_araddr_1                                                                                                                        |                                                                                                                                                    |                3 |             14 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                    |                2 |             14 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                    |                6 |             15 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                    |                3 |             16 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                    |                8 |             21 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        |                                                                                                                                                    |               10 |             25 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               10 |             30 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_23                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               18 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_24                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               14 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_14                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               13 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_25                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               17 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_20                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               14 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_21                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               17 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_27                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               15 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_11                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               18 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_13                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               18 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_28                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               18 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_30                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               14 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_31                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               15 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_32                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               16 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_33                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               15 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_15                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               12 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_22                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               16 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_26                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               21 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_18                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               13 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_12                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               18 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_34                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               18 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_9                                                                                                   | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               16 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_35                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               15 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_7                                                                                                   | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               17 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_36                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               22 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/Q_reg_7[0]  |                                                                                                                                                             |                                                                                                                                                    |               18 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_5                                                                                                   | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               17 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_8                                                                                                   | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               19 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/pc_en_n_0                                                                                                                          | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               18 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_6                                                                                                   | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               17 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_29                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               20 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/MUL/ctrl/EN                                                                                                                        | CPU_0_i/LAB_CPU/CPU_0/U0/MUL/ctrl/FSM_onehot_pr_state_reg[0]_1                                                                                     |                8 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/A_reg/reg[31].reg/Q_reg_0            |                                                                                                                                                             |                                                                                                                                                    |               23 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/alureg_en                                                                                                                     | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               20 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/regb                                                                                                                          | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               25 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/rega                                                                                                                          | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               22 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_10                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               17 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_16                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               20 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_17                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               14 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_19                                                                                                  | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               13 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[11].reg/Q_reg_1[0]  |                                                                                                                                                             |                                                                                                                                                    |               15 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[12].reg/Q_reg_3[0]  |                                                                                                                                                             |                                                                                                                                                    |               14 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[12].reg/Q_reg_2[0]  |                                                                                                                                                             |                                                                                                                                                    |               15 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/E[0]        |                                                                                                                                                             |                                                                                                                                                    |               16 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_4[0]  |                                                                                                                                                             |                                                                                                                                                    |               17 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_1[0]  |                                                                                                                                                             |                                                                                                                                                    |               16 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_3[0]  |                                                                                                                                                             |                                                                                                                                                    |               16 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[13].reg/Q_reg_2[0]  |                                                                                                                                                             |                                                                                                                                                    |               17 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/Q_reg_1[0]  |                                                                                                                                                             |                                                                                                                                                    |               16 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/Q_reg_2[0]  |                                                                                                                                                             |                                                                                                                                                    |               16 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/Q_reg_1[0]  |                                                                                                                                                             |                                                                                                                                                    |               14 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/Q_reg_7[0]  |                                                                                                                                                             |                                                                                                                                                    |               20 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/Q_reg_5[0]  |                                                                                                                                                             |                                                                                                                                                    |               16 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/Q_reg_3[0]  |                                                                                                                                                             |                                                                                                                                                    |               16 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/Q_reg_4[0]  |                                                                                                                                                             |                                                                                                                                                    |               17 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[15].reg/Q_reg_6[0]  |                                                                                                                                                             |                                                                                                                                                    |               16 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/Q_reg_5[0]  |                                                                                                                                                             |                                                                                                                                                    |               19 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/Q_reg_3[0]  |                                                                                                                                                             |                                                                                                                                                    |               16 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/Q_reg_2[0]  |                                                                                                                                                             |                                                                                                                                                    |               17 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/Q_reg_4[0]  |                                                                                                                                                             |                                                                                                                                                    |               15 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[14].reg/Q_reg_6[0]  |                                                                                                                                                             |                                                                                                                                                    |               14 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[19].reg/Q_reg_2[0]  |                                                                                                                                                             |                                                                                                                                                    |               18 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_7[0]  |                                                                                                                                                             |                                                                                                                                                    |               13 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_11[0] |                                                                                                                                                             |                                                                                                                                                    |               14 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_6[0]  |                                                                                                                                                             |                                                                                                                                                    |               13 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_9[0]  |                                                                                                                                                             |                                                                                                                                                    |               14 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_3[0]  |                                                                                                                                                             |                                                                                                                                                    |               14 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_8[0]  |                                                                                                                                                             |                                                                                                                                                    |               17 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_4[0]  |                                                                                                                                                             |                                                                                                                                                    |               12 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_5[0]  |                                                                                                                                                             |                                                                                                                                                    |               16 |             32 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/inst_reg/reg/reg[20].reg/Q_reg_10[0] |                                                                                                                                                             |                                                                                                                                                    |               17 |             32 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                    |               10 |             34 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/EN                                                                                                                            | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |                7 |             34 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                    |               12 |             35 |
|  CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/MemWrite_reg_i_2_n_0            |                                                                                                                                                             |                                                                                                                                                    |               12 |             39 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                    |                8 |             47 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                    |                9 |             47 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                    |               12 |             52 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                    |                9 |             52 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                    |               10 |             52 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                    |               10 |             52 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/MUL/ctrl/EN                                                                                                                        |                                                                                                                                                    |               13 |             64 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/mulhien                                                                                                                       | CPU_0_i/axi_regmap_0/U0/MM_i/REG0_OUT[0]                                                                                                           |               35 |             64 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   | CPU_0_i/LAB_CPU/CPU_0/U0/MUL/ctrl/prod_en                                                                                                                   | CPU_0_i/LAB_CPU/CPU_0/U0/ctrl/mul_reset                                                                                                            |               20 |             64 |
|  CPU_0_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                             |                                                                                                                                                    |               49 |            160 |
+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


