
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Aftershock PC/Desktop/backup/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/tester_6.v" into library work
Parsing module <tester_6>.
Analyzing Verilog file "C:/Users/Aftershock PC/Desktop/backup/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/shifter_3.v" into library work
Parsing module <shifter_3>.
Analyzing Verilog file "C:/Users/Aftershock PC/Desktop/backup/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/reset_conditioner_5.v" into library work
Parsing module <reset_conditioner_5>.
Analyzing Verilog file "C:/Users/Aftershock PC/Desktop/backup/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/comparer_2.v" into library work
Parsing module <comparer_2>.
Analyzing Verilog file "C:/Users/Aftershock PC/Desktop/backup/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/boolean_4.v" into library work
Parsing module <boolean_4>.
Analyzing Verilog file "C:/Users/Aftershock PC/Desktop/backup/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/adder_1.v" into library work
Parsing module <adder_1>.
Analyzing Verilog file "C:/Users/Aftershock PC/Desktop/backup/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <adder_1>.

Elaborating module <comparer_2>.

Elaborating module <shifter_3>.

Elaborating module <boolean_4>.

Elaborating module <reset_conditioner_5>.

Elaborating module <tester_6>.
WARNING:HDLCompiler:634 - "C:/Users/Aftershock PC/Desktop/backup/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/tester_6.v" Line 20: Net <testcases[447]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Aftershock PC/Desktop/backup/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<22:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 4-to-1 multiplexer for signal <M_tst_alufn[5]_M_cmp_op[7]_wide_mux_0_OUT> created at line 137.
    Found 24-bit 4-to-1 multiplexer for signal <io_dip[21]_GND_1_o_wide_mux_2_OUT> created at line 172.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 109
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 109
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 109
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 109
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 109
    Found 1-bit tristate buffer for signal <avr_rx> created at line 109
    Found 8-bit comparator equal for signal <M_tst_exp[7]_M_tst_alufn[5]_equal_2_o> created at line 154
    Summary:
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <adder_1>.
    Related source file is "C:/Users/Aftershock PC/Desktop/backup/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/adder_1.v".
    Found 8-bit subtractor for signal <a[7]_b[7]_sub_2_OUT> created at line 26.
    Found 8-bit adder for signal <a[7]_b[7]_add_5_OUT> created at line 31.
    Found 8x8-bit multiplier for signal <n0026> created at line 29.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <adder_1> synthesized.

Synthesizing Unit <comparer_2>.
    Related source file is "C:/Users/Aftershock PC/Desktop/backup/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/comparer_2.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <comparer_2> synthesized.

Synthesizing Unit <shifter_3>.
    Related source file is "C:/Users/Aftershock PC/Desktop/backup/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/shifter_3.v".
    Found 8-bit shifter logical left for signal <a[7]_b[7]_shift_left_0_OUT> created at line 21
    Found 8-bit shifter logical right for signal <a[7]_b[7]_shift_right_1_OUT> created at line 24
    Found 8-bit shifter arithmetic right for signal <a[7]_b[7]_shift_right_2_OUT> created at line 27
    Found 8-bit 4-to-1 multiplexer for signal <op> created at line 19.
    Summary:
	inferred   4 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_3> synthesized.

Synthesizing Unit <boolean_4>.
    Related source file is "C:/Users/Aftershock PC/Desktop/backup/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/boolean_4.v".
    Found 8-bit 4-to-1 multiplexer for signal <op> created at line 26.
    Found 1-bit 4-to-1 multiplexer for signal <op<1>> created at line 26.
    Found 1-bit 4-to-1 multiplexer for signal <op<2>> created at line 26.
    Found 1-bit 4-to-1 multiplexer for signal <op<3>> created at line 26.
    Found 1-bit 4-to-1 multiplexer for signal <op<4>> created at line 26.
    Found 1-bit 4-to-1 multiplexer for signal <op<5>> created at line 26.
    Found 1-bit 4-to-1 multiplexer for signal <op<6>> created at line 26.
    Found 1-bit 4-to-1 multiplexer for signal <op<7>> created at line 26.
    Summary:
	inferred   8 Multiplexer(s).
Unit <boolean_4> synthesized.

Synthesizing Unit <reset_conditioner_5>.
    Related source file is "C:/Users/Aftershock PC/Desktop/backup/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/reset_conditioner_5.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_5> synthesized.

Synthesizing Unit <tester_6>.
    Related source file is "C:/Users/Aftershock PC/Desktop/backup/50.002-Computation-Structure/1D/Checkoff1/8bit ALU  w tester/work/planAhead/8bit ALU/8bit ALU.srcs/sources_1/imports/verilog/tester_6.v".
WARNING:Xst:653 - Signal <testcases<447:416>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 30-bit register for signal <M_counter_q>.
    Found 30-bit adder for signal <M_counter_d> created at line 41.
    Found 9-bit adder for signal <M_counter_q[29]_GND_10_o_add_10_OUT> created at line 45.
    Found 10-bit adder for signal <n0022> created at line 42.
    Found 10-bit adder for signal <n0024> created at line 43.
    Found 10-bit adder for signal <n0026> created at line 44.
    Found 895-bit shifter logical right for signal <n0015> created at line 42
    Found 895-bit shifter logical right for signal <n0016> created at line 43
    Found 895-bit shifter logical right for signal <n0017> created at line 44
    Found 895-bit shifter logical right for signal <n0018> created at line 45
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   4 Combinational logic shifter(s).
Unit <tester_6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 3
 30-bit adder                                          : 1
 8-bit addsub                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 2
 30-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 7
 2-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 1
 24-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 12
 8-bit 4-to-1 multiplexer                              : 3
# Logic shifters                                       : 7
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
 895-bit shifter logical right                         : 4
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <tester_6>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <tester_6> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 5
 8-bit addsub                                          : 1
 9-bit adder                                           : 4
# Counters                                             : 1
 30-bit up counter                                     : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 7
 2-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 1
 24-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 12
 8-bit 4-to-1 multiplexer                              : 3
# Logic shifters                                       : 7
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
 895-bit shifter logical right                         : 4
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...

Optimizing unit <tester_6> ...

Optimizing unit <adder_1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 4.
FlipFlop tst/M_counter_q_26 has been replicated 1 time(s)
FlipFlop tst/M_counter_q_27 has been replicated 1 time(s)
FlipFlop tst/M_counter_q_28 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 37    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.756ns (Maximum Frequency: 362.829MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 18.827ns
   Maximum combinational path delay: 19.885ns

=========================================================================
