<pre>
<h3>
<a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a>
</h3>
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/*
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv</a>
time_elapsed: 0.091s


%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:2</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: checker
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:2</a>: syntax error, unexpected IDENTIFIER
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:3</a>: Unsupported: Verilog 1995 reserved word not implemented: event
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:3</a>: Unsupported or unknown PLI call: $inferred_clock
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:4</a>: syntax error, unexpected logic, expecting IDENTIFIER or do or final
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:4</a>: Unsupported or unknown PLI call: $inferred_disable
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:4</a>: syntax error, unexpected &#39;)&#39;, expecting &#39;,&#39; or &#39;;&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:8</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: throughout
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:9</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: endchecker
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:11</a>: Unsupported: Ranges ignored in port-lists
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv:20</a>: syntax error, unexpected IDENTIFIER
%Error: Exiting due to 11 error(s)
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc &#39;-I/home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/*&#39; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p490.sv</a>


</pre>