INFO: [VRFC 10-163] Analyzing VHDL file "/home/wallace/Projects/fpga/ip/clock_div/clock_div.srcs/sources_1/new/clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_div'
WARNING: [VRFC 10-3093] actual for formal port 's' is neither a static name nor a globally static expression [/home/wallace/Projects/fpga/ip/clock_div/clock_div.srcs/sources_1/new/clock_div.vhd:54]
