// Seed: 3109295827
module module_0 (
    input wand id_0,
    output tri1 id_1,
    input uwire id_2,
    input tri1 id_3,
    output supply0 id_4
    , id_14,
    output uwire id_5,
    input wand id_6,
    input supply1 id_7,
    output uwire id_8,
    output tri id_9,
    output wand id_10,
    output supply1 id_11,
    input wand id_12
);
  if (id_3) begin : id_15
    assign id_4 = id_6 ? 1 : id_0;
  end
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    output tri1  id_2
);
  wire id_4, id_5, id_6;
  wire id_7;
  module_0(
      id_0, id_2, id_0, id_0, id_2, id_2, id_1, id_1, id_2, id_2, id_2, id_2, id_0
  );
endmodule
