// Seed: 4281360283
module module_0 (
    input  uwire id_0,
    output uwire id_1
);
  logic id_3 = -1;
  assign id_1 = id_3;
  assign id_1 = id_0;
endmodule
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input wand id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri id_7
    , id_16,
    input wire id_8,
    output tri id_9,
    output wire id_10,
    output wire id_11,
    input supply1 id_12,
    output supply1 id_13,
    output supply1 id_14
);
  parameter id_17 = 1;
  assign id_16[1'b0] = id_5;
  assign id_11 = module_1;
  module_0 modCall_1 (
      id_6,
      id_11
  );
  assign modCall_1.id_3 = 0;
endmodule
