<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/alpha/interrupts.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_a4feaad68b70f9faac265221bd8821b4.html">alpha</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">interrupts.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="alpha_2interrupts_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2006 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Steve Reinhardt</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *          Kevin Lim</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#ifndef __ARCH_ALPHA_INTERRUPT_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define __ARCH_ALPHA_INTERRUPT_HH__</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2alpha_2faults_8hh.html">arch/alpha/faults.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="alpha_2isa__traits_8hh.html">arch/alpha/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="generic_2interrupts_8hh.html">arch/generic/interrupts.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="compiler_8hh.html">base/compiler.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;debug/Flow.hh&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;debug/Interrupt.hh&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;params/AlphaInterrupts.hh&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAlphaISA.html">AlphaISA</a> {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html">   49</a></span>&#160;<span class="keyword">class </span><a class="code" href="classAlphaISA_1_1Interrupts.html">Interrupts</a> : <span class="keyword">public</span> <a class="code" href="classBaseInterrupts.html">BaseInterrupts</a></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;{</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#a83b85f6c4ee89e1ce470c3eebd67e34b">   52</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classAlphaISA_1_1Interrupts.html#a83b85f6c4ee89e1ce470c3eebd67e34b">newInfoSet</a>;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#aabe54869db672a525da874f173983837">   53</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classAlphaISA_1_1Interrupts.html#aabe54869db672a525da874f173983837">newIpl</a>;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#adca0d86c4f176f7ff47d4ece0b5f1584">   54</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classAlphaISA_1_1Interrupts.html#adca0d86c4f176f7ff47d4ece0b5f1584">newSummary</a>;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#a21baddef7dcf8c69640597a977ac40d1">   55</a></span>&#160;    <a class="code" href="classBaseCPU.html">BaseCPU</a> * <a class="code" href="classAlphaISA_1_1Interrupts.html#a21baddef7dcf8c69640597a977ac40d1">cpu</a>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#a985fe416c9e4eccad66b0ce3fcf53ac4">   58</a></span>&#160;    uint64_t <a class="code" href="classAlphaISA_1_1Interrupts.html#a985fe416c9e4eccad66b0ce3fcf53ac4">interrupts</a>[<a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a2993ad956eca2131b913e727dc3aa389">NumInterruptLevels</a>];</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#a1bd511a08292bc2a645ab66c371fd354">   59</a></span>&#160;    uint64_t <a class="code" href="classAlphaISA_1_1Interrupts.html#a1bd511a08292bc2a645ab66c371fd354">intstatus</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#aba9152f50971067d0252abace9ca4bbc">   62</a></span>&#160;    <span class="keyword">typedef</span> AlphaInterruptsParams <a class="code" href="classAlphaISA_1_1Interrupts.html#aba9152f50971067d0252abace9ca4bbc">Params</a>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keyword">const</span> Params *</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#a47c9d0200c4c068a4f86a8ae59041e95">   65</a></span>&#160;    <a class="code" href="classAlphaISA_1_1Interrupts.html#a47c9d0200c4c068a4f86a8ae59041e95">params</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span>Params *<span class="keyword">&gt;</span>(<a class="code" href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">_params</a>);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    }</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#ad92e57bc541335241f3aff3509b149de">   70</a></span>&#160;    <a class="code" href="classAlphaISA_1_1Interrupts.html#ad92e57bc541335241f3aff3509b149de">Interrupts</a>(Params * <a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>) : <a class="code" href="classBaseInterrupts.html">BaseInterrupts</a>(p), cpu(NULL)</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        memset(interrupts, 0, <span class="keyword">sizeof</span>(interrupts));</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        intstatus = 0;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        newInfoSet = <span class="keyword">false</span>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    }</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#a826b02ee294121ce6ea1e5a5a0f88691">   78</a></span>&#160;    <a class="code" href="classAlphaISA_1_1Interrupts.html#a826b02ee294121ce6ea1e5a5a0f88691">setCPU</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> * _cpu)</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        cpu = _cpu;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    }</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#a98e45cec6f3571a6ceac1c881faefc36">   84</a></span>&#160;    <a class="code" href="classAlphaISA_1_1Interrupts.html#a98e45cec6f3571a6ceac1c881faefc36">post</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    {</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Interrupt, <span class="stringliteral">&quot;Interrupt %d:%d posted\n&quot;</span>, int_num, index);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <span class="keywordflow">if</span> (int_num &lt; 0 || int_num &gt;= <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a2993ad956eca2131b913e727dc3aa389">NumInterruptLevels</a>)</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;int_num out of bounds\n&quot;</span>);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        <span class="keywordflow">if</span> (index &lt; 0 || index &gt;= (<span class="keywordtype">int</span>)<span class="keyword">sizeof</span>(uint64_t) * 8)</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;int_num out of bounds\n&quot;</span>);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        interrupts[int_num] |= 1 &lt;&lt; <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        intstatus |= (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; int_num);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    }</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#a9e463641397161e46c8cf1778076b315">   99</a></span>&#160;    <a class="code" href="classAlphaISA_1_1Interrupts.html#a9e463641397161e46c8cf1778076b315">clear</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    {</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Interrupt, <span class="stringliteral">&quot;Interrupt %d:%d cleared\n&quot;</span>, int_num, index);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <span class="keywordflow">if</span> (int_num &lt; 0 || int_num &gt;= <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a2993ad956eca2131b913e727dc3aa389">NumInterruptLevels</a>)</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;int_num out of bounds\n&quot;</span>);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordflow">if</span> (index &lt; 0 || index &gt;= (<span class="keywordtype">int</span>)<span class="keyword">sizeof</span>(uint64_t) * 8)</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;int_num out of bounds\n&quot;</span>);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        interrupts[int_num] &amp;= ~(1 &lt;&lt; <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        <span class="keywordflow">if</span> (interrupts[int_num] == 0)</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;            intstatus &amp;= ~(<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; int_num);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    }</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#aa60bb6b8929c57d2869b3e2af3f017b3">  115</a></span>&#160;    <a class="code" href="classAlphaISA_1_1Interrupts.html#aa60bb6b8929c57d2869b3e2af3f017b3">clearAll</a>()</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Interrupt, <span class="stringliteral">&quot;Interrupts all cleared\n&quot;</span>);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        memset(interrupts, 0, <span class="keyword">sizeof</span>(interrupts));</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        intstatus = 0;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    }</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#a4eb1c6714b00d4908139c498c91c5e55">  124</a></span>&#160;    <a class="code" href="classAlphaISA_1_1Interrupts.html#a4eb1c6714b00d4908139c498c91c5e55">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(interrupts, <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a2993ad956eca2131b913e727dc3aa389">NumInterruptLevels</a>);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(intstatus);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    }</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#a3db58a02a19df7f9fe46fff2170b8d2d">  131</a></span>&#160;    <a class="code" href="classAlphaISA_1_1Interrupts.html#a3db58a02a19df7f9fe46fff2170b8d2d">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(interrupts, <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a2993ad956eca2131b913e727dc3aa389">NumInterruptLevels</a>);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(intstatus);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    }</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#a4e9cd78c966440a89517e05619354f8f">  138</a></span>&#160;    <a class="code" href="classAlphaISA_1_1Interrupts.html#a4e9cd78c966440a89517e05619354f8f">checkInterrupts</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <span class="keywordflow">if</span> (intstatus == 0)</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().pc() &amp; 0x3)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa56f130b52180ffe03b7bb0ebee53b7eb">IPR_ASTRR</a>))</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;asynchronous traps not implemented\n&quot;</span>);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        uint64_t <a class="code" href="namespaceMipsISA.html#ad0513cc9d3c9e141f43e75c7bfb72be3">ipl</a> = 0;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        uint64_t summary = 0;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf32b8026c33949ae4ae73bd65de31fea">IPR_SIRR</a>)) {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            <span class="keywordflow">for</span> (uint64_t <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4af93f6ab910a77a59cd98c9b3164bd7f3">INTLEVEL_SOFTWARE_MIN</a>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                 <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a7827fd3b9c3f548d31a63766725256cf">INTLEVEL_SOFTWARE_MAX</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf32b8026c33949ae4ae73bd65de31fea">IPR_SIRR</a>) &amp; (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)) {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                    <span class="comment">// See table 4-19 of 21164 hardware reference</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                    ipl = (<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> - <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4af93f6ab910a77a59cd98c9b3164bd7f3">INTLEVEL_SOFTWARE_MIN</a>) + 1;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                    summary |= (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                }</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            }</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        <span class="keywordflow">for</span> (uint64_t <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4aa1ef04e96e61c5c283e483084f0e5afa">INTLEVEL_EXTERNAL_MIN</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4ae99c5e725134dc89001797033048e96d">INTLEVEL_EXTERNAL_MAX</a>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;             <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            <span class="keywordflow">if</span> (intstatus &amp; (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)) {</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                <span class="comment">// See table 4-19 of 21164 hardware reference</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                ipl = <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                summary |= (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            }</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        }</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <span class="keywordflow">return</span> ipl &amp;&amp; ipl &gt; tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa46c09433d94ae19e8931c36ad4078ced">IPR_IPLR</a>);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    }</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#ae63f6064dc1bfbeb04ccca3c3d0e92df">  176</a></span>&#160;    <a class="code" href="classAlphaISA_1_1Interrupts.html#ae63f6064dc1bfbeb04ccca3c3d0e92df">getInterrupt</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    {</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        assert(<a class="code" href="classAlphaISA_1_1Interrupts.html#a4e9cd78c966440a89517e05619354f8f">checkInterrupts</a>(tc));</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        uint64_t <a class="code" href="namespaceMipsISA.html#ad0513cc9d3c9e141f43e75c7bfb72be3">ipl</a> = 0;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        uint64_t summary = 0;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf32b8026c33949ae4ae73bd65de31fea">IPR_SIRR</a>)) {</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;            <span class="keywordflow">for</span> (uint64_t <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4af93f6ab910a77a59cd98c9b3164bd7f3">INTLEVEL_SOFTWARE_MIN</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                 <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a7827fd3b9c3f548d31a63766725256cf">INTLEVEL_SOFTWARE_MAX</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                <span class="keywordflow">if</span> (tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf32b8026c33949ae4ae73bd65de31fea">IPR_SIRR</a>) &amp; (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)) {</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                    <span class="comment">// See table 4-19 of 21164 hardware reference</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                    ipl = (<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> - <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4af93f6ab910a77a59cd98c9b3164bd7f3">INTLEVEL_SOFTWARE_MIN</a>) + 1;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                    summary |= (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                }</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;            }</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        }</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <span class="keywordflow">for</span> (uint64_t <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4aa1ef04e96e61c5c283e483084f0e5afa">INTLEVEL_EXTERNAL_MIN</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4ae99c5e725134dc89001797033048e96d">INTLEVEL_EXTERNAL_MAX</a>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;             <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;            <span class="keywordflow">if</span> (intstatus &amp; (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)) {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                <span class="comment">// See table 4-19 of 21164 hardware reference</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                ipl = <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                summary |= (<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;            }</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        }</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        newIpl = <a class="code" href="namespaceMipsISA.html#ad0513cc9d3c9e141f43e75c7bfb72be3">ipl</a>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        newSummary = summary;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        newInfoSet = <span class="keyword">true</span>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Flow, <span class="stringliteral">&quot;Interrupt! IPLR=%d ipl=%d summary=%x\n&quot;</span>,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa46c09433d94ae19e8931c36ad4078ced">IPR_IPLR</a>), <a class="code" href="namespaceMipsISA.html#ad0513cc9d3c9e141f43e75c7bfb72be3">ipl</a>, summary);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        <span class="keywordflow">return</span> std::make_shared&lt;InterruptFault&gt;();</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    }</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1Interrupts.html#af1c1da14bc0e1750d3e9d6387ecaccf0">  212</a></span>&#160;    <a class="code" href="classAlphaISA_1_1Interrupts.html#af1c1da14bc0e1750d3e9d6387ecaccf0">updateIntrInfo</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    {</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        assert(newInfoSet);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa81aa03c03b1135394b84049b81ae05d5">IPR_ISR</a>, newSummary);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa21fd3ce2d0c0591da4fc2f47857effa">IPR_INTID</a>, newIpl);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        newInfoSet = <span class="keyword">false</span>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    }</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;};</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;} <span class="comment">// namespace AlphaISA</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#endif // __ARCH_ALPHA_INTERRUPT_HH__</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="generic_2interrupts_8hh_html"><div class="ttname"><a href="generic_2interrupts_8hh.html">interrupts.hh</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_a3db58a02a19df7f9fe46fff2170b8d2d"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#a3db58a02a19df7f9fe46fff2170b8d2d">AlphaISA::Interrupts::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp)</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00131">interrupts.hh:131</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aeeb2c1446acc9f3e056faacf09c36f7a"><div class="ttname"><a href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">MipsISA::index</a></div><div class="ttdeci">Bitfield&lt; 30, 0 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00046">pra_constants.hh:46</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_aabe54869db672a525da874f173983837"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#aabe54869db672a525da874f173983837">AlphaISA::Interrupts::newIpl</a></div><div class="ttdeci">int newIpl</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00053">interrupts.hh:53</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_af56315969ec872a2ba6ee1cf42674de4aa1ef04e96e61c5c283e483084f0e5afa"><div class="ttname"><a href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4aa1ef04e96e61c5c283e483084f0e5afa">AlphaISA::INTLEVEL_EXTERNAL_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00082">isa_traits.hh:82</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_af1c1da14bc0e1750d3e9d6387ecaccf0"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#af1c1da14bc0e1750d3e9d6387ecaccf0">AlphaISA::Interrupts::updateIntrInfo</a></div><div class="ttdeci">void updateIntrInfo(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00212">interrupts.hh:212</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classThreadContext_html_acc2c70b9ee300b1b8c65d7dff1d3d7f0"><div class="ttname"><a href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect</a></div><div class="ttdeci">virtual void setMiscRegNoEffect(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="namespaceAlphaISA_html_af56315969ec872a2ba6ee1cf42674de4af93f6ab910a77a59cd98c9b3164bd7f3"><div class="ttname"><a href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4af93f6ab910a77a59cd98c9b3164bd7f3">AlphaISA::INTLEVEL_SOFTWARE_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00079">isa_traits.hh:79</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_af56315969ec872a2ba6ee1cf42674de4a2993ad956eca2131b913e727dc3aa389"><div class="ttname"><a href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a2993ad956eca2131b913e727dc3aa389">AlphaISA::NumInterruptLevels</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00094">isa_traits.hh:94</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_a83b85f6c4ee89e1ce470c3eebd67e34b"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#a83b85f6c4ee89e1ce470c3eebd67e34b">AlphaISA::Interrupts::newInfoSet</a></div><div class="ttdeci">bool newInfoSet</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00052">interrupts.hh:52</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa46c09433d94ae19e8931c36ad4078ced"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa46c09433d94ae19e8931c36ad4078ced">AlphaISA::IPR_IPLR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00163">ipr.hh:163</a></div></div>
<div class="ttc" id="arch_2alpha_2faults_8hh_html"><div class="ttname"><a href="arch_2alpha_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_a1bd511a08292bc2a645ab66c371fd354"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#a1bd511a08292bc2a645ab66c371fd354">AlphaISA::Interrupts::intstatus</a></div><div class="ttdeci">uint64_t intstatus</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00059">interrupts.hh:59</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="serialize_8hh_html_a13d18ccba3d8bcbcd5aab2e37c380bff"><div class="ttname"><a href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a></div><div class="ttdeci">#define UNSERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00645">serialize.hh:645</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_a98e45cec6f3571a6ceac1c881faefc36"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#a98e45cec6f3571a6ceac1c881faefc36">AlphaISA::Interrupts::post</a></div><div class="ttdeci">void post(int int_num, int index)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00084">interrupts.hh:84</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_af56315969ec872a2ba6ee1cf42674de4ae99c5e725134dc89001797033048e96d"><div class="ttname"><a href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4ae99c5e725134dc89001797033048e96d">AlphaISA::INTLEVEL_EXTERNAL_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00083">isa_traits.hh:83</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_a4eb1c6714b00d4908139c498c91c5e55"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#a4eb1c6714b00d4908139c498c91c5e55">AlphaISA::Interrupts::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00124">interrupts.hh:124</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_a21baddef7dcf8c69640597a977ac40d1"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#a21baddef7dcf8c69640597a977ac40d1">AlphaISA::Interrupts::cpu</a></div><div class="ttdeci">BaseCPU * cpu</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00055">interrupts.hh:55</a></div></div>
<div class="ttc" id="classBaseInterrupts_html"><div class="ttname"><a href="classBaseInterrupts.html">BaseInterrupts</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2interrupts_8hh_source.html#l00039">interrupts.hh:39</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa81aa03c03b1135394b84049b81ae05d5"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa81aa03c03b1135394b84049b81ae05d5">AlphaISA::IPR_ISR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00150">ipr.hh:150</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa56f130b52180ffe03b7bb0ebee53b7eb"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa56f130b52180ffe03b7bb0ebee53b7eb">AlphaISA::IPR_ASTRR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00156">ipr.hh:156</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aaa21fd3ce2d0c0591da4fc2f47857effa"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa21fd3ce2d0c0591da4fc2f47857effa">AlphaISA::IPR_INTID</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00143">ipr.hh:143</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html">AlphaISA::Interrupts</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00049">interrupts.hh:49</a></div></div>
<div class="ttc" id="serialize_8hh_html_a9aa03522128bc19a3bc0294501226f8b"><div class="ttname"><a href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a></div><div class="ttdeci">#define SERIALIZE_ARRAY(member, size)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00658">serialize.hh:658</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_a826b02ee294121ce6ea1e5a5a0f88691"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#a826b02ee294121ce6ea1e5a5a0f88691">AlphaISA::Interrupts::setCPU</a></div><div class="ttdeci">void setCPU(BaseCPU *_cpu)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00078">interrupts.hh:78</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adcc3cf526a71c0dfaae020d432c78b83"><div class="ttname"><a href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a></div><div class="ttdeci">#define ULL(N)</div><div class="ttdoc">uint64_t constant </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00050">types.hh:50</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_ae63f6064dc1bfbeb04ccca3c3d0e92df"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#ae63f6064dc1bfbeb04ccca3c3d0e92df">AlphaISA::Interrupts::getInterrupt</a></div><div class="ttdeci">Fault getInterrupt(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00176">interrupts.hh:176</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_a47c9d0200c4c068a4f86a8ae59041e95"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#a47c9d0200c4c068a4f86a8ae59041e95">AlphaISA::Interrupts::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00065">interrupts.hh:65</a></div></div>
<div class="ttc" id="serialize_8hh_html_a49163149ec656ffecff0e46aee418e29"><div class="ttname"><a href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a></div><div class="ttdeci">#define SERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00643">serialize.hh:643</a></div></div>
<div class="ttc" id="serialize_8hh_html_a8de12bf68d0f92f7ab8585820607932e"><div class="ttname"><a href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a></div><div class="ttdeci">#define UNSERIALIZE_ARRAY(member, size)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00661">serialize.hh:661</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_ad92e57bc541335241f3aff3509b149de"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#ad92e57bc541335241f3aff3509b149de">AlphaISA::Interrupts::Interrupts</a></div><div class="ttdeci">Interrupts(Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00070">interrupts.hh:70</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_aa60bb6b8929c57d2869b3e2af3f017b3"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#aa60bb6b8929c57d2869b3e2af3f017b3">AlphaISA::Interrupts::clearAll</a></div><div class="ttdeci">void clearAll()</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00115">interrupts.hh:115</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aaf32b8026c33949ae4ae73bd65de31fea"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf32b8026c33949ae4ae73bd65de31fea">AlphaISA::IPR_SIRR</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00155">ipr.hh:155</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_af56315969ec872a2ba6ee1cf42674de4a7827fd3b9c3f548d31a63766725256cf"><div class="ttname"><a href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a7827fd3b9c3f548d31a63766725256cf">AlphaISA::INTLEVEL_SOFTWARE_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00080">isa_traits.hh:80</a></div></div>
<div class="ttc" id="classSimObject_html_a99880551669bb51d749676f678b1dcc8"><div class="ttname"><a href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">SimObject::_params</a></div><div class="ttdeci">const SimObjectParams * _params</div><div class="ttdoc">Cached copy of the object parameters. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00110">sim_object.hh:110</a></div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_a985fe416c9e4eccad66b0ce3fcf53ac4"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#a985fe416c9e4eccad66b0ce3fcf53ac4">AlphaISA::Interrupts::interrupts</a></div><div class="ttdeci">uint64_t interrupts[NumInterruptLevels]</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00058">interrupts.hh:58</a></div></div>
<div class="ttc" id="compiler_8hh_html"><div class="ttname"><a href="compiler_8hh.html">compiler.hh</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_adca0d86c4f176f7ff47d4ece0b5f1584"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#adca0d86c4f176f7ff47d4ece0b5f1584">AlphaISA::Interrupts::newSummary</a></div><div class="ttdeci">int newSummary</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00054">interrupts.hh:54</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html"><div class="ttname"><a href="namespaceAlphaISA.html">AlphaISA</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_aba9152f50971067d0252abace9ca4bbc"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#aba9152f50971067d0252abace9ca4bbc">AlphaISA::Interrupts::Params</a></div><div class="ttdeci">AlphaInterruptsParams Params</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00062">interrupts.hh:62</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ad0513cc9d3c9e141f43e75c7bfb72be3"><div class="ttname"><a href="namespaceMipsISA.html#ad0513cc9d3c9e141f43e75c7bfb72be3">MipsISA::ipl</a></div><div class="ttdeci">Bitfield&lt; 15, 10 &gt; ipl</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00122">pra_constants.hh:122</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_a4e9cd78c966440a89517e05619354f8f"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#a4e9cd78c966440a89517e05619354f8f">AlphaISA::Interrupts::checkInterrupts</a></div><div class="ttdeci">bool checkInterrupts(ThreadContext *tc) const</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00138">interrupts.hh:138</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classAlphaISA_1_1Interrupts_html_a9e463641397161e46c8cf1778076b315"><div class="ttname"><a href="classAlphaISA_1_1Interrupts.html#a9e463641397161e46c8cf1778076b315">AlphaISA::Interrupts::clear</a></div><div class="ttdeci">void clear(int int_num, int index)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2interrupts_8hh_source.html#l00099">interrupts.hh:99</a></div></div>
<div class="ttc" id="alpha_2isa__traits_8hh_html"><div class="ttname"><a href="alpha_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
