#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_0000000000f5b3b0 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v0000000000fbb7b0_0 .var "clk", 0 0;
v0000000000fbced0_0 .var/i "i", 31 0;
v0000000000fbb490_0 .var "in", 0 0;
v0000000000fbc2f0_0 .net "out", 0 0, v0000000000fbb170_0;  1 drivers
S_000000000106b7f0 .scope module, "shRe" "shift_register" 2 8, 3 1 0, S_0000000000f5b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /INPUT 1 "clk";
L_0000000000fbcff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0000000000f6ff88 .resolv tri, v0000000000f59270_0, L_0000000000fbcff8;
L_0000000000f6aaa0 .functor NOT 1, RS_0000000000f6ff88, C4<0>, C4<0>, C4<0>;
L_0000000000fbd040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0000000000f70108 .resolv tri, v0000000000f591d0_0, L_0000000000fbd040;
L_0000000000f6a9c0 .functor NOT 1, RS_0000000000f70108, C4<0>, C4<0>, C4<0>;
L_0000000000fbd088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0000000000f70258 .resolv tri, v0000000000f59310_0, L_0000000000fbd088;
L_0000000000f6aa30 .functor NOT 1, RS_0000000000f70258, C4<0>, C4<0>, C4<0>;
L_0000000000fbd0d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0000000000f703a8 .resolv tri, v0000000000f59450_0, L_0000000000fbd0d0;
L_0000000000f6ab10 .functor NOT 1, RS_0000000000f703a8, C4<0>, C4<0>, C4<0>;
v0000000000f596d0_0 .net "clk", 0 0, v0000000000fbb7b0_0;  1 drivers
v0000000000f59770_0 .net8 "f1_out", 0 0, RS_0000000000f6ff88;  2 drivers
RS_0000000000f6ffb8 .resolv tri, v0000000000f58ff0_0, L_0000000000f6aaa0;
v0000000000f58910_0 .net8 "f1_out_bar", 0 0, RS_0000000000f6ffb8;  2 drivers
v0000000000f58d70_0 .var "f2_in", 0 0;
v0000000000f589b0_0 .net8 "f2_out", 0 0, RS_0000000000f70108;  2 drivers
RS_0000000000f70138 .resolv tri, v0000000000f58b90_0, L_0000000000f6a9c0;
v0000000000f58a50_0 .net8 "f2_out_bar", 0 0, RS_0000000000f70138;  2 drivers
v0000000000f58e10_0 .var "f3_in", 0 0;
v0000000000f58af0_0 .net8 "f3_out", 0 0, RS_0000000000f70258;  2 drivers
RS_0000000000f70288 .resolv tri, v0000000000f58eb0_0, L_0000000000f6aa30;
v0000000000f58c30_0 .net8 "f3_out_bar", 0 0, RS_0000000000f70288;  2 drivers
v0000000000fbc610_0 .var "f4_in", 0 0;
v0000000000fbb0d0_0 .net8 "f4_out", 0 0, RS_0000000000f703a8;  2 drivers
RS_0000000000f703d8 .resolv tri, v0000000000f59590_0, L_0000000000f6ab10;
v0000000000fbc430_0 .net8 "f4_out_bar", 0 0, RS_0000000000f703d8;  2 drivers
v0000000000fbb710_0 .net "in", 0 0, v0000000000fbb490_0;  1 drivers
v0000000000fbb170_0 .var "out", 0 0;
S_000000000106b980 .scope module, "f1" "d_flip_flop" 3 21, 3 36 0, S_000000000106b7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
v0000000000f59090_0 .net "D", 0 0, v0000000000fbb490_0;  alias, 1 drivers
v0000000000f59270_0 .var "Q", 0 0;
v0000000000f58ff0_0 .var "Qbar", 0 0;
v0000000000f59130_0 .net "clk", 0 0, v0000000000fbb7b0_0;  alias, 1 drivers
E_0000000000f57ca0 .event posedge, v0000000000f59130_0;
S_0000000000f66f80 .scope module, "f2" "d_flip_flop" 3 22, 3 36 0, S_000000000106b7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
v0000000000f594f0_0 .net "D", 0 0, v0000000000f58d70_0;  1 drivers
v0000000000f591d0_0 .var "Q", 0 0;
v0000000000f58b90_0 .var "Qbar", 0 0;
v0000000000f58cd0_0 .net "clk", 0 0, v0000000000fbb7b0_0;  alias, 1 drivers
S_0000000000f67110 .scope module, "f3" "d_flip_flop" 3 23, 3 36 0, S_000000000106b7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
v0000000000f58f50_0 .net "D", 0 0, v0000000000f58e10_0;  1 drivers
v0000000000f59310_0 .var "Q", 0 0;
v0000000000f58eb0_0 .var "Qbar", 0 0;
v0000000000f593b0_0 .net "clk", 0 0, v0000000000fbb7b0_0;  alias, 1 drivers
S_0000000000f672a0 .scope module, "f4" "d_flip_flop" 3 24, 3 36 0, S_000000000106b7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
v0000000000f58870_0 .net "D", 0 0, v0000000000fbc610_0;  1 drivers
v0000000000f59450_0 .var "Q", 0 0;
v0000000000f59590_0 .var "Qbar", 0 0;
v0000000000f59630_0 .net "clk", 0 0, v0000000000fbb7b0_0;  alias, 1 drivers
    .scope S_000000000106b980;
T_0 ;
    %wait E_0000000000f57ca0;
    %load/vec4 v0000000000f59090_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59270_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f59270_0, 0, 1;
T_0.1 ;
    %load/vec4 v0000000000f59270_0;
    %inv;
    %store/vec4 v0000000000f58ff0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000f66f80;
T_1 ;
    %wait E_0000000000f57ca0;
    %load/vec4 v0000000000f594f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f591d0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f591d0_0, 0, 1;
T_1.1 ;
    %load/vec4 v0000000000f591d0_0;
    %inv;
    %store/vec4 v0000000000f58b90_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000f67110;
T_2 ;
    %wait E_0000000000f57ca0;
    %load/vec4 v0000000000f58f50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f59310_0, 0, 1;
T_2.1 ;
    %load/vec4 v0000000000f59310_0;
    %inv;
    %store/vec4 v0000000000f58eb0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000f672a0;
T_3 ;
    %wait E_0000000000f57ca0;
    %load/vec4 v0000000000f58870_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f59450_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f59450_0, 0, 1;
T_3.1 ;
    %load/vec4 v0000000000f59450_0;
    %inv;
    %store/vec4 v0000000000f59590_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000106b7f0;
T_4 ;
    %wait E_0000000000f57ca0;
    %load/vec4 v0000000000f59770_0;
    %store/vec4 v0000000000f58d70_0, 0, 1;
    %load/vec4 v0000000000f589b0_0;
    %store/vec4 v0000000000f58e10_0, 0, 1;
    %load/vec4 v0000000000f58af0_0;
    %store/vec4 v0000000000fbc610_0, 0, 1;
    %load/vec4 v0000000000fbb0d0_0;
    %store/vec4 v0000000000fbb170_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000f5b3b0;
T_5 ;
    %vpi_call 2 12 "$monitor", "int: %b, clock: %b, out: %b --- at time %t", v0000000000fbb490_0, v0000000000fbb7b0_0, v0000000000fbc2f0_0, $time {0 0 0};
    %vpi_call 2 13 "$dumpfile", "shift_register.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000f5b3b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fbb490_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fbb490_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fbb490_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fbb490_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fbb490_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fbb490_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000000000f5b3b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fbb7b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fbced0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000000000fbced0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_6.1, 5;
    %delay 2, 0;
    %load/vec4 v0000000000fbb7b0_0;
    %inv;
    %store/vec4 v0000000000fbb7b0_0, 0, 1;
    %load/vec4 v0000000000fbced0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fbced0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shift_register_tb.v";
    "./../shift_register.v";
