
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={28,rS,rT,rD,0,33}                     Premise(F2)
	S3= ICache[addr]={28,rS,rT,rD,0,33}                         Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= FU.OutID1=>A_EX.In                                      Premise(F4)
	S7= A_MEM.Out=>A_WB.In                                      Premise(F5)
	S8= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                 Premise(F6)
	S9= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                     Premise(F7)
	S10= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F8)
	S11= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F9)
	S12= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F10)
	S13= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F11)
	S14= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F12)
	S15= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F13)
	S16= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F14)
	S17= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F15)
	S18= FU.Bub_ID=>CU_ID.Bub                                   Premise(F16)
	S19= FU.Halt_ID=>CU_ID.Halt                                 Premise(F17)
	S20= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F18)
	S21= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F19)
	S22= FU.Bub_IF=>CU_IF.Bub                                   Premise(F20)
	S23= FU.Halt_IF=>CU_IF.Halt                                 Premise(F21)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F22)
	S25= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F23)
	S26= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F24)
	S27= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F25)
	S28= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F26)
	S29= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F27)
	S30= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F28)
	S31= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F29)
	S32= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F30)
	S33= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F31)
	S34= A_EX.Out=>CountUnit.In                                 Premise(F32)
	S35= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F33)
	S36= ICache.Hit=>FU.ICacheHit                               Premise(F34)
	S37= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F35)
	S38= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F36)
	S39= IR_EX.Out=>FU.IR_EX                                    Premise(F37)
	S40= IR_ID.Out=>FU.IR_ID                                    Premise(F38)
	S41= IR_MEM.Out=>FU.IR_MEM                                  Premise(F39)
	S42= IR_WB.Out=>FU.IR_WB                                    Premise(F40)
	S43= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F41)
	S44= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F42)
	S45= A_EX.Out=>FU.InEX                                      Premise(F43)
	S46= CountUnit.Out=>FU.InEX                                 Premise(F44)
	S47= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F45)
	S48= GPR.Rdata1=>FU.InID1                                   Premise(F46)
	S49= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F47)
	S50= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F48)
	S51= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F49)
	S52= IR_ID.Out25_21=>GPR.RReg1                              Premise(F50)
	S53= CountUnit.Out=>GPR.WData                               Premise(F51)
	S54= IR_EX.Out15_11=>GPR.WReg                               Premise(F52)
	S55= IMMU.Addr=>IAddrReg.In                                 Premise(F53)
	S56= PC.Out=>ICache.IEA                                     Premise(F54)
	S57= ICache.IEA=addr                                        Path(S5,S56)
	S58= ICache.Hit=ICacheHit(addr)                             ICache-Search(S57)
	S59= ICache.Out={28,rS,rT,rD,0,33}                          ICache-Search(S57,S3)
	S60= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S58,S24)
	S61= FU.ICacheHit=ICacheHit(addr)                           Path(S58,S36)
	S62= ICache.Out=>ICacheReg.In                               Premise(F55)
	S63= ICacheReg.In={28,rS,rT,rD,0,33}                        Path(S59,S62)
	S64= PC.Out=>IMMU.IEA                                       Premise(F56)
	S65= IMMU.IEA=addr                                          Path(S5,S64)
	S66= CP0.ASID=>IMMU.PID                                     Premise(F57)
	S67= IMMU.PID=pid                                           Path(S4,S66)
	S68= IMMU.Addr={pid,addr}                                   IMMU-Search(S67,S65)
	S69= IAddrReg.In={pid,addr}                                 Path(S68,S55)
	S70= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S67,S65)
	S71= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S70,S25)
	S72= IR_MEM.Out=>IR_DMMU1.In                                Premise(F58)
	S73= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F59)
	S74= IR_ID.Out=>IR_EX.In                                    Premise(F60)
	S75= ICache.Out=>IR_ID.In                                   Premise(F61)
	S76= IR_ID.In={28,rS,rT,rD,0,33}                            Path(S59,S75)
	S77= ICache.Out=>IR_IMMU.In                                 Premise(F62)
	S78= IR_IMMU.In={28,rS,rT,rD,0,33}                          Path(S59,S77)
	S79= IR_EX.Out=>IR_MEM.In                                   Premise(F63)
	S80= IR_DMMU2.Out=>IR_WB.In                                 Premise(F64)
	S81= IR_MEM.Out=>IR_WB.In                                   Premise(F65)
	S82= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F66)
	S83= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F67)
	S84= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F68)
	S85= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F69)
	S86= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F70)
	S87= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F71)
	S88= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F72)
	S89= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F73)
	S90= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F74)
	S91= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F75)
	S92= IR_EX.Out31_26=>CU_EX.Op                               Premise(F76)
	S93= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F77)
	S94= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F78)
	S95= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F79)
	S96= IR_ID.Out31_26=>CU_ID.Op                               Premise(F80)
	S97= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F81)
	S98= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F82)
	S99= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F83)
	S100= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F84)
	S101= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F85)
	S102= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F86)
	S103= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F87)
	S104= IR_WB.Out31_26=>CU_WB.Op                              Premise(F88)
	S105= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F89)
	S106= CtrlA_EX=0                                            Premise(F90)
	S107= CtrlA_MEM=0                                           Premise(F91)
	S108= CtrlA_WB=0                                            Premise(F92)
	S109= CtrlICache=0                                          Premise(F93)
	S110= ICache[addr]={28,rS,rT,rD,0,33}                       ICache-Hold(S3,S109)
	S111= CtrlIMMU=0                                            Premise(F94)
	S112= CtrlIR_DMMU1=0                                        Premise(F95)
	S113= CtrlIR_DMMU2=0                                        Premise(F96)
	S114= CtrlIR_EX=0                                           Premise(F97)
	S115= CtrlIR_ID=1                                           Premise(F98)
	S116= [IR_ID]={28,rS,rT,rD,0,33}                            IR_ID-Write(S76,S115)
	S117= CtrlIR_IMMU=0                                         Premise(F99)
	S118= CtrlIR_MEM=0                                          Premise(F100)
	S119= CtrlIR_WB=0                                           Premise(F101)
	S120= CtrlGPR=0                                             Premise(F102)
	S121= CtrlIAddrReg=0                                        Premise(F103)
	S122= CtrlPC=0                                              Premise(F104)
	S123= CtrlPCInc=1                                           Premise(F105)
	S124= PC[Out]=addr+4                                        PC-Inc(S1,S122,S123)
	S125= PC[CIA]=addr                                          PC-Inc(S1,S122,S123)
	S126= CtrlIMem=0                                            Premise(F106)
	S127= IMem[{pid,addr}]={28,rS,rT,rD,0,33}                   IMem-Hold(S2,S126)
	S128= CtrlICacheReg=0                                       Premise(F107)
	S129= CtrlASIDIn=0                                          Premise(F108)
	S130= CtrlCP0=0                                             Premise(F109)
	S131= CP0[ASID]=pid                                         CP0-Hold(S0,S130)
	S132= CtrlEPCIn=0                                           Premise(F110)
	S133= CtrlExCodeIn=0                                        Premise(F111)
	S134= CtrlIRMux=0                                           Premise(F112)
	S135= GPR[rS]=a                                             Premise(F113)

ID	S136= IR_ID.Out={28,rS,rT,rD,0,33}                          IR-Out(S116)
	S137= IR_ID.Out31_26=28                                     IR-Out(S116)
	S138= IR_ID.Out25_21=rS                                     IR-Out(S116)
	S139= IR_ID.Out20_16=rT                                     IR-Out(S116)
	S140= IR_ID.Out15_11=rD                                     IR-Out(S116)
	S141= IR_ID.Out10_6=0                                       IR-Out(S116)
	S142= IR_ID.Out5_0=33                                       IR-Out(S116)
	S143= PC.Out=addr+4                                         PC-Out(S124)
	S144= PC.CIA=addr                                           PC-Out(S125)
	S145= PC.CIA31_28=addr[31:28]                               PC-Out(S125)
	S146= CP0.ASID=pid                                          CP0-Read-ASID(S131)
	S147= FU.OutID1=>A_EX.In                                    Premise(F223)
	S148= A_MEM.Out=>A_WB.In                                    Premise(F224)
	S149= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F225)
	S150= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F226)
	S151= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F227)
	S152= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F228)
	S153= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F229)
	S154= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F230)
	S155= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F231)
	S156= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F232)
	S157= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F233)
	S158= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F234)
	S159= FU.Bub_ID=>CU_ID.Bub                                  Premise(F235)
	S160= FU.Halt_ID=>CU_ID.Halt                                Premise(F236)
	S161= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F237)
	S162= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F238)
	S163= FU.Bub_IF=>CU_IF.Bub                                  Premise(F239)
	S164= FU.Halt_IF=>CU_IF.Halt                                Premise(F240)
	S165= ICache.Hit=>CU_IF.ICacheHit                           Premise(F241)
	S166= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F242)
	S167= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F243)
	S168= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F244)
	S169= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F245)
	S170= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F246)
	S171= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F247)
	S172= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F248)
	S173= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F249)
	S174= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F250)
	S175= A_EX.Out=>CountUnit.In                                Premise(F251)
	S176= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F252)
	S177= ICache.Hit=>FU.ICacheHit                              Premise(F253)
	S178= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F254)
	S179= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F255)
	S180= IR_EX.Out=>FU.IR_EX                                   Premise(F256)
	S181= IR_ID.Out=>FU.IR_ID                                   Premise(F257)
	S182= FU.IR_ID={28,rS,rT,rD,0,33}                           Path(S136,S181)
	S183= IR_MEM.Out=>FU.IR_MEM                                 Premise(F258)
	S184= IR_WB.Out=>FU.IR_WB                                   Premise(F259)
	S185= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F260)
	S186= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F261)
	S187= A_EX.Out=>FU.InEX                                     Premise(F262)
	S188= CountUnit.Out=>FU.InEX                                Premise(F263)
	S189= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F264)
	S190= GPR.Rdata1=>FU.InID1                                  Premise(F265)
	S191= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F266)
	S192= FU.InID1_RReg=rS                                      Path(S138,S191)
	S193= FU.InID2_RReg=5'b00000                                Premise(F267)
	S194= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F268)
	S195= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F269)
	S196= IR_ID.Out25_21=>GPR.RReg1                             Premise(F270)
	S197= GPR.RReg1=rS                                          Path(S138,S196)
	S198= GPR.Rdata1=a                                          GPR-Read(S197,S135)
	S199= FU.InID1=a                                            Path(S198,S190)
	S200= FU.OutID1=FU(a)                                       FU-Forward(S199)
	S201= A_EX.In=FU(a)                                         Path(S200,S147)
	S202= CountUnit.Out=>GPR.WData                              Premise(F271)
	S203= IR_EX.Out15_11=>GPR.WReg                              Premise(F272)
	S204= IMMU.Addr=>IAddrReg.In                                Premise(F273)
	S205= PC.Out=>ICache.IEA                                    Premise(F274)
	S206= ICache.IEA=addr+4                                     Path(S143,S205)
	S207= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S206)
	S208= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S207,S165)
	S209= FU.ICacheHit=ICacheHit(addr+4)                        Path(S207,S177)
	S210= ICache.Out=>ICacheReg.In                              Premise(F275)
	S211= PC.Out=>IMMU.IEA                                      Premise(F276)
	S212= IMMU.IEA=addr+4                                       Path(S143,S211)
	S213= CP0.ASID=>IMMU.PID                                    Premise(F277)
	S214= IMMU.PID=pid                                          Path(S146,S213)
	S215= IMMU.Addr={pid,addr+4}                                IMMU-Search(S214,S212)
	S216= IAddrReg.In={pid,addr+4}                              Path(S215,S204)
	S217= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S214,S212)
	S218= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S217,S166)
	S219= IR_MEM.Out=>IR_DMMU1.In                               Premise(F278)
	S220= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F279)
	S221= IR_ID.Out=>IR_EX.In                                   Premise(F280)
	S222= IR_EX.In={28,rS,rT,rD,0,33}                           Path(S136,S221)
	S223= ICache.Out=>IR_ID.In                                  Premise(F281)
	S224= ICache.Out=>IR_IMMU.In                                Premise(F282)
	S225= IR_EX.Out=>IR_MEM.In                                  Premise(F283)
	S226= IR_DMMU2.Out=>IR_WB.In                                Premise(F284)
	S227= IR_MEM.Out=>IR_WB.In                                  Premise(F285)
	S228= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F286)
	S229= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F287)
	S230= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F288)
	S231= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F289)
	S232= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F290)
	S233= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F291)
	S234= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F292)
	S235= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F293)
	S236= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F294)
	S237= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F295)
	S238= IR_EX.Out31_26=>CU_EX.Op                              Premise(F296)
	S239= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F297)
	S240= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F298)
	S241= CU_ID.IRFunc1=rT                                      Path(S139,S240)
	S242= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F299)
	S243= CU_ID.IRFunc2=rS                                      Path(S138,S242)
	S244= IR_ID.Out31_26=>CU_ID.Op                              Premise(F300)
	S245= CU_ID.Op=28                                           Path(S137,S244)
	S246= CU_ID.Func=alu_and                                    CU_ID(S245)
	S247= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F301)
	S248= CU_ID.IRFunc=33                                       Path(S142,S247)
	S249= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F302)
	S250= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F303)
	S251= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F304)
	S252= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F305)
	S253= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F306)
	S254= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F307)
	S255= IR_WB.Out31_26=>CU_WB.Op                              Premise(F308)
	S256= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F309)
	S257= CtrlA_EX=1                                            Premise(F310)
	S258= [A_EX]=FU(a)                                          A_EX-Write(S201,S257)
	S259= CtrlA_MEM=0                                           Premise(F311)
	S260= CtrlA_WB=0                                            Premise(F312)
	S261= CtrlICache=0                                          Premise(F313)
	S262= ICache[addr]={28,rS,rT,rD,0,33}                       ICache-Hold(S110,S261)
	S263= CtrlIMMU=0                                            Premise(F314)
	S264= CtrlIR_DMMU1=0                                        Premise(F315)
	S265= CtrlIR_DMMU2=0                                        Premise(F316)
	S266= CtrlIR_EX=1                                           Premise(F317)
	S267= [IR_EX]={28,rS,rT,rD,0,33}                            IR_EX-Write(S222,S266)
	S268= CtrlIR_ID=0                                           Premise(F318)
	S269= [IR_ID]={28,rS,rT,rD,0,33}                            IR_ID-Hold(S116,S268)
	S270= CtrlIR_IMMU=0                                         Premise(F319)
	S271= CtrlIR_MEM=0                                          Premise(F320)
	S272= CtrlIR_WB=0                                           Premise(F321)
	S273= CtrlGPR=0                                             Premise(F322)
	S274= GPR[rS]=a                                             GPR-Hold(S135,S273)
	S275= CtrlIAddrReg=0                                        Premise(F323)
	S276= CtrlPC=0                                              Premise(F324)
	S277= CtrlPCInc=0                                           Premise(F325)
	S278= PC[CIA]=addr                                          PC-Hold(S125,S277)
	S279= PC[Out]=addr+4                                        PC-Hold(S124,S276,S277)
	S280= CtrlIMem=0                                            Premise(F326)
	S281= IMem[{pid,addr}]={28,rS,rT,rD,0,33}                   IMem-Hold(S127,S280)
	S282= CtrlICacheReg=0                                       Premise(F327)
	S283= CtrlASIDIn=0                                          Premise(F328)
	S284= CtrlCP0=0                                             Premise(F329)
	S285= CP0[ASID]=pid                                         CP0-Hold(S131,S284)
	S286= CtrlEPCIn=0                                           Premise(F330)
	S287= CtrlExCodeIn=0                                        Premise(F331)
	S288= CtrlIRMux=0                                           Premise(F332)

EX	S289= A_EX.Out=FU(a)                                        A_EX-Out(S258)
	S290= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S258)
	S291= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S258)
	S292= IR_EX.Out={28,rS,rT,rD,0,33}                          IR_EX-Out(S267)
	S293= IR_EX.Out31_26=28                                     IR_EX-Out(S267)
	S294= IR_EX.Out25_21=rS                                     IR_EX-Out(S267)
	S295= IR_EX.Out20_16=rT                                     IR_EX-Out(S267)
	S296= IR_EX.Out15_11=rD                                     IR_EX-Out(S267)
	S297= IR_EX.Out10_6=0                                       IR_EX-Out(S267)
	S298= IR_EX.Out5_0=33                                       IR_EX-Out(S267)
	S299= IR_ID.Out={28,rS,rT,rD,0,33}                          IR-Out(S269)
	S300= IR_ID.Out31_26=28                                     IR-Out(S269)
	S301= IR_ID.Out25_21=rS                                     IR-Out(S269)
	S302= IR_ID.Out20_16=rT                                     IR-Out(S269)
	S303= IR_ID.Out15_11=rD                                     IR-Out(S269)
	S304= IR_ID.Out10_6=0                                       IR-Out(S269)
	S305= IR_ID.Out5_0=33                                       IR-Out(S269)
	S306= PC.CIA=addr                                           PC-Out(S278)
	S307= PC.CIA31_28=addr[31:28]                               PC-Out(S278)
	S308= PC.Out=addr+4                                         PC-Out(S279)
	S309= CP0.ASID=pid                                          CP0-Read-ASID(S285)
	S310= FU.OutID1=>A_EX.In                                    Premise(F333)
	S311= A_MEM.Out=>A_WB.In                                    Premise(F334)
	S312= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F335)
	S313= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F336)
	S314= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F337)
	S315= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F338)
	S316= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F339)
	S317= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F340)
	S318= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F341)
	S319= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F342)
	S320= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F343)
	S321= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F344)
	S322= FU.Bub_ID=>CU_ID.Bub                                  Premise(F345)
	S323= FU.Halt_ID=>CU_ID.Halt                                Premise(F346)
	S324= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F347)
	S325= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F348)
	S326= FU.Bub_IF=>CU_IF.Bub                                  Premise(F349)
	S327= FU.Halt_IF=>CU_IF.Halt                                Premise(F350)
	S328= ICache.Hit=>CU_IF.ICacheHit                           Premise(F351)
	S329= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F352)
	S330= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F353)
	S331= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F354)
	S332= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F355)
	S333= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F356)
	S334= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F357)
	S335= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F358)
	S336= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F359)
	S337= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F360)
	S338= CountUnit.Func=6'b000001                              Premise(F361)
	S339= A_EX.Out=>CountUnit.In                                Premise(F362)
	S340= CountUnit.In=FU(a)                                    Path(S289,S339)
	S341= CountUnit.Out=Count1(FU(a))                           CountUnit_Count1(S340)
	S342= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F363)
	S343= ICache.Hit=>FU.ICacheHit                              Premise(F364)
	S344= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F365)
	S345= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F366)
	S346= IR_EX.Out=>FU.IR_EX                                   Premise(F367)
	S347= FU.IR_EX={28,rS,rT,rD,0,33}                           Path(S292,S346)
	S348= IR_ID.Out=>FU.IR_ID                                   Premise(F368)
	S349= FU.IR_ID={28,rS,rT,rD,0,33}                           Path(S299,S348)
	S350= IR_MEM.Out=>FU.IR_MEM                                 Premise(F369)
	S351= IR_WB.Out=>FU.IR_WB                                   Premise(F370)
	S352= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F371)
	S353= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F372)
	S354= A_EX.Out=>FU.InEX                                     Premise(F373)
	S355= FU.InEX=FU(a)                                         Path(S289,S354)
	S356= CountUnit.Out=>FU.InEX                                Premise(F374)
	S357= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F375)
	S358= FU.InEX_WReg=rD                                       Path(S296,S357)
	S359= GPR.Rdata1=>FU.InID1                                  Premise(F376)
	S360= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F377)
	S361= FU.InID1_RReg=rS                                      Path(S301,S360)
	S362= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F378)
	S363= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F379)
	S364= IR_ID.Out25_21=>GPR.RReg1                             Premise(F380)
	S365= GPR.RReg1=rS                                          Path(S301,S364)
	S366= GPR.Rdata1=a                                          GPR-Read(S365,S274)
	S367= FU.InID1=a                                            Path(S366,S359)
	S368= FU.OutID1=FU(a)                                       FU-Forward(S367)
	S369= A_EX.In=FU(a)                                         Path(S368,S310)
	S370= CountUnit.Out=>GPR.WData                              Premise(F381)
	S371= GPR.WData=Count1(FU(a))                               Path(S341,S370)
	S372= IR_EX.Out15_11=>GPR.WReg                              Premise(F382)
	S373= GPR.WReg=rD                                           Path(S296,S372)
	S374= IMMU.Addr=>IAddrReg.In                                Premise(F383)
	S375= PC.Out=>ICache.IEA                                    Premise(F384)
	S376= ICache.IEA=addr+4                                     Path(S308,S375)
	S377= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S376)
	S378= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S377,S328)
	S379= FU.ICacheHit=ICacheHit(addr+4)                        Path(S377,S343)
	S380= ICache.Out=>ICacheReg.In                              Premise(F385)
	S381= PC.Out=>IMMU.IEA                                      Premise(F386)
	S382= IMMU.IEA=addr+4                                       Path(S308,S381)
	S383= CP0.ASID=>IMMU.PID                                    Premise(F387)
	S384= IMMU.PID=pid                                          Path(S309,S383)
	S385= IMMU.Addr={pid,addr+4}                                IMMU-Search(S384,S382)
	S386= IAddrReg.In={pid,addr+4}                              Path(S385,S374)
	S387= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S384,S382)
	S388= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S387,S329)
	S389= IR_MEM.Out=>IR_DMMU1.In                               Premise(F388)
	S390= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F389)
	S391= IR_ID.Out=>IR_EX.In                                   Premise(F390)
	S392= IR_EX.In={28,rS,rT,rD,0,33}                           Path(S299,S391)
	S393= ICache.Out=>IR_ID.In                                  Premise(F391)
	S394= ICache.Out=>IR_IMMU.In                                Premise(F392)
	S395= IR_EX.Out=>IR_MEM.In                                  Premise(F393)
	S396= IR_MEM.In={28,rS,rT,rD,0,33}                          Path(S292,S395)
	S397= IR_DMMU2.Out=>IR_WB.In                                Premise(F394)
	S398= IR_MEM.Out=>IR_WB.In                                  Premise(F395)
	S399= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F396)
	S400= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F397)
	S401= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F398)
	S402= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F399)
	S403= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F400)
	S404= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F401)
	S405= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F402)
	S406= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F403)
	S407= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F404)
	S408= CU_EX.IRFunc1=rT                                      Path(S295,S407)
	S409= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F405)
	S410= CU_EX.IRFunc2=rS                                      Path(S294,S409)
	S411= IR_EX.Out31_26=>CU_EX.Op                              Premise(F406)
	S412= CU_EX.Op=28                                           Path(S293,S411)
	S413= CU_EX.Func=alu_and                                    CU_EX(S412)
	S414= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F407)
	S415= CU_EX.IRFunc=33                                       Path(S298,S414)
	S416= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F408)
	S417= CU_ID.IRFunc1=rT                                      Path(S302,S416)
	S418= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F409)
	S419= CU_ID.IRFunc2=rS                                      Path(S301,S418)
	S420= IR_ID.Out31_26=>CU_ID.Op                              Premise(F410)
	S421= CU_ID.Op=28                                           Path(S300,S420)
	S422= CU_ID.Func=alu_and                                    CU_ID(S421)
	S423= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F411)
	S424= CU_ID.IRFunc=33                                       Path(S305,S423)
	S425= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F412)
	S426= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F413)
	S427= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F414)
	S428= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F415)
	S429= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F416)
	S430= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F417)
	S431= IR_WB.Out31_26=>CU_WB.Op                              Premise(F418)
	S432= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F419)
	S433= CtrlA_EX=0                                            Premise(F420)
	S434= [A_EX]=FU(a)                                          A_EX-Hold(S258,S433)
	S435= CtrlA_MEM=0                                           Premise(F421)
	S436= CtrlA_WB=0                                            Premise(F422)
	S437= CtrlICache=0                                          Premise(F423)
	S438= ICache[addr]={28,rS,rT,rD,0,33}                       ICache-Hold(S262,S437)
	S439= CtrlIMMU=0                                            Premise(F424)
	S440= CtrlIR_DMMU1=0                                        Premise(F425)
	S441= CtrlIR_DMMU2=0                                        Premise(F426)
	S442= CtrlIR_EX=0                                           Premise(F427)
	S443= [IR_EX]={28,rS,rT,rD,0,33}                            IR_EX-Hold(S267,S442)
	S444= CtrlIR_ID=0                                           Premise(F428)
	S445= [IR_ID]={28,rS,rT,rD,0,33}                            IR_ID-Hold(S269,S444)
	S446= CtrlIR_IMMU=0                                         Premise(F429)
	S447= CtrlIR_MEM=1                                          Premise(F430)
	S448= [IR_MEM]={28,rS,rT,rD,0,33}                           IR_MEM-Write(S396,S447)
	S449= CtrlIR_WB=0                                           Premise(F431)
	S450= CtrlGPR=1                                             Premise(F432)
	S451= GPR[rD]=Count1(FU(a))                                 GPR-Write(S373,S371,S450)
	S452= CtrlIAddrReg=0                                        Premise(F433)
	S453= CtrlPC=0                                              Premise(F434)
	S454= CtrlPCInc=0                                           Premise(F435)
	S455= PC[CIA]=addr                                          PC-Hold(S278,S454)
	S456= PC[Out]=addr+4                                        PC-Hold(S279,S453,S454)
	S457= CtrlIMem=0                                            Premise(F436)
	S458= IMem[{pid,addr}]={28,rS,rT,rD,0,33}                   IMem-Hold(S281,S457)
	S459= CtrlICacheReg=0                                       Premise(F437)
	S460= CtrlASIDIn=0                                          Premise(F438)
	S461= CtrlCP0=0                                             Premise(F439)
	S462= CP0[ASID]=pid                                         CP0-Hold(S285,S461)
	S463= CtrlEPCIn=0                                           Premise(F440)
	S464= CtrlExCodeIn=0                                        Premise(F441)
	S465= CtrlIRMux=0                                           Premise(F442)

MEM	S466= A_EX.Out=FU(a)                                        A_EX-Out(S434)
	S467= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S434)
	S468= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S434)
	S469= IR_EX.Out={28,rS,rT,rD,0,33}                          IR_EX-Out(S443)
	S470= IR_EX.Out31_26=28                                     IR_EX-Out(S443)
	S471= IR_EX.Out25_21=rS                                     IR_EX-Out(S443)
	S472= IR_EX.Out20_16=rT                                     IR_EX-Out(S443)
	S473= IR_EX.Out15_11=rD                                     IR_EX-Out(S443)
	S474= IR_EX.Out10_6=0                                       IR_EX-Out(S443)
	S475= IR_EX.Out5_0=33                                       IR_EX-Out(S443)
	S476= IR_ID.Out={28,rS,rT,rD,0,33}                          IR-Out(S445)
	S477= IR_ID.Out31_26=28                                     IR-Out(S445)
	S478= IR_ID.Out25_21=rS                                     IR-Out(S445)
	S479= IR_ID.Out20_16=rT                                     IR-Out(S445)
	S480= IR_ID.Out15_11=rD                                     IR-Out(S445)
	S481= IR_ID.Out10_6=0                                       IR-Out(S445)
	S482= IR_ID.Out5_0=33                                       IR-Out(S445)
	S483= IR_MEM.Out={28,rS,rT,rD,0,33}                         IR_MEM-Out(S448)
	S484= IR_MEM.Out31_26=28                                    IR_MEM-Out(S448)
	S485= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S448)
	S486= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S448)
	S487= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S448)
	S488= IR_MEM.Out10_6=0                                      IR_MEM-Out(S448)
	S489= IR_MEM.Out5_0=33                                      IR_MEM-Out(S448)
	S490= PC.CIA=addr                                           PC-Out(S455)
	S491= PC.CIA31_28=addr[31:28]                               PC-Out(S455)
	S492= PC.Out=addr+4                                         PC-Out(S456)
	S493= CP0.ASID=pid                                          CP0-Read-ASID(S462)
	S494= FU.OutID1=>A_EX.In                                    Premise(F443)
	S495= A_MEM.Out=>A_WB.In                                    Premise(F444)
	S496= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F445)
	S497= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F446)
	S498= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F447)
	S499= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F448)
	S500= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F449)
	S501= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F450)
	S502= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F451)
	S503= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F452)
	S504= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F453)
	S505= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F454)
	S506= FU.Bub_ID=>CU_ID.Bub                                  Premise(F455)
	S507= FU.Halt_ID=>CU_ID.Halt                                Premise(F456)
	S508= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F457)
	S509= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F458)
	S510= FU.Bub_IF=>CU_IF.Bub                                  Premise(F459)
	S511= FU.Halt_IF=>CU_IF.Halt                                Premise(F460)
	S512= ICache.Hit=>CU_IF.ICacheHit                           Premise(F461)
	S513= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F462)
	S514= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F463)
	S515= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F464)
	S516= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F465)
	S517= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F466)
	S518= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F467)
	S519= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F468)
	S520= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F469)
	S521= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F470)
	S522= A_EX.Out=>CountUnit.In                                Premise(F471)
	S523= CountUnit.In=FU(a)                                    Path(S466,S522)
	S524= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F472)
	S525= ICache.Hit=>FU.ICacheHit                              Premise(F473)
	S526= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F474)
	S527= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F475)
	S528= IR_EX.Out=>FU.IR_EX                                   Premise(F476)
	S529= FU.IR_EX={28,rS,rT,rD,0,33}                           Path(S469,S528)
	S530= IR_ID.Out=>FU.IR_ID                                   Premise(F477)
	S531= FU.IR_ID={28,rS,rT,rD,0,33}                           Path(S476,S530)
	S532= IR_MEM.Out=>FU.IR_MEM                                 Premise(F478)
	S533= FU.IR_MEM={28,rS,rT,rD,0,33}                          Path(S483,S532)
	S534= IR_WB.Out=>FU.IR_WB                                   Premise(F479)
	S535= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F480)
	S536= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F481)
	S537= A_EX.Out=>FU.InEX                                     Premise(F482)
	S538= FU.InEX=FU(a)                                         Path(S466,S537)
	S539= CountUnit.Out=>FU.InEX                                Premise(F483)
	S540= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F484)
	S541= FU.InEX_WReg=rD                                       Path(S473,S540)
	S542= GPR.Rdata1=>FU.InID1                                  Premise(F485)
	S543= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F486)
	S544= FU.InID1_RReg=rS                                      Path(S478,S543)
	S545= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F487)
	S546= FU.InMEM_WReg=rD                                      Path(S487,S545)
	S547= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F488)
	S548= IR_ID.Out25_21=>GPR.RReg1                             Premise(F489)
	S549= GPR.RReg1=rS                                          Path(S478,S548)
	S550= CountUnit.Out=>GPR.WData                              Premise(F490)
	S551= IR_EX.Out15_11=>GPR.WReg                              Premise(F491)
	S552= GPR.WReg=rD                                           Path(S473,S551)
	S553= IMMU.Addr=>IAddrReg.In                                Premise(F492)
	S554= PC.Out=>ICache.IEA                                    Premise(F493)
	S555= ICache.IEA=addr+4                                     Path(S492,S554)
	S556= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S555)
	S557= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S556,S512)
	S558= FU.ICacheHit=ICacheHit(addr+4)                        Path(S556,S525)
	S559= ICache.Out=>ICacheReg.In                              Premise(F494)
	S560= PC.Out=>IMMU.IEA                                      Premise(F495)
	S561= IMMU.IEA=addr+4                                       Path(S492,S560)
	S562= CP0.ASID=>IMMU.PID                                    Premise(F496)
	S563= IMMU.PID=pid                                          Path(S493,S562)
	S564= IMMU.Addr={pid,addr+4}                                IMMU-Search(S563,S561)
	S565= IAddrReg.In={pid,addr+4}                              Path(S564,S553)
	S566= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S563,S561)
	S567= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S566,S513)
	S568= IR_MEM.Out=>IR_DMMU1.In                               Premise(F497)
	S569= IR_DMMU1.In={28,rS,rT,rD,0,33}                        Path(S483,S568)
	S570= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F498)
	S571= IR_ID.Out=>IR_EX.In                                   Premise(F499)
	S572= IR_EX.In={28,rS,rT,rD,0,33}                           Path(S476,S571)
	S573= ICache.Out=>IR_ID.In                                  Premise(F500)
	S574= ICache.Out=>IR_IMMU.In                                Premise(F501)
	S575= IR_EX.Out=>IR_MEM.In                                  Premise(F502)
	S576= IR_MEM.In={28,rS,rT,rD,0,33}                          Path(S469,S575)
	S577= IR_DMMU2.Out=>IR_WB.In                                Premise(F503)
	S578= IR_MEM.Out=>IR_WB.In                                  Premise(F504)
	S579= IR_WB.In={28,rS,rT,rD,0,33}                           Path(S483,S578)
	S580= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F505)
	S581= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F506)
	S582= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F507)
	S583= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F508)
	S584= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F509)
	S585= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F510)
	S586= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F511)
	S587= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F512)
	S588= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F513)
	S589= CU_EX.IRFunc1=rT                                      Path(S472,S588)
	S590= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F514)
	S591= CU_EX.IRFunc2=rS                                      Path(S471,S590)
	S592= IR_EX.Out31_26=>CU_EX.Op                              Premise(F515)
	S593= CU_EX.Op=28                                           Path(S470,S592)
	S594= CU_EX.Func=alu_and                                    CU_EX(S593)
	S595= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F516)
	S596= CU_EX.IRFunc=33                                       Path(S475,S595)
	S597= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F517)
	S598= CU_ID.IRFunc1=rT                                      Path(S479,S597)
	S599= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F518)
	S600= CU_ID.IRFunc2=rS                                      Path(S478,S599)
	S601= IR_ID.Out31_26=>CU_ID.Op                              Premise(F519)
	S602= CU_ID.Op=28                                           Path(S477,S601)
	S603= CU_ID.Func=alu_and                                    CU_ID(S602)
	S604= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F520)
	S605= CU_ID.IRFunc=33                                       Path(S482,S604)
	S606= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F521)
	S607= CU_MEM.IRFunc1=rT                                     Path(S486,S606)
	S608= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F522)
	S609= CU_MEM.IRFunc2=rS                                     Path(S485,S608)
	S610= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F523)
	S611= CU_MEM.Op=28                                          Path(S484,S610)
	S612= CU_MEM.Func=alu_and                                   CU_MEM(S611)
	S613= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F524)
	S614= CU_MEM.IRFunc=33                                      Path(S489,S613)
	S615= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F525)
	S616= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F526)
	S617= IR_WB.Out31_26=>CU_WB.Op                              Premise(F527)
	S618= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F528)
	S619= CtrlA_EX=0                                            Premise(F529)
	S620= [A_EX]=FU(a)                                          A_EX-Hold(S434,S619)
	S621= CtrlA_MEM=0                                           Premise(F530)
	S622= CtrlA_WB=1                                            Premise(F531)
	S623= CtrlICache=0                                          Premise(F532)
	S624= ICache[addr]={28,rS,rT,rD,0,33}                       ICache-Hold(S438,S623)
	S625= CtrlIMMU=0                                            Premise(F533)
	S626= CtrlIR_DMMU1=1                                        Premise(F534)
	S627= [IR_DMMU1]={28,rS,rT,rD,0,33}                         IR_DMMU1-Write(S569,S626)
	S628= CtrlIR_DMMU2=0                                        Premise(F535)
	S629= CtrlIR_EX=0                                           Premise(F536)
	S630= [IR_EX]={28,rS,rT,rD,0,33}                            IR_EX-Hold(S443,S629)
	S631= CtrlIR_ID=0                                           Premise(F537)
	S632= [IR_ID]={28,rS,rT,rD,0,33}                            IR_ID-Hold(S445,S631)
	S633= CtrlIR_IMMU=0                                         Premise(F538)
	S634= CtrlIR_MEM=0                                          Premise(F539)
	S635= [IR_MEM]={28,rS,rT,rD,0,33}                           IR_MEM-Hold(S448,S634)
	S636= CtrlIR_WB=1                                           Premise(F540)
	S637= [IR_WB]={28,rS,rT,rD,0,33}                            IR_WB-Write(S579,S636)
	S638= CtrlGPR=0                                             Premise(F541)
	S639= GPR[rD]=Count1(FU(a))                                 GPR-Hold(S451,S638)
	S640= CtrlIAddrReg=0                                        Premise(F542)
	S641= CtrlPC=0                                              Premise(F543)
	S642= CtrlPCInc=0                                           Premise(F544)
	S643= PC[CIA]=addr                                          PC-Hold(S455,S642)
	S644= PC[Out]=addr+4                                        PC-Hold(S456,S641,S642)
	S645= CtrlIMem=0                                            Premise(F545)
	S646= IMem[{pid,addr}]={28,rS,rT,rD,0,33}                   IMem-Hold(S458,S645)
	S647= CtrlICacheReg=0                                       Premise(F546)
	S648= CtrlASIDIn=0                                          Premise(F547)
	S649= CtrlCP0=0                                             Premise(F548)
	S650= CP0[ASID]=pid                                         CP0-Hold(S462,S649)
	S651= CtrlEPCIn=0                                           Premise(F549)
	S652= CtrlExCodeIn=0                                        Premise(F550)
	S653= CtrlIRMux=0                                           Premise(F551)

WB	S654= A_EX.Out=FU(a)                                        A_EX-Out(S620)
	S655= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S620)
	S656= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S620)
	S657= IR_DMMU1.Out={28,rS,rT,rD,0,33}                       IR_DMMU1-Out(S627)
	S658= IR_DMMU1.Out31_26=28                                  IR_DMMU1-Out(S627)
	S659= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S627)
	S660= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S627)
	S661= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S627)
	S662= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S627)
	S663= IR_DMMU1.Out5_0=33                                    IR_DMMU1-Out(S627)
	S664= IR_EX.Out={28,rS,rT,rD,0,33}                          IR_EX-Out(S630)
	S665= IR_EX.Out31_26=28                                     IR_EX-Out(S630)
	S666= IR_EX.Out25_21=rS                                     IR_EX-Out(S630)
	S667= IR_EX.Out20_16=rT                                     IR_EX-Out(S630)
	S668= IR_EX.Out15_11=rD                                     IR_EX-Out(S630)
	S669= IR_EX.Out10_6=0                                       IR_EX-Out(S630)
	S670= IR_EX.Out5_0=33                                       IR_EX-Out(S630)
	S671= IR_ID.Out={28,rS,rT,rD,0,33}                          IR-Out(S632)
	S672= IR_ID.Out31_26=28                                     IR-Out(S632)
	S673= IR_ID.Out25_21=rS                                     IR-Out(S632)
	S674= IR_ID.Out20_16=rT                                     IR-Out(S632)
	S675= IR_ID.Out15_11=rD                                     IR-Out(S632)
	S676= IR_ID.Out10_6=0                                       IR-Out(S632)
	S677= IR_ID.Out5_0=33                                       IR-Out(S632)
	S678= IR_MEM.Out={28,rS,rT,rD,0,33}                         IR_MEM-Out(S635)
	S679= IR_MEM.Out31_26=28                                    IR_MEM-Out(S635)
	S680= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S635)
	S681= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S635)
	S682= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S635)
	S683= IR_MEM.Out10_6=0                                      IR_MEM-Out(S635)
	S684= IR_MEM.Out5_0=33                                      IR_MEM-Out(S635)
	S685= IR_WB.Out={28,rS,rT,rD,0,33}                          IR-Out(S637)
	S686= IR_WB.Out31_26=28                                     IR-Out(S637)
	S687= IR_WB.Out25_21=rS                                     IR-Out(S637)
	S688= IR_WB.Out20_16=rT                                     IR-Out(S637)
	S689= IR_WB.Out15_11=rD                                     IR-Out(S637)
	S690= IR_WB.Out10_6=0                                       IR-Out(S637)
	S691= IR_WB.Out5_0=33                                       IR-Out(S637)
	S692= PC.CIA=addr                                           PC-Out(S643)
	S693= PC.CIA31_28=addr[31:28]                               PC-Out(S643)
	S694= PC.Out=addr+4                                         PC-Out(S644)
	S695= CP0.ASID=pid                                          CP0-Read-ASID(S650)
	S696= FU.OutID1=>A_EX.In                                    Premise(F770)
	S697= A_MEM.Out=>A_WB.In                                    Premise(F771)
	S698= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F772)
	S699= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F773)
	S700= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F774)
	S701= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F775)
	S702= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F776)
	S703= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F777)
	S704= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F778)
	S705= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F779)
	S706= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F780)
	S707= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F781)
	S708= FU.Bub_ID=>CU_ID.Bub                                  Premise(F782)
	S709= FU.Halt_ID=>CU_ID.Halt                                Premise(F783)
	S710= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F784)
	S711= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F785)
	S712= FU.Bub_IF=>CU_IF.Bub                                  Premise(F786)
	S713= FU.Halt_IF=>CU_IF.Halt                                Premise(F787)
	S714= ICache.Hit=>CU_IF.ICacheHit                           Premise(F788)
	S715= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F789)
	S716= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F790)
	S717= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F791)
	S718= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F792)
	S719= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F793)
	S720= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F794)
	S721= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F795)
	S722= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F796)
	S723= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F797)
	S724= A_EX.Out=>CountUnit.In                                Premise(F798)
	S725= CountUnit.In=FU(a)                                    Path(S654,S724)
	S726= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F799)
	S727= ICache.Hit=>FU.ICacheHit                              Premise(F800)
	S728= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F801)
	S729= FU.IR_DMMU1={28,rS,rT,rD,0,33}                        Path(S657,S728)
	S730= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F802)
	S731= IR_EX.Out=>FU.IR_EX                                   Premise(F803)
	S732= FU.IR_EX={28,rS,rT,rD,0,33}                           Path(S664,S731)
	S733= IR_ID.Out=>FU.IR_ID                                   Premise(F804)
	S734= FU.IR_ID={28,rS,rT,rD,0,33}                           Path(S671,S733)
	S735= IR_MEM.Out=>FU.IR_MEM                                 Premise(F805)
	S736= FU.IR_MEM={28,rS,rT,rD,0,33}                          Path(S678,S735)
	S737= IR_WB.Out=>FU.IR_WB                                   Premise(F806)
	S738= FU.IR_WB={28,rS,rT,rD,0,33}                           Path(S685,S737)
	S739= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F807)
	S740= FU.InDMMU1_WReg=rD                                    Path(S661,S739)
	S741= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F808)
	S742= A_EX.Out=>FU.InEX                                     Premise(F809)
	S743= FU.InEX=FU(a)                                         Path(S654,S742)
	S744= CountUnit.Out=>FU.InEX                                Premise(F810)
	S745= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F811)
	S746= FU.InEX_WReg=rD                                       Path(S668,S745)
	S747= GPR.Rdata1=>FU.InID1                                  Premise(F812)
	S748= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F813)
	S749= FU.InID1_RReg=rS                                      Path(S673,S748)
	S750= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F814)
	S751= FU.InMEM_WReg=rD                                      Path(S682,S750)
	S752= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F815)
	S753= FU.InWB_WReg=rD                                       Path(S689,S752)
	S754= IR_ID.Out25_21=>GPR.RReg1                             Premise(F816)
	S755= GPR.RReg1=rS                                          Path(S673,S754)
	S756= CountUnit.Out=>GPR.WData                              Premise(F817)
	S757= IR_EX.Out15_11=>GPR.WReg                              Premise(F818)
	S758= GPR.WReg=rD                                           Path(S668,S757)
	S759= IMMU.Addr=>IAddrReg.In                                Premise(F819)
	S760= PC.Out=>ICache.IEA                                    Premise(F820)
	S761= ICache.IEA=addr+4                                     Path(S694,S760)
	S762= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S761)
	S763= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S762,S714)
	S764= FU.ICacheHit=ICacheHit(addr+4)                        Path(S762,S727)
	S765= ICache.Out=>ICacheReg.In                              Premise(F821)
	S766= PC.Out=>IMMU.IEA                                      Premise(F822)
	S767= IMMU.IEA=addr+4                                       Path(S694,S766)
	S768= CP0.ASID=>IMMU.PID                                    Premise(F823)
	S769= IMMU.PID=pid                                          Path(S695,S768)
	S770= IMMU.Addr={pid,addr+4}                                IMMU-Search(S769,S767)
	S771= IAddrReg.In={pid,addr+4}                              Path(S770,S759)
	S772= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S769,S767)
	S773= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S772,S715)
	S774= IR_MEM.Out=>IR_DMMU1.In                               Premise(F824)
	S775= IR_DMMU1.In={28,rS,rT,rD,0,33}                        Path(S678,S774)
	S776= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F825)
	S777= IR_DMMU2.In={28,rS,rT,rD,0,33}                        Path(S657,S776)
	S778= IR_ID.Out=>IR_EX.In                                   Premise(F826)
	S779= IR_EX.In={28,rS,rT,rD,0,33}                           Path(S671,S778)
	S780= ICache.Out=>IR_ID.In                                  Premise(F827)
	S781= ICache.Out=>IR_IMMU.In                                Premise(F828)
	S782= IR_EX.Out=>IR_MEM.In                                  Premise(F829)
	S783= IR_MEM.In={28,rS,rT,rD,0,33}                          Path(S664,S782)
	S784= IR_DMMU2.Out=>IR_WB.In                                Premise(F830)
	S785= IR_MEM.Out=>IR_WB.In                                  Premise(F831)
	S786= IR_WB.In={28,rS,rT,rD,0,33}                           Path(S678,S785)
	S787= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F832)
	S788= CU_DMMU1.IRFunc1=rT                                   Path(S660,S787)
	S789= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F833)
	S790= CU_DMMU1.IRFunc2=rS                                   Path(S659,S789)
	S791= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F834)
	S792= CU_DMMU1.Op=28                                        Path(S658,S791)
	S793= CU_DMMU1.Func=alu_and                                 CU_DMMU1(S792)
	S794= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F835)
	S795= CU_DMMU1.IRFunc=33                                    Path(S663,S794)
	S796= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F836)
	S797= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F837)
	S798= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F838)
	S799= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F839)
	S800= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F840)
	S801= CU_EX.IRFunc1=rT                                      Path(S667,S800)
	S802= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F841)
	S803= CU_EX.IRFunc2=rS                                      Path(S666,S802)
	S804= IR_EX.Out31_26=>CU_EX.Op                              Premise(F842)
	S805= CU_EX.Op=28                                           Path(S665,S804)
	S806= CU_EX.Func=alu_and                                    CU_EX(S805)
	S807= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F843)
	S808= CU_EX.IRFunc=33                                       Path(S670,S807)
	S809= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F844)
	S810= CU_ID.IRFunc1=rT                                      Path(S674,S809)
	S811= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F845)
	S812= CU_ID.IRFunc2=rS                                      Path(S673,S811)
	S813= IR_ID.Out31_26=>CU_ID.Op                              Premise(F846)
	S814= CU_ID.Op=28                                           Path(S672,S813)
	S815= CU_ID.Func=alu_and                                    CU_ID(S814)
	S816= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F847)
	S817= CU_ID.IRFunc=33                                       Path(S677,S816)
	S818= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F848)
	S819= CU_MEM.IRFunc1=rT                                     Path(S681,S818)
	S820= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F849)
	S821= CU_MEM.IRFunc2=rS                                     Path(S680,S820)
	S822= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F850)
	S823= CU_MEM.Op=28                                          Path(S679,S822)
	S824= CU_MEM.Func=alu_and                                   CU_MEM(S823)
	S825= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F851)
	S826= CU_MEM.IRFunc=33                                      Path(S684,S825)
	S827= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F852)
	S828= CU_WB.IRFunc1=rT                                      Path(S688,S827)
	S829= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F853)
	S830= CU_WB.IRFunc2=rS                                      Path(S687,S829)
	S831= IR_WB.Out31_26=>CU_WB.Op                              Premise(F854)
	S832= CU_WB.Op=28                                           Path(S686,S831)
	S833= CU_WB.Func=alu_and                                    CU_WB(S832)
	S834= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F855)
	S835= CU_WB.IRFunc=33                                       Path(S691,S834)
	S836= CtrlA_EX=0                                            Premise(F856)
	S837= [A_EX]=FU(a)                                          A_EX-Hold(S620,S836)
	S838= CtrlA_MEM=0                                           Premise(F857)
	S839= CtrlA_WB=0                                            Premise(F858)
	S840= CtrlICache=0                                          Premise(F859)
	S841= ICache[addr]={28,rS,rT,rD,0,33}                       ICache-Hold(S624,S840)
	S842= CtrlIMMU=0                                            Premise(F860)
	S843= CtrlIR_DMMU1=0                                        Premise(F861)
	S844= [IR_DMMU1]={28,rS,rT,rD,0,33}                         IR_DMMU1-Hold(S627,S843)
	S845= CtrlIR_DMMU2=0                                        Premise(F862)
	S846= CtrlIR_EX=0                                           Premise(F863)
	S847= [IR_EX]={28,rS,rT,rD,0,33}                            IR_EX-Hold(S630,S846)
	S848= CtrlIR_ID=0                                           Premise(F864)
	S849= [IR_ID]={28,rS,rT,rD,0,33}                            IR_ID-Hold(S632,S848)
	S850= CtrlIR_IMMU=0                                         Premise(F865)
	S851= CtrlIR_MEM=0                                          Premise(F866)
	S852= [IR_MEM]={28,rS,rT,rD,0,33}                           IR_MEM-Hold(S635,S851)
	S853= CtrlIR_WB=0                                           Premise(F867)
	S854= [IR_WB]={28,rS,rT,rD,0,33}                            IR_WB-Hold(S637,S853)
	S855= CtrlGPR=0                                             Premise(F868)
	S856= GPR[rD]=Count1(FU(a))                                 GPR-Hold(S639,S855)
	S857= CtrlIAddrReg=0                                        Premise(F869)
	S858= CtrlPC=0                                              Premise(F870)
	S859= CtrlPCInc=0                                           Premise(F871)
	S860= PC[CIA]=addr                                          PC-Hold(S643,S859)
	S861= PC[Out]=addr+4                                        PC-Hold(S644,S858,S859)
	S862= CtrlIMem=0                                            Premise(F872)
	S863= IMem[{pid,addr}]={28,rS,rT,rD,0,33}                   IMem-Hold(S646,S862)
	S864= CtrlICacheReg=0                                       Premise(F873)
	S865= CtrlASIDIn=0                                          Premise(F874)
	S866= CtrlCP0=0                                             Premise(F875)
	S867= CP0[ASID]=pid                                         CP0-Hold(S650,S866)
	S868= CtrlEPCIn=0                                           Premise(F876)
	S869= CtrlExCodeIn=0                                        Premise(F877)
	S870= CtrlIRMux=0                                           Premise(F878)

POST	S837= [A_EX]=FU(a)                                          A_EX-Hold(S620,S836)
	S841= ICache[addr]={28,rS,rT,rD,0,33}                       ICache-Hold(S624,S840)
	S844= [IR_DMMU1]={28,rS,rT,rD,0,33}                         IR_DMMU1-Hold(S627,S843)
	S847= [IR_EX]={28,rS,rT,rD,0,33}                            IR_EX-Hold(S630,S846)
	S849= [IR_ID]={28,rS,rT,rD,0,33}                            IR_ID-Hold(S632,S848)
	S852= [IR_MEM]={28,rS,rT,rD,0,33}                           IR_MEM-Hold(S635,S851)
	S854= [IR_WB]={28,rS,rT,rD,0,33}                            IR_WB-Hold(S637,S853)
	S856= GPR[rD]=Count1(FU(a))                                 GPR-Hold(S639,S855)
	S860= PC[CIA]=addr                                          PC-Hold(S643,S859)
	S861= PC[Out]=addr+4                                        PC-Hold(S644,S858,S859)
	S863= IMem[{pid,addr}]={28,rS,rT,rD,0,33}                   IMem-Hold(S646,S862)
	S867= CP0[ASID]=pid                                         CP0-Hold(S650,S866)

