
;; Function HAL_MspInit (HAL_MspInit, funcdef_no=331, decl_uid=9919, cgraph_uid=335, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 12 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i  12 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 12



starting the processing of deferred insns
ending the processing of deferred insns


HAL_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 25{22d,3u,0e} in 2{2 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 10 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 10 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 10 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":226:1 -1
     (nil))
(note 11 5 12 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 12 11 13 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":226:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 13 12 8)
(note 8 13 9 NOTE_INSN_DELETED)
(note 9 8 0 NOTE_INSN_DELETED)

;; Function HAL_MspDeInit (HAL_MspDeInit, funcdef_no=366, decl_uid=9921, cgraph_uid=336, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 12 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i  12 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 12



starting the processing of deferred insns
ending the processing of deferred insns


HAL_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 25{22d,3u,0e} in 2{2 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 10 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 10 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 10 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":226:1 -1
     (nil))
(note 11 5 12 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 12 11 13 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":232:13 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 13 12 8)
(note 8 13 9 NOTE_INSN_DELETED)
(note 9 8 0 NOTE_INSN_DELETED)

;; Function HAL_DeInit (HAL_DeInit, funcdef_no=330, decl_uid=9917, cgraph_uid=334, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 82 to 85 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i  82 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i   6 r3=0x40021000                           :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  11 r4=0                                    :cortex_m4_ex
;;	  8--> b  0: i   7 r2=0xffffffffffffffff                   :cortex_m4_ex
;;	  9--> b  0: i   8 [r3+0x38]=r2                            :cortex_m4_a
;;	  9--> b  0: i   9 debug_marker                            :nothing
;;	 10--> b  0: i  12 [r3+0x38]=r4                            :cortex_m4_a
;;	 10--> b  0: i  13 debug_marker                            :nothing
;;	 11--> b  0: i  16 [r3+0x40]=r2                            :cortex_m4_a
;;	 11--> b  0: i  17 debug_marker                            :nothing
;;	 12--> b  0: i  20 [r3+0x40]=r4                            :cortex_m4_a
;;	 12--> b  0: i  21 debug_marker                            :nothing
;;	 13--> b  0: i  24 [r3+0x28]=r2                            :cortex_m4_a
;;	 13--> b  0: i  25 debug_marker                            :nothing
;;	 14--> b  0: i  28 [r3+0x28]=r4                            :cortex_m4_a
;;	 14--> b  0: i  29 debug_marker                            :nothing
;;	 15--> b  0: i  32 [r3+0x2c]=r2                            :cortex_m4_a
;;	 15--> b  0: i  33 debug_marker                            :nothing
;;	 16--> b  0: i  36 [r3+0x2c]=r4                            :cortex_m4_a
;;	 16--> b  0: i  37 debug_marker                            :nothing
;;	 17--> b  0: i  40 [r3+0x30]=r2                            :cortex_m4_a
;;	 17--> b  0: i  41 debug_marker                            :nothing
;;	 18--> b  0: i  44 [r3+0x30]=r4                            :cortex_m4_a
;;	 18--> b  0: i  45 debug_marker                            :nothing
;;	 19--> b  0: i  46 {call [`HAL_MspDeInit'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 19--> b  0: i  47 debug_marker                            :nothing
;;	 22--> b  0: i  52 r0=r4                                   :cortex_m4_ex
;;	 23--> b  0: i  53 use r0                                  :nothing
;;	 23--> b  0: i  85 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 23
;;   new head = 5
;;   new tail = 85



starting the processing of deferred insns
ending the processing of deferred insns


HAL_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={3d,5u} r3={3d,10u} r4={3d,8u} r12={2d} r13={3d,9u} r14={2d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 148{112d,36u,0e} in 30{29 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 82 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":195:3 -1
     (nil))
(insn/f 82 5 83 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [3  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":193:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [3  S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [3  S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))
(note 83 82 6 2 NOTE_INSN_PROLOGUE_END)
(insn 6 83 11 2 (set (reg/f:SI 3 r3 [114])
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":195:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 11 6 7 2 (set (reg:SI 4 r4 [117])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":196:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 7 11 8 2 (set (reg:SI 2 r2 [115])
        (const_int -1 [0xffffffffffffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":195:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 8 7 9 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [114])
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 2 r2 [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":195:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":196:3 -1
     (nil))
(insn 12 9 13 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [114])
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 4 r4 [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":196:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 13 12 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":198:3 -1
     (nil))
(insn 16 13 17 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [114])
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 2 r2 [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":198:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 17 16 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":199:3 -1
     (nil))
(insn 20 17 21 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [114])
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 4 r4 [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":199:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 20 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":201:3 -1
     (nil))
(insn 24 21 25 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [114])
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])
        (reg:SI 2 r2 [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":201:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 25 24 28 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":202:3 -1
     (nil))
(insn 28 25 29 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [114])
                (const_int 40 [0x28])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1RSTR+0 S4 A64])
        (reg:SI 4 r4 [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":202:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":204:3 -1
     (nil))
(insn 32 29 33 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [114])
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])
        (reg:SI 2 r2 [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":204:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 33 32 36 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":205:3 -1
     (nil))
(insn 36 33 37 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [114])
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])
        (reg:SI 4 r4 [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":205:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 37 36 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":207:3 -1
     (nil))
(insn 40 37 41 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [114])
                (const_int 48 [0x30])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3RSTR+0 S4 A64])
        (reg:SI 2 r2 [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":207:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [115])
        (nil)))
(debug_insn 41 40 44 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":208:3 -1
     (nil))
(insn 44 41 45 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [114])
                (const_int 48 [0x30])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3RSTR+0 S4 A64])
        (reg:SI 4 r4 [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":208:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [114])
        (nil)))
(debug_insn 45 44 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":211:3 -1
     (nil))
(call_insn 46 45 47 2 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_MspDeInit") [flags 0x3]  <function_decl 0000000006c82b00 HAL_MspDeInit>) [0 HAL_MspDeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":211:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_MspDeInit") [flags 0x3]  <function_decl 0000000006c82b00 HAL_MspDeInit>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 47 46 52 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":214:3 -1
     (nil))
(insn 52 47 53 2 (set (reg/i:SI 0 r0)
        (reg:SI 4 r4 [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":215:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4 [117])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 53 52 90 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":215:1 -1
     (nil))
(note 90 53 85 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 85 90 88 2 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [3  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [3  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":215:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 88 85 56)
(note 56 88 57 NOTE_INSN_DELETED)
(note 57 56 0 NOTE_INSN_DELETED)

;; Function HAL_InitTick (HAL_InitTick, funcdef_no=333, decl_uid=9923, cgraph_uid=337, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 9 count 7 (    1)


HAL_InitTick

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={8d,12u} r1={5d,2u} r2={5d,2u} r3={9d,6u,1e} r4={4d,3u} r5={4d,6u} r12={4d} r13={4d,22u} r14={3d,2u} r15={4d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,1u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 272{215d,56u,1e} in 44{42 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 13 [sp]
;; live  kill	 100 [cc]
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]

( 2 4 5 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 2 )->[4]->( 5 3 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 3 [r3] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp]

( 4 )->[5]->( 6 3 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 100 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp]

( 5 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 3 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 74 to worklist
  Adding insn 77 to worklist
  Adding insn 62 to worklist
  Adding insn 31 to worklist
  Adding insn 27 to worklist
  Adding insn 37 to worklist
  Adding insn 87 to worklist
  Adding insn 85 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
Finished finding needed instructions:
processing block 6 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 5 to worklist
  Adding insn 47 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
processing block 3 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 4 to worklist
processing block 5 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 36 to worklist
processing block 4 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 30 to worklist
  Adding insn 26 to worklist
  Adding insn 23 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 78 to worklist
processing block 2 lr out =  0 [r0] 3 [r3] 13 [sp] 14 [lr]
  Adding insn 12 to worklist
  Adding insn 11 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 9 count 7 (    1)
;;   ======================================================
;;   -- basic block 2 from 74 to 14 -- after reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i   9 loc 0                                   :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  74 {[pre sp+=0xfffffffffffffff0]=unspec[r3] 0;use r4;use r5;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i  11 r3=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  12 r3=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i  14 {pc={(r3!=0)?L18:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 9
;;   new head = 8
;;   new tail = 14

;;   ======================================================
;;   -- basic block 3 from 4 to 77 -- after reload
;;   ======================================================

;;	  2--> b  0: i   4 r0=0x1                                  :cortex_m4_ex
;;	  2--> b  0: i  55 loc r0                                  :nothing
;;	  2--> b  0: i  56 debug_marker                            :nothing
;;	  3--> b  0: i  62 use r0                                  :nothing
;;	  3--> b  0: i  77 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 3
;;   new head = 4
;;   new tail = 77

;;   ======================================================
;;   -- basic block 4 from 78 to 31 -- after reload
;;   ======================================================

;;	  0--> b  0: i  20 debug_marker                            :nothing
;;	  0--> b  0: i  21 r1=`SystemCoreClock'                    :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  22 r2=0x3e8                                :cortex_m4_ex
;;	  3--> b  0: i  78 r5=r0                                   :cortex_m4_ex
;;	  4--> b  0: i  23 r3=udiv(r2,r3)                          :nothing
;;	  5--> b  0: i  24 r0=[r1]                                 :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  26 r0=udiv(r0,r3)                          :nothing
;;	  7--> b  0: i  27 {r0=call [`HAL_SYSTICK_Config'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 10--> b  0: i  30 r4=r0                                   :cortex_m4_ex
;;	 11--> b  0: i  31 {pc={(r0!=0)?L29:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 11
;;   new head = 20
;;   new tail = 31

;;   ======================================================
;;   -- basic block 5 from 33 to 37 -- after reload
;;   ======================================================

;;	  0--> b  0: i  33 debug_marker                            :nothing
;;	  2--> b  0: i  36 cc=cmp(r5,0xf)                          :cortex_m4_ex
;;	  3--> b  0: i  37 pc={(gtu(cc,0))?L29:pc}                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 33
;;   new tail = 37

;;   ======================================================
;;   -- basic block 6 from 39 to 87 -- after reload
;;   ======================================================

;;	  0--> b  0: i  39 loc r5                                  :nothing
;;	  0--> b  0: i  40 debug_marker                            :nothing
;;	  0--> b  0: i  41 debug_marker                            :nothing
;;	  2--> b  0: i  42 r2=r0                                   :cortex_m4_ex
;;	  3--> b  0: i  43 r1=r5                                   :cortex_m4_ex
;;	  4--> b  0: i  44 r0=0xffffffffffffffff                   :cortex_m4_ex
;;	  5--> b  0: i  45 {call [`HAL_NVIC_SetPriority'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  5--> b  0: i  46 debug_marker                            :nothing
;;	  8--> b  0: i  47 r3=`*.LANCHOR1'                         :cortex_m4_a,cortex_m4_b
;;	 10--> b  0: i   5 r0=r4                                   :cortex_m4_ex
;;	 11--> b  0: i  48 [r3]=r5                                 :cortex_m4_a
;;	 11--> b  0: i  49 loc 0                                   :nothing
;;	 11--> b  0: i  50 debug_marker                            :nothing
;;	 11--> b  0: i  51 loc clobber                             :nothing
;;	 11--> b  0: i  52 loc clobber                             :nothing
;;	 11--> b  0: i  83 loc r0                                  :nothing
;;	 11--> b  0: i  84 debug_marker                            :nothing
;;	 12--> b  0: i  85 use r0                                  :nothing
;;	 12--> b  0: i  87 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 12
;;   new head = 39
;;   new tail = 87



starting the processing of deferred insns
ending the processing of deferred insns


HAL_InitTick

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={8d,12u} r1={5d,2u} r2={5d,2u} r3={9d,6u,1e} r4={4d,3u} r5={4d,6u} r12={4d} r13={4d,22u} r14={3d,2u} r15={4d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,1u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 272{215d,56u,1e} in 44{42 regular + 2 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 6 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 3 8 2 NOTE_INSN_DELETED)
(debug_insn 8 13 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":257:3 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":257:22 -1
     (nil))
(debug_insn 10 9 74 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":259:3 -1
     (nil))
(insn/f 74 10 75 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [3  A8])
                (unspec:BLK [
                        (reg:SI 3 r3)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 4 r4))
            (use (reg:SI 5 r5))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":256:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 5 r5)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_DEAD (reg:SI 3 r3)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [3  S4 A32])
                                (reg:SI 3 r3))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [3  S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [3  S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [3  S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))
(note 75 74 11 2 NOTE_INSN_PROLOGUE_END)
(insn 11 75 12 2 (set (reg/f:SI 3 r3 [120])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":259:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 12 11 14 2 (set (reg:SI 3 r3 [orig:113 uwTickFreq.0_1 ] [113])
        (mem/c:SI (reg/f:SI 3 r3 [120]) [1 uwTickFreq+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":259:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [1 uwTickFreq+0 S4 A32])
        (nil)))
(jump_insn 14 12 29 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 3 r3 [orig:113 uwTickFreq.0_1 ] [113])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":259:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 18)
(code_label 29 14 15 3 11 (nil) [2 uses])
(note 15 29 4 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 4 15 55 3 (set (reg/v:SI 0 r0 [orig:118 <retval> ] [118])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":282:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(debug_insn 55 4 56 3 (var_location:QI status (reg:QI 0 r0 [orig:118 <retval> ] [118])) -1
     (nil))
(debug_insn 56 55 62 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":286:3 -1
     (nil))
(insn 62 56 91 3 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":287:1 -1
     (nil))
(note 91 62 77 3 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 77 91 81 3 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [3  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [3  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [3  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [3  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":287:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 81 77 18)
(code_label 18 81 19 4 9 (nil) [1 uses])
(note 19 18 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 25 19 28 4 NOTE_INSN_DELETED)
(note 28 25 20 4 NOTE_INSN_DELETED)
(debug_insn 20 28 21 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:5 -1
     (nil))
(insn 21 20 22 4 (set (reg/f:SI 1 r1 [121])
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005fdfc60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005fdfc60 SystemCoreClock>)
        (nil)))
(insn 22 21 78 4 (set (reg:SI 2 r2 [124])
        (const_int 1000 [0x3e8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1000 [0x3e8])
        (nil)))
(insn 78 22 23 4 (set (reg/v:SI 5 r5 [orig:119 TickPriority ] [119])
        (reg:SI 0 r0 [130])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [130])
        (nil)))
(insn 23 78 24 4 (set (reg:SI 3 r3 [123])
        (udiv:SI (reg:SI 2 r2 [124])
            (reg:SI 3 r3 [orig:113 uwTickFreq.0_1 ] [113]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:53 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 2 r2 [124])
        (expr_list:REG_EQUAL (udiv:SI (const_int 1000 [0x3e8])
                (reg:SI 3 r3 [orig:113 uwTickFreq.0_1 ] [113]))
            (nil))))
(insn 24 23 26 4 (set (reg:SI 0 r0 [orig:127 SystemCoreClock ] [127])
        (mem/c:SI (reg/f:SI 1 r1 [121]) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 1 r1 [121])
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005fdfc60 SystemCoreClock>) [1 SystemCoreClock+0 S4 A32])
            (nil))))
(insn 26 24 27 4 (set (reg:SI 0 r0)
        (udiv:SI (reg:SI 0 r0 [orig:127 SystemCoreClock ] [127])
            (reg:SI 3 r3 [123]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:9 163 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 3 r3 [123])
        (nil)))
(call_insn 27 26 30 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_SYSTICK_Config") [flags 0x41]  <function_decl 0000000006940a00 HAL_SYSTICK_Config>) [0 HAL_SYSTICK_Config S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_SYSTICK_Config") [flags 0x41]  <function_decl 0000000006940a00 HAL_SYSTICK_Config>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 30 27 31 4 (set (reg:SI 4 r4 [orig:117 _6 ] [117])
        (reg:SI 0 r0 [131])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:8 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 31 30 32 4 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 0 r0 [orig:117 _6 ] [117])
                        (const_int 0 [0]))
                    (label_ref 29)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":262:8 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 29)
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":265:7 -1
     (nil))
(insn 36 33 37 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:119 TickPriority ] [119])
            (const_int 15 [0xf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":265:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 37 36 38 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":265:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 29)
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 6 (var_location:SI TickPriority (reg/v:SI 5 r5 [orig:119 TickPriority ] [119])) -1
     (nil))
(debug_insn 40 39 41 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":255:26 -1
     (nil))
(debug_insn 41 40 42 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":267:9 -1
     (nil))
(insn 42 41 43 6 (set (reg:SI 2 r2)
        (reg:SI 0 r0 [orig:117 _6 ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":267:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [orig:117 _6 ] [117])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 43 42 44 6 (set (reg:SI 1 r1)
        (reg/v:SI 5 r5 [orig:119 TickPriority ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":267:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 6 (set (reg:SI 0 r0)
        (const_int -1 [0xffffffffffffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":267:9 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 45 44 46 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006940600 HAL_NVIC_SetPriority>) [0 HAL_NVIC_SetPriority S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":267:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006940600 HAL_NVIC_SetPriority>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 46 45 47 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":268:9 -1
     (nil))
(insn 47 46 5 6 (set (reg/f:SI 3 r3 [128])
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":268:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(insn 5 47 48 6 (set (reg/v:SI 0 r0 [orig:118 <retval> ] [118])
        (reg:SI 4 r4 [orig:117 _6 ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":268:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 4 r4 [orig:117 _6 ] [117])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 48 5 49 6 (set (mem/c:SI (reg/f:SI 3 r3 [128]) [1 uwTickPrio+0 S4 A32])
        (reg/v:SI 5 r5 [orig:119 TickPriority ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":268:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 5 r5 [orig:119 TickPriority ] [119])
        (expr_list:REG_DEAD (reg/f:SI 3 r3 [128])
            (nil))))
(debug_insn 49 48 50 6 (var_location:QI status (const_int 0 [0])) -1
     (nil))
(debug_insn 50 49 51 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":286:3 -1
     (nil))
(debug_insn 51 50 52 6 (var_location:SI TickPriority (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 52 51 83 6 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 83 52 84 6 (var_location:QI status (reg:QI 0 r0 [orig:118 <retval> ] [118])) -1
     (nil))
(debug_insn 84 83 85 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":286:3 -1
     (nil))
(insn 85 84 92 6 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":287:1 -1
     (nil))
(note 92 85 87 6 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 87 92 90 6 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [3  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [3  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [3  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [3  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":287:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 90 87 72)
(note 72 90 73 NOTE_INSN_DELETED)
(note 73 72 0 NOTE_INSN_DELETED)

;; Function HAL_Init (HAL_Init, funcdef_no=329, decl_uid=9915, cgraph_uid=333, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_Init

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={8d,7u} r1={4d} r2={4d} r3={4d} r4={5d,6u} r12={6d} r13={4d,17u} r14={4d,2u} r15={5d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r104={3d} r105={3d} r106={3d} 
;;    total ref usage 312{280d,32u,0e} in 24{21 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 13 [sp]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 13 [sp] 15 [pc]
;; live  in  	 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 13 [sp]

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 41 to worklist
  Adding insn 44 to worklist
  Adding insn 30 to worklist
  Adding insn 55 to worklist
  Adding insn 53 to worklist
  Adding insn 20 to worklist
Finished finding needed instructions:
processing block 3 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 29 to worklist
  Adding insn 3 to worklist
processing block 4 lr out =  0 [r0] 4 [r4] 13 [sp] 14 [lr]
  Adding insn 52 to worklist
  Adding insn 45 to worklist
processing block 2 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 12 to worklist
  Adding insn 9 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;;   ======================================================
;;   -- basic block 2 from 41 to 17 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 loc 0                                   :nothing
;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i  41 {[pre sp+=0xfffffffffffffff8]=unspec[r4] 0;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i   9 r0=0x3                                  :cortex_m4_ex
;;	  6--> b  0: i  10 {call [`HAL_NVIC_SetPriorityGrouping'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  6--> b  0: i  11 debug_marker                            :nothing
;;	  9--> b  0: i  12 r0=0xe                                  :cortex_m4_ex
;;	 10--> b  0: i  13 {r0=call [`HAL_InitTick'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 13--> b  0: i  17 {pc={(r0==0)?L59:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 13
;;   new head = 6
;;   new tail = 17

;;   ======================================================
;;   -- basic block 3 from 3 to 44 -- after reload
;;   ======================================================

;;	  2--> b  0: i   3 r4=0x1                                  :cortex_m4_ex
;;	  2--> b  0: i  23 loc r4                                  :nothing
;;	  2--> b  0: i  24 debug_marker                            :nothing
;;	  3--> b  0: i  29 r0=r4                                   :cortex_m4_ex
;;	  4--> b  0: i  30 use r0                                  :nothing
;;	  4--> b  0: i  44 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 4
;;   new head = 3
;;   new tail = 44

;;   ======================================================
;;   -- basic block 4 from 45 to 55 -- after reload
;;   ======================================================

;;	  0--> b  0: i  45 r4=r0                                   :cortex_m4_ex
;;	  0--> b  0: i  19 debug_marker                            :nothing
;;	  1--> b  0: i  20 {call [`HAL_MspInit'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  1--> b  0: i  50 loc r4                                  :nothing
;;	  1--> b  0: i  51 debug_marker                            :nothing
;;	  4--> b  0: i  52 r0=r4                                   :cortex_m4_ex
;;	  5--> b  0: i  53 use r0                                  :nothing
;;	  5--> b  0: i  55 {return;sp=sp+0x8;r4=[sp];pc=[sp+0x4];} :cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 5
;;   new head = 45
;;   new tail = 55



starting the processing of deferred insns
ending the processing of deferred insns


HAL_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={8d,7u} r1={4d} r2={4d} r3={4d} r4={5d,6u} r12={6d} r13={4d,17u} r14={4d,2u} r15={5d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r104={3d} r105={3d} r106={3d} 
;;    total ref usage 312{280d,32u,0e} in 24{21 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 14 2 NOTE_INSN_FUNCTION_BEG)
(note 14 2 6 2 NOTE_INSN_DELETED)
(debug_insn 6 14 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":150:3 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":150:22 -1
     (nil))
(debug_insn 8 7 41 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":169:3 -1
     (nil))
(insn/f 41 8 42 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [3  A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":149:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [3  S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [3  S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))
(note 42 41 9 2 NOTE_INSN_PROLOGUE_END)
(insn 9 42 10 2 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":169:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 10 9 11 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_SetPriorityGrouping") [flags 0x41]  <function_decl 0000000006940500 HAL_NVIC_SetPriorityGrouping>) [0 HAL_NVIC_SetPriorityGrouping S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":169:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_SetPriorityGrouping") [flags 0x41]  <function_decl 0000000006940500 HAL_NVIC_SetPriorityGrouping>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":172:3 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 0 r0)
        (const_int 14 [0xe])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":172:7 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 13 12 17 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref/i:SI ("HAL_InitTick") [flags 0x3]  <function_decl 0000000006c82c00 HAL_InitTick>) [0 HAL_InitTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":172:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_InitTick") [flags 0x3]  <function_decl 0000000006c82c00 HAL_InitTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 17 13 34 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [orig:113 <retval> ] [113])
                        (const_int 0 [0]))
                    (label_ref:SI 59)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":172:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 59)
(note 34 17 3 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 3 34 23 3 (set (reg/v:SI 4 r4 [orig:113 <retval> ] [113])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":174:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 3 24 3 (var_location:QI status (reg:QI 4 r4 [orig:113 <retval> ] [113])) -1
     (nil))
(debug_insn 24 23 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":183:3 -1
     (nil))
(insn 29 24 30 3 (set (reg/i:SI 0 r0)
        (reg/v:SI 4 r4 [orig:113 <retval> ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":185:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:113 <retval> ] [113])
        (nil)))
(insn 30 29 60 3 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":185:1 -1
     (nil))
(note 60 30 44 3 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 44 60 48 3 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [3  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [3  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":185:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 48 44 59)
(code_label 59 48 18 4 19 (nil) [1 uses])
(note 18 59 45 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 45 18 19 4 (set (reg/v:SI 4 r4 [orig:113 <retval> ] [113])
        (reg:SI 0 r0 [116])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [116])
        (nil)))
(debug_insn 19 45 20 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":179:5 -1
     (nil))
(call_insn 20 19 50 4 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_MspInit") [flags 0x3]  <function_decl 0000000006c82a00 HAL_MspInit>) [0 HAL_MspInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":179:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_MspInit") [flags 0x3]  <function_decl 0000000006c82a00 HAL_MspInit>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 50 20 51 4 (var_location:QI status (reg:QI 4 r4 [orig:113 <retval> ] [113])) -1
     (nil))
(debug_insn 51 50 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":183:3 -1
     (nil))
(insn 52 51 53 4 (set (reg/i:SI 0 r0)
        (reg/v:SI 4 r4 [orig:113 <retval> ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":185:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:113 <retval> ] [113])
        (nil)))
(insn 53 52 61 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":185:1 -1
     (nil))
(note 61 53 55 4 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 55 61 58 4 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (reg/f:SI 13 sp) [3  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [3  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":185:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
            (nil)))
 -> return)
(barrier 58 55 39)
(note 39 58 40 NOTE_INSN_DELETED)
(note 40 39 0 NOTE_INSN_DELETED)

;; Function HAL_IncTick (HAL_IncTick, funcdef_no=334, decl_uid=9925, cgraph_uid=338, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r2=`*.LANCHOR2'                         :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i   8 r1=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r3=[r2]                                 :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i   9 r1=[r1]                                 :cortex_m4_a,cortex_m4_b
;;	  5--> b  0: i  10 r3=r3+r1                                :cortex_m4_ex
;;	  6--> b  0: i  12 [r2]=r3                                 :cortex_m4_a
;;	  7--> b  0: i  19 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 5
;;   new tail = 19



starting the processing of deferred insns
ending the processing of deferred insns


HAL_IncTick

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 1 [r1] 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={3d,2u} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 36{27d,9u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":324:3 -1
     (nil))
(insn 6 5 8 2 (set (reg/f:SI 2 r2 [116])
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":324:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])
        (nil)))
(insn 8 6 7 2 (set (reg/f:SI 1 r1 [117])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":324:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 7 8 9 2 (set (reg:SI 3 r3 [orig:113 uwTick.3_1 ] [113])
        (mem/v/c:SI (reg/f:SI 2 r2 [116]) [1 uwTick+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":324:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 7 10 2 (set (reg:SI 1 r1 [orig:118 uwTickFreq ] [118])
        (mem/c:SI (reg/f:SI 1 r1 [117]) [1 uwTickFreq+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":324:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 12 2 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (plus:SI (reg:SI 3 r3 [orig:113 uwTick.3_1 ] [113])
            (reg:SI 1 r1 [orig:118 uwTickFreq ] [118]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":324:10 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 1 r1 [orig:118 uwTickFreq ] [118])
        (nil)))
(insn 12 10 21 2 (set (mem/v/c:SI (reg/f:SI 2 r2 [116]) [1 uwTick+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":324:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:115 _3 ] [115])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [116])
            (nil))))
(note 21 12 19 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 19 21 20 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":325:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 20 19 15)
(note 15 20 16 NOTE_INSN_DELETED)
(note 16 15 0 NOTE_INSN_DELETED)

;; Function HAL_GetTick (HAL_GetTick, funcdef_no=335, decl_uid=9929, cgraph_uid=339, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 18 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r3=`*.LANCHOR2'                         :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r0=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i  12 use r0                                  :nothing
;;	  4--> b  0: i  18 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 5
;;   new tail = 18



starting the processing of deferred insns
ending the processing of deferred insns


HAL_GetTick

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 3 [r3]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={2d,1u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 30{24d,6u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 16 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 16 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 16 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":335:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 3 r3 [114])
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":335:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])
        (nil)))
(insn 7 6 12 2 (set (reg:SI 0 r0 [orig:113 <retval> ] [113])
        (mem/v/c:SI (reg/f:SI 3 r3 [114]) [1 uwTick+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":335:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [114])
        (nil)))
(insn 12 7 20 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":336:1 -1
     (nil))
(note 20 12 18 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 18 20 19 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":336:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 19 18 14)
(note 14 19 15 NOTE_INSN_DELETED)
(note 15 14 0 NOTE_INSN_DELETED)

;; Function HAL_GetTickPrio (HAL_GetTickPrio, funcdef_no=336, decl_uid=9931, cgraph_uid=340, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r3=`*.LANCHOR1'                         :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  12 r0=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i  13 use r0                                  :nothing
;;	  4--> b  0: i  19 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 5
;;   new tail = 19



starting the processing of deferred insns
ending the processing of deferred insns


HAL_GetTickPrio

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 3 [r3]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={2d,1u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 30{24d,6u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 7 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":344:3 -1
     (nil))
(insn 6 5 12 2 (set (reg/f:SI 3 r3 [115])
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":344:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(insn 12 6 13 2 (set (reg/i:SI 0 r0)
        (mem/c:SI (reg/f:SI 3 r3 [115]) [1 uwTickPrio+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":345:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [115])
        (nil)))
(insn 13 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":345:1 -1
     (nil))
(note 21 13 19 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 19 21 20 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":345:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 20 19 15)
(note 15 20 16 NOTE_INSN_DELETED)
(note 16 15 0 NOTE_INSN_DELETED)

;; Function HAL_SetTickFreq (HAL_SetTickFreq, funcdef_no=337, decl_uid=9933, cgraph_uid=341, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)


HAL_SetTickFreq

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={4d,10u} r1={2d} r2={2d} r3={5d,2u} r4={4d,5u} r5={4d,5u} r12={2d} r13={4d,21u} r14={2d,2u} r15={3d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,1u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 169{123d,46u,0e} in 32{31 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 4 [r4] 5 [r5] 13 [sp] 100 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 5 [r5] 13 [sp] 100 [cc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]

( 3 5 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 2 )->[5]->( 6 4 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp]

( 5 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 4 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 64 to worklist
  Adding insn 67 to worklist
  Adding insn 46 to worklist
  Adding insn 32 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 76 to worklist
  Adding insn 74 to worklist
  Adding insn 36 to worklist
Finished finding needed instructions:
processing block 6 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 4 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 5 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 25 to worklist
  Adding insn 23 to worklist
processing block 3 lr out =  0 [r0] 13 [sp] 14 [lr]
  Adding insn 4 to worklist
processing block 2 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)
;;   ======================================================
;;   -- basic block 2 from 64 to 15 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 loc 0                                   :nothing
;;	  0--> b  0: i   9 debug_marker                            :nothing
;;	  0--> b  0: i  10 debug_marker                            :nothing
;;	  0--> b  0: i  11 debug_marker                            :nothing
;;	  0--> b  0: i  64 {[pre sp+=0xfffffffffffffff0]=unspec[r3] 0;use r4;use r5;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i  12 r4=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  13 r5=[r4]                                 :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i  14 cc=cmp(r5,r0)                           :cortex_m4_ex
;;	 10--> b  0: i  15 pc={(cc!=0)?L80:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 10
;;   new head = 7
;;   new tail = 15

;;   ======================================================
;;   -- basic block 3 from 4 to 4 -- after reload
;;   ======================================================

;;	  2--> b  0: i   4 r0=0                                    :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 2
;;   new head = 4
;;   new tail = 4

;;   ======================================================
;;   -- basic block 4 from 39 to 67 -- after reload
;;   ======================================================

;;	  0--> b  0: i  39 loc r0                                  :nothing
;;	  0--> b  0: i  40 debug_marker                            :nothing
;;	  0--> b  0: i  46 use r0                                  :nothing
;;	  0--> b  0: i  67 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 0
;;   new head = 39
;;   new tail = 67

;;   ======================================================
;;   -- basic block 5 from 17 to 32 -- after reload
;;   ======================================================

;;	  0--> b  0: i  17 debug_marker                            :nothing
;;	  0--> b  0: i  18 loc r5                                  :nothing
;;	  0--> b  0: i  19 debug_marker                            :nothing
;;	  0--> b  0: i  23 r3=`*.LANCHOR1'                         :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  21 [r4]=r0                                 :cortex_m4_a
;;	  1--> b  0: i  22 debug_marker                            :nothing
;;	  2--> b  0: i  25 r0=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  26 {r0=call [`HAL_InitTick'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  4--> b  0: i  29 loc r0                                  :nothing
;;	  4--> b  0: i  30 debug_marker                            :nothing
;;	  7--> b  0: i  32 {pc={(r0==0)?L37:pc};clobber cc;}       :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 17
;;   new tail = 32

;;   ======================================================
;;   -- basic block 6 from 34 to 76 -- after reload
;;   ======================================================

;;	  0--> b  0: i  34 debug_marker                            :nothing
;;	  2--> b  0: i  36 [r4]=r5                                 :cortex_m4_a
;;	  2--> b  0: i  72 loc r0                                  :nothing
;;	  2--> b  0: i  73 debug_marker                            :nothing
;;	  3--> b  0: i  74 use r0                                  :nothing
;;	  3--> b  0: i  76 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 3
;;   new head = 34
;;   new tail = 76



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SetTickFreq

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={4d,10u} r1={2d} r2={2d} r3={5d,2u} r4={4d,5u} r5={4d,5u} r12={2d} r13={4d,21u} r14={2d,2u} r15={3d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,1u} r101={1d} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 169{123d,46u,0e} in 32{31 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 5 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 3 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":353:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":353:21 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":354:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":356:3 -1
     (nil))
(debug_insn 11 10 64 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":358:3 -1
     (nil))
(insn/f 64 11 65 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [3  A8])
                (unspec:BLK [
                        (reg:SI 3 r3)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 4 r4))
            (use (reg:SI 5 r5))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":352:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 5 r5)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_DEAD (reg:SI 3 r3)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [3  S4 A32])
                                (reg:SI 3 r3))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [3  S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [3  S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [3  S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))
(note 65 64 12 2 NOTE_INSN_PROLOGUE_END)
(insn 12 65 13 2 (set (reg/f:SI 4 r4 [117])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":358:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 5 r5 [orig:113 uwTickFreq.5_1 ] [113])
        (mem/c:SI (reg/f:SI 4 r4 [117]) [1 uwTickFreq+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":358:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [1 uwTickFreq+0 S4 A32])
        (nil)))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 5 r5 [orig:113 uwTickFreq.5_1 ] [113])
            (reg/v:SI 0 r0 [orig:116 Freq ] [116]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":358:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 15 14 50 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 80)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":358:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 524845004 (nil)))
 -> 80)
(note 50 15 4 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 4 50 37 3 (set (reg/v:SI 0 r0 [orig:115 <retval> ] [115])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":353:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 37 4 38 4 30 (nil) [1 uses])
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 4 (var_location:QI status (reg:QI 0 r0 [orig:115 <retval> ] [115])) -1
     (nil))
(debug_insn 40 39 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":376:3 -1
     (nil))
(insn 46 40 81 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":377:1 -1
     (nil))
(note 81 46 67 4 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 67 81 70 4 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [3  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [3  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [3  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [3  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":377:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 70 67 80)
(code_label 80 70 16 5 36 (nil) [1 uses])
(note 16 80 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 24 16 27 5 NOTE_INSN_DELETED)
(note 27 24 17 5 NOTE_INSN_DELETED)
(debug_insn 17 27 18 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":361:5 -1
     (nil))
(debug_insn 18 17 19 5 (var_location:SI prevTickFreq (reg:SI 5 r5 [orig:113 uwTickFreq.5_1 ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":361:18 -1
     (nil))
(debug_insn 19 18 23 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":364:5 -1
     (nil))
(insn 23 19 21 5 (set (reg/f:SI 3 r3 [119])
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":367:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(insn 21 23 22 5 (set (mem/c:SI (reg/f:SI 4 r4 [117]) [1 uwTickFreq+0 S4 A32])
        (reg/v:SI 0 r0 [orig:116 Freq ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":364:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:116 Freq ] [116])
        (nil)))
(debug_insn 22 21 25 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":367:5 -1
     (nil))
(insn 25 22 26 5 (set (reg:SI 0 r0)
        (mem/c:SI (reg/f:SI 3 r3 [119]) [1 uwTickPrio+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":367:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [119])
        (nil)))
(call_insn 26 25 29 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref/i:SI ("HAL_InitTick") [flags 0x3]  <function_decl 0000000006c82c00 HAL_InitTick>) [0 HAL_InitTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":367:14 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_InitTick") [flags 0x3]  <function_decl 0000000006c82c00 HAL_InitTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 29 26 30 5 (var_location:QI status (reg:QI 0 r0 [126])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":367:14 -1
     (nil))
(debug_insn 30 29 32 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":369:5 -1
     (nil))
(jump_insn 32 30 33 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 0 r0 [orig:115 <retval> ] [115])
                        (const_int 0 [0]))
                    (label_ref:SI 37)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":369:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(note 33 32 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 34 33 36 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":372:7 -1
     (nil))
(insn 36 34 72 6 (set (mem/c:SI (reg/f:SI 4 r4 [117]) [1 uwTickFreq+0 S4 A32])
        (reg:SI 5 r5 [orig:113 uwTickFreq.5_1 ] [113])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":372:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 5 r5 [orig:113 uwTickFreq.5_1 ] [113])
        (expr_list:REG_DEAD (reg/f:SI 4 r4 [117])
            (nil))))
(debug_insn 72 36 73 6 (var_location:QI status (reg:QI 0 r0 [orig:115 <retval> ] [115])) -1
     (nil))
(debug_insn 73 72 74 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":376:3 -1
     (nil))
(insn 74 73 82 6 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":377:1 -1
     (nil))
(note 82 74 76 6 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 76 82 79 6 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [3  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [3  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [3  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [3  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":377:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 79 76 62)
(note 62 79 63 NOTE_INSN_DELETED)
(note 63 62 0 NOTE_INSN_DELETED)

;; Function HAL_GetTickFreq (HAL_GetTickFreq, funcdef_no=338, decl_uid=9935, cgraph_uid=342, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r3=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  12 r0=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  3--> b  0: i  13 use r0                                  :nothing
;;	  4--> b  0: i  19 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 5
;;   new tail = 19



starting the processing of deferred insns
ending the processing of deferred insns


HAL_GetTickFreq

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 3 [r3]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={2d,1u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 30{24d,6u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 7 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":385:3 -1
     (nil))
(insn 6 5 12 2 (set (reg/f:SI 3 r3 [115])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":385:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 12 6 13 2 (set (reg/i:SI 0 r0)
        (mem/c:SI (reg/f:SI 3 r3 [115]) [1 uwTickFreq+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":386:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [115])
        (nil)))
(insn 13 12 21 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":386:1 -1
     (nil))
(note 21 13 19 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 19 21 20 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":386:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 20 19 15)
(note 15 20 16 NOTE_INSN_DELETED)
(note 16 15 0 NOTE_INSN_DELETED)

;; Function HAL_Delay (HAL_Delay, funcdef_no=339, decl_uid=9927, cgraph_uid=343, symbol_order=345)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


HAL_Delay

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={3d,3u} r1={3d} r2={3d} r3={8d,4u} r4={4d,9u} r5={3d,4u} r12={4d} r13={3d,15u} r14={3d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 240{201d,39u,0e} in 24{22 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 100 [cc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 4 [r4]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 3 4 2 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 100 [cc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 7 to worklist
  Adding insn 49 to worklist
  Adding insn 32 to worklist
  Adding insn 27 to worklist
  Adding insn 52 to worklist
Finished finding needed instructions:
processing block 5 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
processing block 4 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 31 to worklist
  Adding insn 30 to worklist
processing block 3 lr out =  4 [r4] 5 [r5] 13 [sp]
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 2 lr out =  4 [r4] 5 [r5] 13 [sp]
  Adding insn 57 to worklist
  Adding insn 8 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 7 (  1.2)
;;   ======================================================
;;   -- basic block 2 from 49 to 14 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i  49 {[pre sp+=0xfffffffffffffff0]=unspec[r3] 0;use r4;use r5;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i   2 r4=r0                                   :cortex_m4_ex
;;	  6--> b  0: i   7 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  9--> b  0: i  57 {cc=cmp(r4,0xffffffffffffffff);r3=r4+0x1;}:cortex_m4_ex
;;	 10--> b  0: i   8 r5=r0                                   :cortex_m4_ex
;;	 10--> b  0: i   9 loc r5                                  :nothing
;;	 10--> b  0: i  10 debug_marker                            :nothing
;;	 10--> b  0: i  11 loc r4                                  :nothing
;;	 10--> b  0: i  12 debug_marker                            :nothing
;;	 11--> b  0: i  14 pc={(cc==0)?L29:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 11
;;   new head = 6
;;   new tail = 14

;;   ======================================================
;;   -- basic block 3 from 16 to 20 -- after reload
;;   ======================================================

;;	  0--> b  0: i  16 debug_marker                            :nothing
;;	  2--> b  0: i  17 r3=`*.LANCHOR0'                         :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  18 r3=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  6--> b  0: i  19 r4=r4+r3                                :cortex_m4_ex
;;	  6--> b  0: i  20 loc r4                                  :nothing
;;	Ready list (final):  
;;   total time = 6
;;   new head = 16
;;   new tail = 20

;;   ======================================================
;;   -- basic block 4 from 24 to 32 -- after reload
;;   ======================================================

;;	  0--> b  0: i  24 loc r4                                  :nothing
;;	  0--> b  0: i  25 debug_marker                            :nothing
;;	  0--> b  0: i  26 debug_marker                            :nothing
;;	  0--> b  0: i  27 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  3--> b  0: i  30 r3=r0-r5                                :cortex_m4_ex
;;	  4--> b  0: i  31 cc=cmp(r3,r4)                           :cortex_m4_ex
;;	  5--> b  0: i  32 pc={(ltu(cc,0))?L29:pc}                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 24
;;   new tail = 32

;;   ======================================================
;;   -- basic block 5 from 52 to 52 -- after reload
;;   ======================================================

;;	  2--> b  0: i  52 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 2
;;   new head = 52
;;   new tail = 52



starting the processing of deferred insns
ending the processing of deferred insns


HAL_Delay

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={3d,3u} r1={3d} r2={3d} r3={8d,4u} r4={4d,9u} r5={3d,4u} r12={4d} r13={3d,15u} r14={3d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 240{201d,39u,0e} in 24{22 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 49 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":401:3 -1
     (nil))
(insn/f 49 6 50 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [3  A8])
                (unspec:BLK [
                        (reg:SI 3 r3)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 4 r4))
            (use (reg:SI 5 r5))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":400:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_DEAD (reg:SI 3 r3)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -16 [0xfffffffffffffff0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [3  S4 A32])
                                    (reg:SI 3 r3))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [3  S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [3  S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [3  S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))
(note 50 49 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 50 7 2 (set (reg/v:SI 4 r4 [orig:117 Delay ] [117])
        (reg:SI 0 r0 [121])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":400:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [121])
        (nil)))
(call_insn 7 2 57 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref/i:SI ("HAL_GetTick") [flags 0x3]  <function_decl 0000000006c82f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":401:24 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_GetTick") [flags 0x3]  <function_decl 0000000006c82f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 57 7 8 2 (parallel [
            (set (reg:CC 100 cc)
                (compare:CC (reg/v:SI 4 r4 [orig:117 Delay ] [117])
                    (const_int -1 [0xffffffffffffffff])))
            (set (reg:SI 3 r3)
                (plus:SI (reg/v:SI 4 r4 [orig:117 Delay ] [117])
                    (const_int 1 [0x1])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":405:6 16 {cmpsi2_addneg}
     (expr_list:REG_UNUSED (reg:SI 3 r3)
        (nil)))
(insn 8 57 9 2 (set (reg/v:SI 5 r5 [orig:116 tickstart ] [116])
        (reg:SI 0 r0 [122])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":401:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [122])
        (nil)))
(debug_insn 9 8 10 2 (var_location:SI tickstart (reg/v:SI 5 r5 [orig:116 tickstart ] [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":401:24 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":402:3 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI wait (reg/v:SI 4 r4 [orig:117 Delay ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":402:12 -1
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":405:3 -1
     (nil))
(jump_insn 14 12 15 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 29)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":405:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 29)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 16 15 17 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":407:5 -1
     (nil))
(insn 17 16 18 3 (set (reg/f:SI 3 r3 [118])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":407:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 18 17 19 3 (set (reg:SI 3 r3 [orig:119 uwTickFreq ] [119])
        (mem/c:SI (reg/f:SI 3 r3 [118]) [1 uwTickFreq+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":407:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [1 uwTickFreq+0 S4 A32])
        (nil)))
(insn 19 18 20 3 (set (reg/v:SI 4 r4 [orig:117 Delay ] [117])
        (plus:SI (reg/v:SI 4 r4 [orig:117 Delay ] [117])
            (reg:SI 3 r3 [orig:119 uwTickFreq ] [119]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":407:10 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:119 uwTickFreq ] [119])
        (nil)))
(debug_insn 20 19 29 3 (var_location:SI wait (reg/v:SI 4 r4 [orig:117 Delay ] [117])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":407:10 -1
     (nil))
(code_label 29 20 23 4 44 (nil) [2 uses])
(note 23 29 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 28 23 24 4 NOTE_INSN_DELETED)
(debug_insn 24 28 25 4 (var_location:SI wait (reg/v:SI 4 r4 [orig:117 Delay ] [117])) -1
     (nil))
(debug_insn 25 24 26 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":412:3 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":410:9 -1
     (nil))
(call_insn 27 26 30 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref/i:SI ("HAL_GetTick") [flags 0x3]  <function_decl 0000000006c82f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":410:11 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_GetTick") [flags 0x3]  <function_decl 0000000006c82f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 30 27 31 4 (set (reg:SI 3 r3 [120])
        (minus:SI (reg:SI 0 r0 [123])
            (reg/v:SI 5 r5 [orig:116 tickstart ] [116]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":410:25 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [123])
        (nil)))
(insn 31 30 32 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [120])
            (reg/v:SI 4 r4 [orig:117 Delay ] [117]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":410:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [120])
        (nil)))
(jump_insn 32 31 55 4 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 29)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":410:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 29)
(note 55 32 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 51 55 52 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 52 51 56 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [3  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [3  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [3  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [3  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":413:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 56 52 47)
(note 47 56 48 NOTE_INSN_DELETED)
(note 48 47 0 NOTE_INSN_DELETED)

;; Function HAL_SuspendTick (HAL_SuspendTick, funcdef_no=340, decl_uid=9937, cgraph_uid=344, symbol_order=346)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 17 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r2=0xffffffffe000e000                   :cortex_m4_ex
;;	  2--> b  0: i   7 r3=[r2+0x10]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   8 r3=r3&0xfffffffffffffffd                :cortex_m4_ex
;;	  5--> b  0: i  10 [r2+0x10]=r3                            :cortex_m4_a
;;	  6--> b  0: i  17 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 5
;;   new tail = 17



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SuspendTick

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 32{25d,7u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 15 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 15 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 15 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":428:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 2 r2 [115])
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":428:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813568 [0xffffffffe000e000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":428:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (and:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":428:3 90 {*arm_andsi3_insn}
     (nil))
(insn 10 8 19 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":428:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [115])
            (nil))))
(note 19 10 17 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 17 19 18 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":429:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 18 17 13)
(note 13 18 14 NOTE_INSN_DELETED)
(note 14 13 0 NOTE_INSN_DELETED)

;; Function HAL_ResumeTick (HAL_ResumeTick, funcdef_no=341, decl_uid=9939, cgraph_uid=345, symbol_order=347)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 17 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r2=0xffffffffe000e000                   :cortex_m4_ex
;;	  2--> b  0: i   7 r3=[r2+0x10]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   8 r3=r3|0x2                               :cortex_m4_ex
;;	  5--> b  0: i  10 [r2+0x10]=r3                            :cortex_m4_a
;;	  6--> b  0: i  17 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 5
;;   new tail = 17



starting the processing of deferred insns
ending the processing of deferred insns


HAL_ResumeTick

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 32{25d,7u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 15 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 15 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 15 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":444:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 2 r2 [115])
        (const_int -536813568 [0xffffffffe000e000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":444:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813568 [0xffffffffe000e000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":444:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (ior:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":444:3 106 {*iorsi3_insn}
     (nil))
(insn 10 8 19 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 16 [0x10])) [1 MEM[(struct SysTick_Type *)3758153744B].CTRL+0 S4 A64])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":444:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [115])
            (nil))))
(note 19 10 17 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 17 19 18 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":445:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 18 17 13)
(note 13 18 14 NOTE_INSN_DELETED)
(note 14 13 0 NOTE_INSN_DELETED)

;; Function HAL_GetHalVersion (HAL_GetHalVersion, funcdef_no=342, decl_uid=9941, cgraph_uid=346, symbol_order=348)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i  10 r0=0x1020200                            :cortex_m4_a,cortex_m4_b
;;	  1--> b  0: i  11 use r0                                  :nothing
;;	  2--> b  0: i  19 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 2
;;   new head = 5
;;   new tail = 19



starting the processing of deferred insns
ending the processing of deferred insns


HAL_GetHalVersion

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 28{23d,5u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 6 2 NOTE_INSN_FUNCTION_BEG)
(note 6 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 6 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":453:3 -1
     (nil))
(insn 10 5 11 2 (set (reg/i:SI 0 r0)
        (const_int 16908800 [0x1020200])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":454:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 16908800 [0x1020200])
        (nil)))
(insn 11 10 22 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":454:1 -1
     (nil))
(note 22 11 19 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 19 22 20 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":454:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 20 19 14)
(note 14 20 15 NOTE_INSN_DELETED)
(note 15 14 0 NOTE_INSN_DELETED)

;; Function HAL_GetREVID (HAL_GetREVID, funcdef_no=343, decl_uid=9943, cgraph_uid=347, symbol_order=349)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 22 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r3=0xffffffffe0042000                   :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r0=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  13 r0=r0 0>>0x10                           :cortex_m4_ex
;;	  5--> b  0: i  14 use r0                                  :nothing
;;	  5--> b  0: i  22 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 22



starting the processing of deferred insns
ending the processing of deferred insns


HAL_GetREVID

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 3 [r3]
;;  ref usage 	r0={3d,3u} r1={1d} r2={1d} r3={2d,1u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 32{25d,7u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 20 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 20 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 20 8 2 NOTE_INSN_FUNCTION_BEG)
(note 8 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 8 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":462:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 3 r3 [115])
        (const_int -536600576 [0xffffffffe0042000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":462:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536600576 [0xffffffffe0042000])
        (nil)))
(insn 7 6 13 2 (set (reg:SI 0 r0 [orig:113 _1 ] [113])
        (mem/v:SI (reg/f:SI 3 r3 [115]) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].IDCODE+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":462:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [115])
        (nil)))
(insn 13 7 14 2 (set (reg/i:SI 0 r0)
        (lshiftrt:SI (reg:SI 0 r0 [orig:113 _1 ] [113])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":463:1 147 {*arm_shiftsi3}
     (nil))
(insn 14 13 25 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":463:1 -1
     (nil))
(note 25 14 22 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 22 25 23 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":463:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 23 22 17)
(note 17 23 18 NOTE_INSN_DELETED)
(note 18 17 0 NOTE_INSN_DELETED)

;; Function HAL_GetDEVID (HAL_GetDEVID, funcdef_no=344, decl_uid=9945, cgraph_uid=348, symbol_order=350)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 24 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r3=0xffffffffe0042000                   :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r0=[r3]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  18 r0=zxt(r0,0xc,0)                        :cortex_m4_ex
;;	  5--> b  0: i  15 use r0                                  :nothing
;;	  5--> b  0: i  24 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 24



starting the processing of deferred insns
ending the processing of deferred insns


HAL_GetDEVID

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 3 [r3]
;;  ref usage 	r0={3d,3u} r1={1d} r2={1d} r3={2d,1u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 32{25d,7u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 22 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 22 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 22 9 2 NOTE_INSN_FUNCTION_BEG)
(note 9 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 9 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":471:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 3 r3 [115])
        (const_int -536600576 [0xffffffffe0042000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":471:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536600576 [0xffffffffe0042000])
        (nil)))
(insn 7 6 18 2 (set (reg:SI 0 r0 [orig:113 _1 ] [113])
        (mem/v:SI (reg/f:SI 3 r3 [115]) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].IDCODE+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":471:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [115])
        (nil)))
(insn 18 7 15 2 (set (reg/i:SI 0 r0)
        (zero_extract:SI (reg:SI 0 r0 [orig:113 _1 ] [113])
            (const_int 12 [0xc])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":472:1 161 {extzv_t2}
     (nil))
(insn 15 18 27 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":472:1 -1
     (nil))
(note 27 15 24 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 24 27 25 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":472:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 25 24 19)
(note 19 25 20 NOTE_INSN_DELETED)
(note 20 19 0 NOTE_INSN_DELETED)

;; Function HAL_DBGMCU_EnableDBGSleepMode (HAL_DBGMCU_EnableDBGSleepMode, funcdef_no=345, decl_uid=9947, cgraph_uid=349, symbol_order=351)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r2=0xffffffffe0042000                   :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r3=[r2+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   8 r3=r3|0x1                               :cortex_m4_ex
;;	  5--> b  0: i  10 [r2+0x4]=r3                             :cortex_m4_a
;;	  6--> b  0: i  19 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 5
;;   new tail = 19



starting the processing of deferred insns
ending the processing of deferred insns


HAL_DBGMCU_EnableDBGSleepMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 32{25d,7u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":500:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 2 r2 [115])
        (const_int -536600576 [0xffffffffe0042000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":500:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536600576 [0xffffffffe0042000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":500:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (ior:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":500:3 106 {*iorsi3_insn}
     (nil))
(insn 10 8 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":500:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [115])
            (nil))))
(note 22 10 19 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 19 22 20 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":501:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 20 19 14)
(note 14 20 15 NOTE_INSN_DELETED)
(note 15 14 0 NOTE_INSN_DELETED)

;; Function HAL_DBGMCU_DisableDBGSleepMode (HAL_DBGMCU_DisableDBGSleepMode, funcdef_no=346, decl_uid=9949, cgraph_uid=350, symbol_order=352)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r2=0xffffffffe0042000                   :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r3=[r2+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   8 r3=r3&0xfffffffffffffffe                :cortex_m4_ex
;;	  5--> b  0: i  10 [r2+0x4]=r3                             :cortex_m4_a
;;	  6--> b  0: i  19 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 5
;;   new tail = 19



starting the processing of deferred insns
ending the processing of deferred insns


HAL_DBGMCU_DisableDBGSleepMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 32{25d,7u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":509:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 2 r2 [115])
        (const_int -536600576 [0xffffffffe0042000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":509:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536600576 [0xffffffffe0042000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":509:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (and:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":509:3 90 {*arm_andsi3_insn}
     (nil))
(insn 10 8 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":509:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [115])
            (nil))))
(note 22 10 19 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 19 22 20 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":510:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 20 19 14)
(note 14 20 15 NOTE_INSN_DELETED)
(note 15 14 0 NOTE_INSN_DELETED)

;; Function HAL_DBGMCU_EnableDBGStopMode (HAL_DBGMCU_EnableDBGStopMode, funcdef_no=347, decl_uid=9951, cgraph_uid=351, symbol_order=353)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r2=0xffffffffe0042000                   :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r3=[r2+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   8 r3=r3|0x2                               :cortex_m4_ex
;;	  5--> b  0: i  10 [r2+0x4]=r3                             :cortex_m4_a
;;	  6--> b  0: i  19 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 5
;;   new tail = 19



starting the processing of deferred insns
ending the processing of deferred insns


HAL_DBGMCU_EnableDBGStopMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 32{25d,7u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":518:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 2 r2 [115])
        (const_int -536600576 [0xffffffffe0042000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":518:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536600576 [0xffffffffe0042000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":518:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (ior:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":518:3 106 {*iorsi3_insn}
     (nil))
(insn 10 8 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":518:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [115])
            (nil))))
(note 22 10 19 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 19 22 20 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":519:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 20 19 14)
(note 14 20 15 NOTE_INSN_DELETED)
(note 15 14 0 NOTE_INSN_DELETED)

;; Function HAL_DBGMCU_DisableDBGStopMode (HAL_DBGMCU_DisableDBGStopMode, funcdef_no=348, decl_uid=9953, cgraph_uid=352, symbol_order=354)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r2=0xffffffffe0042000                   :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r3=[r2+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   8 r3=r3&0xfffffffffffffffd                :cortex_m4_ex
;;	  5--> b  0: i  10 [r2+0x4]=r3                             :cortex_m4_a
;;	  6--> b  0: i  19 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 5
;;   new tail = 19



starting the processing of deferred insns
ending the processing of deferred insns


HAL_DBGMCU_DisableDBGStopMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 32{25d,7u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":527:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 2 r2 [115])
        (const_int -536600576 [0xffffffffe0042000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":527:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536600576 [0xffffffffe0042000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":527:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (and:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":527:3 90 {*arm_andsi3_insn}
     (nil))
(insn 10 8 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":527:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [115])
            (nil))))
(note 22 10 19 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 19 22 20 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":528:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 20 19 14)
(note 14 20 15 NOTE_INSN_DELETED)
(note 15 14 0 NOTE_INSN_DELETED)

;; Function HAL_DBGMCU_EnableDBGStandbyMode (HAL_DBGMCU_EnableDBGStandbyMode, funcdef_no=349, decl_uid=9955, cgraph_uid=353, symbol_order=355)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r2=0xffffffffe0042000                   :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r3=[r2+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   8 r3=r3|0x4                               :cortex_m4_ex
;;	  5--> b  0: i  10 [r2+0x4]=r3                             :cortex_m4_a
;;	  6--> b  0: i  19 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 5
;;   new tail = 19



starting the processing of deferred insns
ending the processing of deferred insns


HAL_DBGMCU_EnableDBGStandbyMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 32{25d,7u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":536:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 2 r2 [115])
        (const_int -536600576 [0xffffffffe0042000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":536:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536600576 [0xffffffffe0042000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":536:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (ior:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":536:3 106 {*iorsi3_insn}
     (nil))
(insn 10 8 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":536:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [115])
            (nil))))
(note 22 10 19 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 19 22 20 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":537:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 20 19 14)
(note 14 20 15 NOTE_INSN_DELETED)
(note 15 14 0 NOTE_INSN_DELETED)

;; Function HAL_DBGMCU_DisableDBGStandbyMode (HAL_DBGMCU_DisableDBGStandbyMode, funcdef_no=350, decl_uid=9957, cgraph_uid=354, symbol_order=356)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r2=0xffffffffe0042000                   :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r3=[r2+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   8 r3=r3&0xfffffffffffffffb                :cortex_m4_ex
;;	  5--> b  0: i  10 [r2+0x4]=r3                             :cortex_m4_a
;;	  6--> b  0: i  19 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 5
;;   new tail = 19



starting the processing of deferred insns
ending the processing of deferred insns


HAL_DBGMCU_DisableDBGStandbyMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 32{25d,7u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":545:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 2 r2 [115])
        (const_int -536600576 [0xffffffffe0042000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":545:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536600576 [0xffffffffe0042000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":545:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (and:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":545:3 90 {*arm_andsi3_insn}
     (nil))
(insn 10 8 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct DBGMCU_TypeDef *)3758366720B].CR+0 S4 A32])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":545:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [115])
            (nil))))
(note 22 10 19 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 19 22 20 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":546:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 20 19 14)
(note 14 20 15 NOTE_INSN_DELETED)
(note 15 14 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_CCMSRAMErase (HAL_SYSCFG_CCMSRAMErase, funcdef_no=351, decl_uid=9962, cgraph_uid=355, symbol_order=357)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 27 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r3=0x40010000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i  11 r2=0x53                                 :cortex_m4_ex
;;	  3--> b  0: i   7 r1=0xca                                 :cortex_m4_ex
;;	  4--> b  0: i   8 [r3+0x24]=r1                            :cortex_m4_a
;;	  4--> b  0: i   9 debug_marker                            :nothing
;;	  5--> b  0: i  12 [r3+0x24]=r2                            :cortex_m4_a
;;	  5--> b  0: i  13 debug_marker                            :nothing
;;	  6--> b  0: i  15 r2=[r3+0x18]                            :cortex_m4_a,cortex_m4_b
;;	  8--> b  0: i  16 r2=r2|0x1                               :cortex_m4_ex
;;	  9--> b  0: i  18 [r3+0x18]=r2                            :cortex_m4_a
;;	 10--> b  0: i  27 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 10
;;   new head = 5
;;   new tail = 27



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SYSCFG_CCMSRAMErase

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 1 [r1] 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={2d,1u} r2={4d,3u} r3={2d,4u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 38{27d,11u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 25 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 25 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 25 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":579:3 -1
     (nil))
(insn 6 5 11 2 (set (reg/f:SI 3 r3 [115])
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":579:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 11 6 7 2 (set (reg:SI 2 r2 [118])
        (const_int 83 [0x53])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":580:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 83 [0x53])
        (nil)))
(insn 7 11 8 2 (set (reg:SI 1 r1 [116])
        (const_int 202 [0xca])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":579:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 202 [0xca])
        (nil)))
(insn 8 7 9 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [115])
                (const_int 36 [0x24])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].SKR+0 S4 A32])
        (reg:SI 1 r1 [116])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":579:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [116])
        (nil)))
(debug_insn 9 8 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":580:3 -1
     (nil))
(insn 12 9 13 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [115])
                (const_int 36 [0x24])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].SKR+0 S4 A32])
        (reg:SI 2 r2 [118])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":580:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [118])
        (nil)))
(debug_insn 13 12 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":582:3 -1
     (nil))
(insn 15 13 16 2 (set (reg:SI 2 r2 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [115])
                (const_int 24 [0x18])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].SCSR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":582:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 18 2 (set (reg:SI 2 r2 [orig:114 _2 ] [114])
        (ior:SI (reg:SI 2 r2 [orig:113 _1 ] [113])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":582:3 106 {*iorsi3_insn}
     (nil))
(insn 18 16 30 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [115])
                (const_int 24 [0x18])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].SCSR+0 S4 A64])
        (reg:SI 2 r2 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":582:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 3 r3 [115])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:114 _2 ] [114])
            (nil))))
(note 30 18 27 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 27 30 28 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":583:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 28 27 22)
(note 22 28 23 NOTE_INSN_DELETED)
(note 23 22 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_EnableMemorySwappingBank (HAL_SYSCFG_EnableMemorySwappingBank, funcdef_no=352, decl_uid=9964, cgraph_uid=356, symbol_order=358)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r2=0x40010000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r3=[r2]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   8 r3=r3|0x100                             :cortex_m4_ex
;;	  5--> b  0: i  10 [r2]=r3                                 :cortex_m4_a
;;	  6--> b  0: i  19 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 5
;;   new tail = 19



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SYSCFG_EnableMemorySwappingBank

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 32{25d,7u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":597:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 2 r2 [115])
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":597:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (reg/f:SI 2 r2 [115]) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].MEMRMP+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":597:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (ior:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":597:3 106 {*iorsi3_insn}
     (nil))
(insn 10 8 22 2 (set (mem/v:SI (reg/f:SI 2 r2 [115]) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].MEMRMP+0 S4 A64])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":597:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [115])
            (nil))))
(note 22 10 19 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 19 22 20 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":598:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 20 19 14)
(note 14 20 15 NOTE_INSN_DELETED)
(note 15 14 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_DisableMemorySwappingBank (HAL_SYSCFG_DisableMemorySwappingBank, funcdef_no=353, decl_uid=9966, cgraph_uid=357, symbol_order=359)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r2=0x40010000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r3=[r2]                                 :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   8 r3=r3&0xfffffffffffffeff                :cortex_m4_ex
;;	  5--> b  0: i  10 [r2]=r3                                 :cortex_m4_a
;;	  6--> b  0: i  19 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 5
;;   new tail = 19



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SYSCFG_DisableMemorySwappingBank

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 32{25d,7u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":612:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 2 r2 [115])
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":612:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (reg/f:SI 2 r2 [115]) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].MEMRMP+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":612:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (and:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":612:3 90 {*arm_andsi3_insn}
     (nil))
(insn 10 8 22 2 (set (mem/v:SI (reg/f:SI 2 r2 [115]) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].MEMRMP+0 S4 A64])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":612:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [115])
            (nil))))
(note 22 10 19 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 19 22 20 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":613:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 20 19 14)
(note 14 20 15 NOTE_INSN_DELETED)
(note 15 14 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_VREFBUF_VoltageScalingConfig (HAL_SYSCFG_VREFBUF_VoltageScalingConfig, funcdef_no=354, decl_uid=9968, cgraph_uid=358, symbol_order=360)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 23 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 r2=0x40010000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   9 r3=[r2+0x30]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  10 r3=r3&0xffffffffffffffcf                :cortex_m4_ex
;;	  5--> b  0: i  11 r0=r0|r3                                :cortex_m4_ex
;;	  6--> b  0: i  13 [r2+0x30]=r0                            :cortex_m4_a
;;	  7--> b  0: i  23 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 6
;;   new tail = 23



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SYSCFG_VREFBUF_VoltageScalingConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,2u} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 35{26d,9u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 21 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 21 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 21 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":631:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":633:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 2 r2 [117])
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":633:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [117])
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":633:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [118])
        (and:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int -49 [0xffffffffffffffcf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":633:3 90 {*arm_andsi3_insn}
     (nil))
(insn 11 10 13 2 (set (reg:SI 0 r0 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 0 r0 [120])
            (reg:SI 3 r3 [118]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":633:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [118])
        (nil)))
(insn 13 11 26 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [117])
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])
        (reg:SI 0 r0 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":633:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [117])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:115 _3 ] [115])
            (nil))))
(note 26 13 23 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 23 26 24 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":634:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 24 23 18)
(note 18 24 19 NOTE_INSN_DELETED)
(note 19 18 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_VREFBUF_HighImpedanceConfig (HAL_SYSCFG_VREFBUF_HighImpedanceConfig, funcdef_no=355, decl_uid=9970, cgraph_uid=359, symbol_order=361)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 23 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 r2=0x40010000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   9 r3=[r2+0x30]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  10 r3=r3&0xfffffffffffffffd                :cortex_m4_ex
;;	  5--> b  0: i  11 r0=r0|r3                                :cortex_m4_ex
;;	  6--> b  0: i  13 [r2+0x30]=r0                            :cortex_m4_a
;;	  7--> b  0: i  23 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 6
;;   new tail = 23



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SYSCFG_VREFBUF_HighImpedanceConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,2u} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 35{26d,9u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 21 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 21 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 21 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":647:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":649:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 2 r2 [117])
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":649:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [117])
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":649:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [118])
        (and:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":649:3 90 {*arm_andsi3_insn}
     (nil))
(insn 11 10 13 2 (set (reg:SI 0 r0 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 0 r0 [120])
            (reg:SI 3 r3 [118]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":649:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [118])
        (nil)))
(insn 13 11 26 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [117])
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])
        (reg:SI 0 r0 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":649:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [117])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:115 _3 ] [115])
            (nil))))
(note 26 13 23 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 23 26 24 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":650:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 24 23 18)
(note 18 24 19 NOTE_INSN_DELETED)
(note 19 18 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_VREFBUF_TrimmingConfig (HAL_SYSCFG_VREFBUF_TrimmingConfig, funcdef_no=356, decl_uid=9972, cgraph_uid=360, symbol_order=362)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 23 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 r2=0x40010000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   9 r3=[r2+0x34]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  10 r3=r3&0xffffffffffffffc0                :cortex_m4_ex
;;	  5--> b  0: i  11 r0=r0|r3                                :cortex_m4_ex
;;	  6--> b  0: i  13 [r2+0x34]=r0                            :cortex_m4_a
;;	  7--> b  0: i  23 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 6
;;   new tail = 23



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SYSCFG_VREFBUF_TrimmingConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,2u} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 35{26d,9u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 21 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 21 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 21 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":661:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":663:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 2 r2 [117])
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":663:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [117])
                (const_int 52 [0x34])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":663:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [118])
        (and:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int -64 [0xffffffffffffffc0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":663:3 90 {*arm_andsi3_insn}
     (nil))
(insn 11 10 13 2 (set (reg:SI 0 r0 [orig:115 _3 ] [115])
        (ior:SI (reg:SI 0 r0 [120])
            (reg:SI 3 r3 [118]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":663:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [118])
        (nil)))
(insn 13 11 26 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [117])
                (const_int 52 [0x34])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CCR+0 S4 A32])
        (reg:SI 0 r0 [orig:115 _3 ] [115])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":663:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [117])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:115 _3 ] [115])
            (nil))))
(note 26 13 23 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 23 26 24 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":664:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 24 23 18)
(note 18 24 19 NOTE_INSN_DELETED)
(note 19 18 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_EnableVREFBUF (HAL_SYSCFG_EnableVREFBUF, funcdef_no=357, decl_uid=9974, cgraph_uid=361, symbol_order=363)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 8 (  1.1)


HAL_SYSCFG_EnableVREFBUF

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={6d,6u} r1={3d} r2={3d} r3={9d,4u} r4={4d,5u} r5={4d,4u} r12={4d} r13={4d,22u} r14={3d,2u} r15={4d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 253{208d,45u,0e} in 28{26 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }d-1(16){ }d-1(17){ }d-1(18){ }d-1(19){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(29){ }d-1(30){ }d-1(31){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;; live  kill	
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]

( 0 )->[2]->( 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 4 )->[3]->( 6 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 0 [r0] 100 [cc]
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 3 2 )->[4]->( 3 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
;; live  in  	 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	 3 [r3] 100 [cc]
;; live  kill	 3 [r3]
;; lr  out 	 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 13 [sp]

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 3 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 15 [pc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]

( 5 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 80 to worklist
  Adding insn 15 to worklist
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 64 to worklist
  Adding insn 29 to worklist
  Adding insn 23 to worklist
  Adding insn 72 to worklist
  Adding insn 34 to worklist
  Adding insn 67 to worklist
  Adding insn 46 to worklist
  Adding insn 76 to worklist
  Adding insn 74 to worklist
Finished finding needed instructions:
processing block 6 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 3 to worklist
processing block 3 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 28 to worklist
  Adding insn 25 to worklist
processing block 5 lr out =  0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 4 to worklist
processing block 4 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 71 to worklist
processing block 2 lr out =  4 [r4] 5 [r5] 13 [sp] 14 [lr]
  Adding insn 16 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 10 (  1.4)
;;   ======================================================
;;   -- basic block 2 from 64 to 80 -- after reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 debug_marker                            :nothing
;;	  0--> b  0: i  64 {[pre sp+=0xfffffffffffffff0]=unspec[r3] 0;use r4;use r5;use lr;}:cortex_m4_ex*5
;;	  5--> b  0: i   9 r4=0x40010000                           :cortex_m4_a,cortex_m4_b
;;	  7--> b  0: i  10 r3=[r4+0x30]                            :cortex_m4_a,cortex_m4_b
;;	  9--> b  0: i  11 r3=r3|0x1                               :cortex_m4_ex
;;	 10--> b  0: i  13 [r4+0x30]=r3                            :cortex_m4_a
;;	 10--> b  0: i  14 debug_marker                            :nothing
;;	 11--> b  0: i  15 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3
;;	 14--> b  0: i  16 r5=r0                                   :cortex_m4_ex
;;	 14--> b  0: i  17 loc r5                                  :nothing
;;	 14--> b  0: i  18 debug_marker                            :nothing
;;	 15--> b  0: i  80 pc=L30                                  :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 15
;;   new head = 7
;;   new tail = 80

;;   ======================================================
;;   -- basic block 3 from 23 to 29 -- after reload
;;   ======================================================

;;	  0--> b  0: i  23 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3
;;	  3--> b  0: i  25 r0=r0-r5                                :cortex_m4_ex
;;	  4--> b  0: i  28 cc=cmp(r0,0xa)                          :cortex_m4_ex
;;	  5--> b  0: i  29 pc={(gtu(cc,0))?L52:pc}                 :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 23
;;   new tail = 29

;;   ======================================================
;;   -- basic block 4 from 22 to 72 -- after reload
;;   ======================================================

;;	  0--> b  0: i  22 debug_marker                            :nothing
;;	  0--> b  0: i  32 debug_marker                            :nothing
;;	  2--> b  0: i  34 r3=[r4+0x30]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  71 {cc=cmp(r3<<0x1c,0);clobber r3;}        :cortex_m4_ex
;;	  5--> b  0: i  72 pc={(cc>=0)?L35:pc}                     :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 5
;;   new head = 22
;;   new tail = 72

;;   ======================================================
;;   -- basic block 5 from 4 to 67 -- after reload
;;   ======================================================

;;	  0--> b  0: i   4 r0=0                                    :cortex_m4_ex
;;	  1--> b  0: i  46 use r0                                  :nothing
;;	  1--> b  0: i  67 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 1
;;   new head = 4
;;   new tail = 67

;;   ======================================================
;;   -- basic block 6 from 3 to 76 -- after reload
;;   ======================================================

;;	  0--> b  0: i   3 r0=0x3                                  :cortex_m4_ex
;;	  1--> b  0: i  74 use r0                                  :nothing
;;	  1--> b  0: i  76 {return;sp=sp+0x10;r3=[sp];r4=[sp+0x4];r5=[sp+0x8];pc=[sp+0xc];}:cortex_m4_ex*5
;;	Ready list (final):  
;;   total time = 1
;;   new head = 3
;;   new tail = 76



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SYSCFG_EnableVREFBUF

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 100 [cc]
;;  ref usage 	r0={6d,6u} r1={3d} r2={3d} r3={9d,4u} r4={4d,5u} r5={4d,4u} r12={4d} r13={4d,22u} r14={3d,2u} r15={4d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 253{208d,45u,0e} in 28{26 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":672:3 -1
     (nil))
(debug_insn 8 7 64 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":674:3 -1
     (nil))
(insn/f 64 8 65 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [3  A8])
                (unspec:BLK [
                        (reg:SI 3 r3)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 4 r4))
            (use (reg:SI 5 r5))
            (use (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":671:1 378 {*push_multi}
     (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_DEAD (reg:SI 3 r3)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -16 [0xfffffffffffffff0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [3  S4 A32])
                                    (reg:SI 3 r3))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [3  S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [3  S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [3  S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))
(note 65 64 9 2 NOTE_INSN_PROLOGUE_END)
(insn 9 65 10 2 (set (reg/f:SI 4 r4 [121])
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":674:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 4 r4 [121])
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":674:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 13 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (ior:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":674:3 106 {*iorsi3_insn}
     (nil))
(insn 13 11 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 4 r4 [121])
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":674:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _2 ] [114])
        (nil)))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":677:3 -1
     (nil))
(call_insn 15 14 16 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref/i:SI ("HAL_GetTick") [flags 0x3]  <function_decl 0000000006c82f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":677:15 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_GetTick") [flags 0x3]  <function_decl 0000000006c82f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 16 15 17 2 (set (reg/v:SI 5 r5 [orig:119 tickstart ] [119])
        (reg:SI 0 r0 [127])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":677:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [127])
        (nil)))
(debug_insn 17 16 18 2 (var_location:SI tickstart (reg/v:SI 5 r5 [orig:119 tickstart ] [119])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":677:15 -1
     (nil))
(debug_insn 18 17 80 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":680:3 -1
     (nil))
(jump_insn 80 18 81 2 (set (pc)
        (label_ref 30)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":680:9 284 {*arm_jump}
     (nil)
 -> 30)
(barrier 81 80 35)
(code_label 35 81 21 3 102 (nil) [1 uses])
(note 21 35 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 21 23 3 NOTE_INSN_DELETED)
(call_insn 23 24 25 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref/i:SI ("HAL_GetTick") [flags 0x3]  <function_decl 0000000006c82f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":682:10 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_GetTick") [flags 0x3]  <function_decl 0000000006c82f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 25 23 28 3 (set (reg:SI 0 r0 [123])
        (minus:SI (reg:SI 0 r0 [128])
            (reg/v:SI 5 r5 [orig:119 tickstart ] [119]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":682:24 45 {*arm_subsi3_insn}
     (nil))
(insn 28 25 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 0 r0 [123])
            (const_int 10 [0xa]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":682:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [123])
        (nil)))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 52)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":682:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 52)
(code_label 30 29 31 4 100 (nil) [1 uses])
(note 31 30 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 36 31 22 4 NOTE_INSN_DELETED)
(debug_insn 22 36 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":682:5 -1
     (nil))
(debug_insn 32 22 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":680:9 -1
     (nil))
(insn 34 32 71 4 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (mem/v:SI (plus:SI (reg/f:SI 4 r4 [121])
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":680:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 34 72 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (ashift:SI (reg:SI 3 r3 [orig:117 _5 ] [117])
                        (const_int 28 [0x1c]))
                    (const_int 0 [0])))
            (clobber (reg:SI 3 r3))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":680:9 149 {*shiftsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:117 _5 ] [117])
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (nil))))
(jump_insn 72 71 48 4 (set (pc)
        (if_then_else (ge (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":680:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil))
 -> 35)
(note 48 72 4 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 4 48 46 5 (set (reg:SI 0 r0 [orig:120 <retval> ] [120])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":688:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 46 4 83 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":689:1 -1
     (nil))
(note 83 46 67 5 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 67 83 70 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [3  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [3  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [3  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [3  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":689:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 70 67 52)
(code_label 52 70 51 6 103 (nil) [1 uses])
(note 51 52 3 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 3 51 74 6 (set (reg:SI 0 r0 [orig:120 <retval> ] [120])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":684:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))
(insn 74 3 84 6 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":689:1 -1
     (nil))
(note 84 74 76 6 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 76 84 79 6 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])))
            (set/f (reg:SI 3 r3)
                (mem/c:SI (reg/f:SI 13 sp) [3  S4 A32]))
            (set/f (reg:SI 4 r4)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [3  S4 A32]))
            (set/f (reg:SI 5 r5)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 8 [0x8])) [3  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 12 [0xc])) [3  S4 A32]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":689:1 381 {*pop_multiple_with_writeback_and_return}
     (expr_list:REG_UNUSED (reg:SI 15 pc)
        (expr_list:REG_UNUSED (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 5 r5)
                (expr_list:REG_CFA_RESTORE (reg:SI 4 r4)
                    (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
                        (nil))))))
 -> return)
(barrier 79 76 61)
(note 61 79 62 NOTE_INSN_DELETED)
(note 62 61 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_DisableVREFBUF (HAL_SYSCFG_DisableVREFBUF, funcdef_no=358, decl_uid=9976, cgraph_uid=362, symbol_order=364)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r2=0x40010000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r3=[r2+0x30]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   8 r3=r3&0xfffffffffffffffe                :cortex_m4_ex
;;	  5--> b  0: i  10 [r2+0x30]=r3                            :cortex_m4_a
;;	  6--> b  0: i  19 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 5
;;   new tail = 19



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SYSCFG_DisableVREFBUF

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 32{25d,7u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":698:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 2 r2 [115])
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":698:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":698:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (and:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":698:3 90 {*arm_andsi3_insn}
     (nil))
(insn 10 8 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 48 [0x30])) [1 MEM[(struct VREFBUF_TypeDef *)1073807408B].CSR+0 S4 A64])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":698:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [115])
            (nil))))
(note 22 10 19 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 19 22 20 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":699:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 20 19 14)
(note 14 20 15 NOTE_INSN_DELETED)
(note 15 14 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_EnableIOSwitchBooster (HAL_SYSCFG_EnableIOSwitchBooster, funcdef_no=359, decl_uid=9978, cgraph_uid=363, symbol_order=365)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r2=0x40010000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r3=[r2+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   8 r3=r3|0x100                             :cortex_m4_ex
;;	  5--> b  0: i  10 [r2+0x4]=r3                             :cortex_m4_a
;;	  6--> b  0: i  19 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 5
;;   new tail = 19



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SYSCFG_EnableIOSwitchBooster

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 32{25d,7u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":709:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 2 r2 [115])
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":709:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].CFGR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":709:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (ior:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":709:3 106 {*iorsi3_insn}
     (nil))
(insn 10 8 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].CFGR1+0 S4 A32])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":709:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [115])
            (nil))))
(note 22 10 19 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 19 22 20 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":710:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 20 19 14)
(note 14 20 15 NOTE_INSN_DELETED)
(note 15 14 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_DisableIOSwitchBooster (HAL_SYSCFG_DisableIOSwitchBooster, funcdef_no=360, decl_uid=9980, cgraph_uid=364, symbol_order=366)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r2=0x40010000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r3=[r2+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   8 r3=r3&0xfffffffffffffeff                :cortex_m4_ex
;;	  5--> b  0: i  10 [r2+0x4]=r3                             :cortex_m4_a
;;	  6--> b  0: i  19 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 5
;;   new tail = 19



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SYSCFG_DisableIOSwitchBooster

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 32{25d,7u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":719:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 2 r2 [115])
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":719:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].CFGR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":719:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (and:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":719:3 90 {*arm_andsi3_insn}
     (nil))
(insn 10 8 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].CFGR1+0 S4 A32])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":719:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [115])
            (nil))))
(note 22 10 19 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 19 22 20 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":720:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 20 19 14)
(note 14 20 15 NOTE_INSN_DELETED)
(note 15 14 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_EnableIOSwitchVDD (HAL_SYSCFG_EnableIOSwitchVDD, funcdef_no=361, decl_uid=9982, cgraph_uid=365, symbol_order=367)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r2=0x40010000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r3=[r2+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   8 r3=r3|0x200                             :cortex_m4_ex
;;	  5--> b  0: i  10 [r2+0x4]=r3                             :cortex_m4_a
;;	  6--> b  0: i  19 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 5
;;   new tail = 19



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SYSCFG_EnableIOSwitchVDD

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 32{25d,7u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":729:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 2 r2 [115])
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":729:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].CFGR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":729:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (ior:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":729:3 106 {*iorsi3_insn}
     (nil))
(insn 10 8 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].CFGR1+0 S4 A32])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":729:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [115])
            (nil))))
(note 22 10 19 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 19 22 20 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":730:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 20 19 14)
(note 14 20 15 NOTE_INSN_DELETED)
(note 15 14 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_DisableIOSwitchVDD (HAL_SYSCFG_DisableIOSwitchVDD, funcdef_no=362, decl_uid=9984, cgraph_uid=366, symbol_order=368)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- after reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing
;;	  0--> b  0: i   6 r2=0x40010000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   7 r3=[r2+0x4]                             :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i   8 r3=r3&0xfffffffffffffdff                :cortex_m4_ex
;;	  5--> b  0: i  10 [r2+0x4]=r3                             :cortex_m4_a
;;	  6--> b  0: i  19 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 5
;;   new tail = 19



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SYSCFG_DisableIOSwitchVDD

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 2 [r2] 3 [r3]
;;  ref usage 	r0={1d} r1={1d} r2={2d,2u} r3={3d,2u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 32{25d,7u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 17 3 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 17 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":739:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 2 r2 [115])
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":739:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].CFGR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":739:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (and:SI (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":739:3 90 {*arm_andsi3_insn}
     (nil))
(insn 10 8 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [115])
                (const_int 4 [0x4])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].CFGR1+0 S4 A32])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":739:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:114 _2 ] [114])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [115])
            (nil))))
(note 22 10 19 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 19 22 20 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":740:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 20 19 14)
(note 14 20 15 NOTE_INSN_DELETED)
(note 15 14 0 NOTE_INSN_DELETED)

;; Function HAL_SYSCFG_CCMSRAM_WriteProtectionEnable (HAL_SYSCFG_CCMSRAM_WriteProtectionEnable, funcdef_no=363, decl_uid=9986, cgraph_uid=367, symbol_order=369)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;;   ======================================================
;;   -- basic block 2 from 6 to 22 -- after reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing
;;	  0--> b  0: i   7 debug_marker                            :nothing
;;	  0--> b  0: i   8 r2=0x40010000                           :cortex_m4_a,cortex_m4_b
;;	  2--> b  0: i   9 r3=[r2+0x20]                            :cortex_m4_a,cortex_m4_b
;;	  4--> b  0: i  10 r0=r0|r3                                :cortex_m4_ex
;;	  5--> b  0: i  12 [r2+0x20]=r0                            :cortex_m4_a
;;	  6--> b  0: i  22 simple_return                           :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 6
;;   new head = 6
;;   new tail = 22



starting the processing of deferred insns
ending the processing of deferred insns


HAL_SYSCFG_CCMSRAM_WriteProtectionEnable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,2u} r1={1d} r2={2d,2u} r3={2d,1u} r13={1d,2u} r14={1d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 33{25d,8u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 20 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 20 4 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 20 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":750:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":752:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 2 r2 [116])
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":752:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073807360 [0x40010000])
        (nil)))
(insn 9 8 10 2 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [116])
                (const_int 32 [0x20])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].SWPR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":752:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 12 2 (set (reg:SI 0 r0 [orig:114 _2 ] [114])
        (ior:SI (reg:SI 0 r0 [118])
            (reg:SI 3 r3 [orig:113 _1 ] [113]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":752:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 3 r3 [orig:113 _1 ] [113])
        (nil)))
(insn 12 10 25 2 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [116])
                (const_int 32 [0x20])) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].SWPR+0 S4 A64])
        (reg:SI 0 r0 [orig:114 _2 ] [114])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":752:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 2 r2 [116])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:114 _2 ] [114])
            (nil))))
(note 25 12 22 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 22 25 23 2 (simple_return) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal.c":753:1 1009 {*thumb2_return}
     (nil)
 -> simple_return)
(barrier 23 22 17)
(note 17 23 18 NOTE_INSN_DELETED)
(note 18 17 0 NOTE_INSN_DELETED)
