Analysis & Synthesis report for kim
Thu Dec 21 18:18:41 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |codeeee|opcage
 10. State Machine - |codeeee|sw_status
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: Top-level Entity: |codeeee
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult10
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod12
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Div12
 22. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult12
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 27. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6
 28. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 29. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 30. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 31. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 32. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 33. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9
 34. Parameter Settings for Inferred Entity Instance: lpm_divide:Div10
 35. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10
 36. Parameter Settings for Inferred Entity Instance: lpm_divide:Div11
 37. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11
 38. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7
 39. Parameter Settings for Inferred Entity Instance: lpm_divide:Div8
 40. Parameter Settings for Inferred Entity Instance: lpm_divide:Div7
 41. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8
 42. Parameter Settings for Inferred Entity Instance: lpm_divide:Div9
 43. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 44. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 45. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5
 46. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
 47. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6
 48. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
 49. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult7
 50. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4
 51. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult8
 52. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult9
 53. lpm_mult Parameter Settings by Entity Instance
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages
 57. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 21 18:18:41 2023          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; kim                                            ;
; Top-level Entity Name              ; codeeee                                        ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 21,914                                         ;
;     Total combinational functions  ; 21,898                                         ;
;     Dedicated logic registers      ; 175                                            ;
; Total registers                    ; 175                                            ;
; Total pins                         ; 31                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 20                                             ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; codeeee            ; kim                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; codeeee.v                        ; yes             ; User Verilog HDL File        ; C:/Verilog/kim/codeeee.v                                                          ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc          ;         ;
; db/lpm_divide_hcm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_divide_hcm.tdf                                              ;         ;
; db/sign_div_unsign_6nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/sign_div_unsign_6nh.tdf                                         ;         ;
; db/alt_u_div_0af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/alt_u_div_0af.tdf                                               ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/add_sub_7pc.tdf                                                 ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/add_sub_8pc.tdf                                                 ;         ;
; db/lpm_divide_ekm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_divide_ekm.tdf                                              ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_1dt.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/mult_1dt.tdf                                                    ;         ;
; db/lpm_divide_9qo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_divide_9qo.tdf                                              ;         ;
; db/abs_divider_1dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/abs_divider_1dg.tdf                                             ;         ;
; db/alt_u_div_1af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/alt_u_div_1af.tdf                                               ;         ;
; db/lpm_abs_f0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_abs_f0a.tdf                                                 ;         ;
; db/lpm_abs_i0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_abs_i0a.tdf                                                 ;         ;
; db/lpm_divide_p0p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_divide_p0p.tdf                                              ;         ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/abs_divider_kbg.tdf                                             ;         ;
; db/alt_u_div_67f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/alt_u_div_67f.tdf                                               ;         ;
; db/lpm_abs_5v9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_abs_5v9.tdf                                                 ;         ;
; db/lpm_divide_voo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_divide_voo.tdf                                              ;         ;
; db/abs_divider_nbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/abs_divider_nbg.tdf                                             ;         ;
; db/alt_u_div_c7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/alt_u_div_c7f.tdf                                               ;         ;
; db/lpm_divide_cvo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_divide_cvo.tdf                                              ;         ;
; db/abs_divider_7ag.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/abs_divider_7ag.tdf                                             ;         ;
; db/alt_u_div_c4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/alt_u_div_c4f.tdf                                               ;         ;
; db/lpm_abs_2v9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_abs_2v9.tdf                                                 ;         ;
; db/lpm_divide_soo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_divide_soo.tdf                                              ;         ;
; db/abs_divider_lbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/abs_divider_lbg.tdf                                             ;         ;
; db/alt_u_div_77f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/alt_u_div_77f.tdf                                               ;         ;
; db/lpm_divide_dqo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_divide_dqo.tdf                                              ;         ;
; db/abs_divider_5dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/abs_divider_5dg.tdf                                             ;         ;
; db/alt_u_div_8af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/alt_u_div_8af.tdf                                               ;         ;
; db/lpm_abs_j0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_abs_j0a.tdf                                                 ;         ;
; db/lpm_divide_72p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_divide_72p.tdf                                              ;         ;
; db/abs_divider_2dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/abs_divider_2dg.tdf                                             ;         ;
; db/alt_u_div_2af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/alt_u_div_2af.tdf                                               ;         ;
; db/lpm_divide_gqo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_divide_gqo.tdf                                              ;         ;
; db/abs_divider_8dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/abs_divider_8dg.tdf                                             ;         ;
; db/alt_u_div_eaf.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/alt_u_div_eaf.tdf                                               ;         ;
; db/lpm_abs_m0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_abs_m0a.tdf                                                 ;         ;
; db/lpm_divide_e2p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_divide_e2p.tdf                                              ;         ;
; db/abs_divider_9dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/abs_divider_9dg.tdf                                             ;         ;
; db/alt_u_div_gaf.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/alt_u_div_gaf.tdf                                               ;         ;
; db/lpm_divide_d2p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_divide_d2p.tdf                                              ;         ;
; db/lpm_divide_a2p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/lpm_divide_a2p.tdf                                              ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_kgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/add_sub_kgh.tdf                                                 ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/add_sub_ngh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/add_sub_ngh.tdf                                                 ;         ;
; db/add_sub_lgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/add_sub_lgh.tdf                                                 ;         ;
; db/add_sub_rgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Verilog/kim/db/add_sub_rgh.tdf                                                 ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 21,914   ;
;                                             ;          ;
; Total combinational functions               ; 21898    ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 6215     ;
;     -- 3 input functions                    ; 8990     ;
;     -- <=2 input functions                  ; 6693     ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 14765    ;
;     -- arithmetic mode                      ; 7133     ;
;                                             ;          ;
; Total registers                             ; 175      ;
;     -- Dedicated logic registers            ; 175      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 31       ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 20       ;
;                                             ;          ;
; Maximum fan-out node                        ; Add25~80 ;
; Maximum fan-out                             ; 436      ;
; Total fan-out                               ; 64922    ;
; Average fan-out                             ; 2.93     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name         ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |codeeee                                    ; 21898 (1855)        ; 175 (175)                 ; 0           ; 20           ; 0       ; 10        ; 31   ; 0            ; |codeeee                                                                                                                        ; codeeee             ; work         ;
;    |lpm_divide:Div0|                        ; 1340 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div0                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_ekm:auto_generated|       ; 1340 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div0|lpm_divide_ekm:auto_generated                                                                          ; lpm_divide_ekm      ; work         ;
;          |sign_div_unsign_6nh:divider|      ; 1340 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider                                              ; sign_div_unsign_6nh ; work         ;
;             |alt_u_div_0af:divider|         ; 1340 (1339)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider                        ; alt_u_div_0af       ; work         ;
;                |add_sub_8pc:add_sub_1|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_8pc:add_sub_1  ; add_sub_8pc         ; work         ;
;    |lpm_divide:Div10|                       ; 127 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div10                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_p0p:auto_generated|       ; 127 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div10|lpm_divide_p0p:auto_generated                                                                         ; lpm_divide_p0p      ; work         ;
;          |abs_divider_kbg:divider|          ; 127 (12)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div10|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider                                                 ; abs_divider_kbg     ; work         ;
;             |alt_u_div_67f:divider|         ; 100 (100)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div10|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider                           ; alt_u_div_67f       ; work         ;
;             |lpm_abs_f0a:my_abs_num|        ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div10|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_f0a:my_abs_num                          ; lpm_abs_f0a         ; work         ;
;    |lpm_divide:Div11|                       ; 86 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div11                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_cvo:auto_generated|       ; 86 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div11|lpm_divide_cvo:auto_generated                                                                         ; lpm_divide_cvo      ; work         ;
;          |abs_divider_7ag:divider|          ; 86 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div11|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider                                                 ; abs_divider_7ag     ; work         ;
;             |alt_u_div_c4f:divider|         ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div11|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider|alt_u_div_c4f:divider                           ; alt_u_div_c4f       ; work         ;
;             |lpm_abs_5v9:my_abs_num|        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div11|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider|lpm_abs_5v9:my_abs_num                          ; lpm_abs_5v9         ; work         ;
;    |lpm_divide:Div12|                       ; 1338 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div12                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_ekm:auto_generated|       ; 1338 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div12|lpm_divide_ekm:auto_generated                                                                         ; lpm_divide_ekm      ; work         ;
;          |sign_div_unsign_6nh:divider|      ; 1338 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div12|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider                                             ; sign_div_unsign_6nh ; work         ;
;             |alt_u_div_0af:divider|         ; 1338 (1337)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div12|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider                       ; alt_u_div_0af       ; work         ;
;                |add_sub_8pc:add_sub_1|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div12|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc         ; work         ;
;    |lpm_divide:Div2|                        ; 1362 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div2                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_d2p:auto_generated|       ; 1362 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div2|lpm_divide_d2p:auto_generated                                                                          ; lpm_divide_d2p      ; work         ;
;          |abs_divider_8dg:divider|          ; 1362 (28)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div2|lpm_divide_d2p:auto_generated|abs_divider_8dg:divider                                                  ; abs_divider_8dg     ; work         ;
;             |alt_u_div_eaf:divider|         ; 1300 (1300)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div2|lpm_divide_d2p:auto_generated|abs_divider_8dg:divider|alt_u_div_eaf:divider                            ; alt_u_div_eaf       ; work         ;
;             |lpm_abs_i0a:my_abs_num|        ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div2|lpm_divide_d2p:auto_generated|abs_divider_8dg:divider|lpm_abs_i0a:my_abs_num                           ; lpm_abs_i0a         ; work         ;
;    |lpm_divide:Div3|                        ; 218 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div3                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_e2p:auto_generated|       ; 218 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div3|lpm_divide_e2p:auto_generated                                                                          ; lpm_divide_e2p      ; work         ;
;          |abs_divider_9dg:divider|          ; 218 (12)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div3|lpm_divide_e2p:auto_generated|abs_divider_9dg:divider                                                  ; abs_divider_9dg     ; work         ;
;             |alt_u_div_gaf:divider|         ; 174 (174)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div3|lpm_divide_e2p:auto_generated|abs_divider_9dg:divider|alt_u_div_gaf:divider                            ; alt_u_div_gaf       ; work         ;
;             |lpm_abs_m0a:my_abs_num|        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div3|lpm_divide_e2p:auto_generated|abs_divider_9dg:divider|lpm_abs_m0a:my_abs_num                           ; lpm_abs_m0a         ; work         ;
;    |lpm_divide:Div4|                        ; 205 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div4                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_72p:auto_generated|       ; 205 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div4|lpm_divide_72p:auto_generated                                                                          ; lpm_divide_72p      ; work         ;
;          |abs_divider_2dg:divider|          ; 205 (13)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div4|lpm_divide_72p:auto_generated|abs_divider_2dg:divider                                                  ; abs_divider_2dg     ; work         ;
;             |alt_u_div_2af:divider|         ; 166 (166)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div4|lpm_divide_72p:auto_generated|abs_divider_2dg:divider|alt_u_div_2af:divider                            ; alt_u_div_2af       ; work         ;
;             |lpm_abs_j0a:my_abs_num|        ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div4|lpm_divide_72p:auto_generated|abs_divider_2dg:divider|lpm_abs_j0a:my_abs_num                           ; lpm_abs_j0a         ; work         ;
;    |lpm_divide:Div5|                        ; 132 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div5                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_p0p:auto_generated|       ; 132 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div5|lpm_divide_p0p:auto_generated                                                                          ; lpm_divide_p0p      ; work         ;
;          |abs_divider_kbg:divider|          ; 132 (12)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div5|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider                                                  ; abs_divider_kbg     ; work         ;
;             |alt_u_div_67f:divider|         ; 100 (100)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div5|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider                            ; alt_u_div_67f       ; work         ;
;             |lpm_abs_f0a:my_abs_num|        ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div5|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_f0a:my_abs_num                           ; lpm_abs_f0a         ; work         ;
;    |lpm_divide:Div6|                        ; 90 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div6                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_cvo:auto_generated|       ; 90 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div6|lpm_divide_cvo:auto_generated                                                                          ; lpm_divide_cvo      ; work         ;
;          |abs_divider_7ag:divider|          ; 90 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div6|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider                                                  ; abs_divider_7ag     ; work         ;
;             |alt_u_div_c4f:divider|         ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div6|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider|alt_u_div_c4f:divider                            ; alt_u_div_c4f       ; work         ;
;             |lpm_abs_5v9:my_abs_num|        ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div6|lpm_divide_cvo:auto_generated|abs_divider_7ag:divider|lpm_abs_5v9:my_abs_num                           ; lpm_abs_5v9         ; work         ;
;    |lpm_divide:Div7|                        ; 1298 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div7                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_a2p:auto_generated|       ; 1298 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div7|lpm_divide_a2p:auto_generated                                                                          ; lpm_divide_a2p      ; work         ;
;          |abs_divider_5dg:divider|          ; 1298 (30)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div7|lpm_divide_a2p:auto_generated|abs_divider_5dg:divider                                                  ; abs_divider_5dg     ; work         ;
;             |alt_u_div_8af:divider|         ; 1232 (1232)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div7|lpm_divide_a2p:auto_generated|abs_divider_5dg:divider|alt_u_div_8af:divider                            ; alt_u_div_8af       ; work         ;
;             |lpm_abs_i0a:my_abs_num|        ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div7|lpm_divide_a2p:auto_generated|abs_divider_5dg:divider|lpm_abs_i0a:my_abs_num                           ; lpm_abs_i0a         ; work         ;
;    |lpm_divide:Div8|                        ; 186 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div8                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_72p:auto_generated|       ; 186 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div8|lpm_divide_72p:auto_generated                                                                          ; lpm_divide_72p      ; work         ;
;          |abs_divider_2dg:divider|          ; 186 (11)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div8|lpm_divide_72p:auto_generated|abs_divider_2dg:divider                                                  ; abs_divider_2dg     ; work         ;
;             |alt_u_div_2af:divider|         ; 156 (156)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div8|lpm_divide_72p:auto_generated|abs_divider_2dg:divider|alt_u_div_2af:divider                            ; alt_u_div_2af       ; work         ;
;             |lpm_abs_j0a:my_abs_num|        ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div8|lpm_divide_72p:auto_generated|abs_divider_2dg:divider|lpm_abs_j0a:my_abs_num                           ; lpm_abs_j0a         ; work         ;
;    |lpm_divide:Div9|                        ; 199 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div9                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_e2p:auto_generated|       ; 199 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div9|lpm_divide_e2p:auto_generated                                                                          ; lpm_divide_e2p      ; work         ;
;          |abs_divider_9dg:divider|          ; 199 (5)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div9|lpm_divide_e2p:auto_generated|abs_divider_9dg:divider                                                  ; abs_divider_9dg     ; work         ;
;             |alt_u_div_gaf:divider|         ; 172 (172)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div9|lpm_divide_e2p:auto_generated|abs_divider_9dg:divider|alt_u_div_gaf:divider                            ; alt_u_div_gaf       ; work         ;
;             |lpm_abs_m0a:my_abs_num|        ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Div9|lpm_divide_e2p:auto_generated|abs_divider_9dg:divider|lpm_abs_m0a:my_abs_num                           ; lpm_abs_m0a         ; work         ;
;    |lpm_divide:Mod0|                        ; 1318 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod0                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_hcm:auto_generated|       ; 1318 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod0|lpm_divide_hcm:auto_generated                                                                          ; lpm_divide_hcm      ; work         ;
;          |sign_div_unsign_6nh:divider|      ; 1318 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod0|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider                                              ; sign_div_unsign_6nh ; work         ;
;             |alt_u_div_0af:divider|         ; 1318 (1318)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod0|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider                        ; alt_u_div_0af       ; work         ;
;    |lpm_divide:Mod10|                       ; 884 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod10                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_voo:auto_generated|       ; 884 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod10|lpm_divide_voo:auto_generated                                                                         ; lpm_divide_voo      ; work         ;
;          |abs_divider_nbg:divider|          ; 884 (15)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod10|lpm_divide_voo:auto_generated|abs_divider_nbg:divider                                                 ; abs_divider_nbg     ; work         ;
;             |alt_u_div_c7f:divider|         ; 869 (869)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod10|lpm_divide_voo:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider                           ; alt_u_div_c7f       ; work         ;
;    |lpm_divide:Mod11|                       ; 623 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod11                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_soo:auto_generated|       ; 623 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod11|lpm_divide_soo:auto_generated                                                                         ; lpm_divide_soo      ; work         ;
;          |abs_divider_lbg:divider|          ; 623 (11)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod11|lpm_divide_soo:auto_generated|abs_divider_lbg:divider                                                 ; abs_divider_lbg     ; work         ;
;             |alt_u_div_77f:divider|         ; 603 (603)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod11|lpm_divide_soo:auto_generated|abs_divider_lbg:divider|alt_u_div_77f:divider                           ; alt_u_div_77f       ; work         ;
;             |lpm_abs_i0a:my_abs_num|        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod11|lpm_divide_soo:auto_generated|abs_divider_lbg:divider|lpm_abs_i0a:my_abs_num                          ; lpm_abs_i0a         ; work         ;
;    |lpm_divide:Mod12|                       ; 1327 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod12                                                                                                       ; lpm_divide          ; work         ;
;       |lpm_divide_hcm:auto_generated|       ; 1327 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod12|lpm_divide_hcm:auto_generated                                                                         ; lpm_divide_hcm      ; work         ;
;          |sign_div_unsign_6nh:divider|      ; 1327 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod12|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider                                             ; sign_div_unsign_6nh ; work         ;
;             |alt_u_div_0af:divider|         ; 1327 (1327)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod12|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider                       ; alt_u_div_0af       ; work         ;
;    |lpm_divide:Mod2|                        ; 1417 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod2                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_gqo:auto_generated|       ; 1417 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod2|lpm_divide_gqo:auto_generated                                                                          ; lpm_divide_gqo      ; work         ;
;          |abs_divider_8dg:divider|          ; 1417 (32)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod2|lpm_divide_gqo:auto_generated|abs_divider_8dg:divider                                                  ; abs_divider_8dg     ; work         ;
;             |alt_u_div_eaf:divider|         ; 1366 (1366)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod2|lpm_divide_gqo:auto_generated|abs_divider_8dg:divider|alt_u_div_eaf:divider                            ; alt_u_div_eaf       ; work         ;
;             |lpm_abs_i0a:my_abs_num|        ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod2|lpm_divide_gqo:auto_generated|abs_divider_8dg:divider|lpm_abs_i0a:my_abs_num                           ; lpm_abs_i0a         ; work         ;
;    |lpm_divide:Mod3|                        ; 1309 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod3                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_dqo:auto_generated|       ; 1309 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod3|lpm_divide_dqo:auto_generated                                                                          ; lpm_divide_dqo      ; work         ;
;          |abs_divider_5dg:divider|          ; 1309 (27)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod3|lpm_divide_dqo:auto_generated|abs_divider_5dg:divider                                                  ; abs_divider_5dg     ; work         ;
;             |alt_u_div_8af:divider|         ; 1280 (1280)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod3|lpm_divide_dqo:auto_generated|abs_divider_5dg:divider|alt_u_div_8af:divider                            ; alt_u_div_8af       ; work         ;
;             |lpm_abs_i0a:my_abs_num|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod3|lpm_divide_dqo:auto_generated|abs_divider_5dg:divider|lpm_abs_i0a:my_abs_num                           ; lpm_abs_i0a         ; work         ;
;    |lpm_divide:Mod4|                        ; 1105 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod4                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_9qo:auto_generated|       ; 1105 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod4|lpm_divide_9qo:auto_generated                                                                          ; lpm_divide_9qo      ; work         ;
;          |abs_divider_1dg:divider|          ; 1105 (20)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod4|lpm_divide_9qo:auto_generated|abs_divider_1dg:divider                                                  ; abs_divider_1dg     ; work         ;
;             |alt_u_div_1af:divider|         ; 1081 (1081)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod4|lpm_divide_9qo:auto_generated|abs_divider_1dg:divider|alt_u_div_1af:divider                            ; alt_u_div_1af       ; work         ;
;             |lpm_abs_i0a:my_abs_num|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod4|lpm_divide_9qo:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num                           ; lpm_abs_i0a         ; work         ;
;    |lpm_divide:Mod5|                        ; 884 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod5                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_voo:auto_generated|       ; 884 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod5|lpm_divide_voo:auto_generated                                                                          ; lpm_divide_voo      ; work         ;
;          |abs_divider_nbg:divider|          ; 884 (15)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_nbg:divider                                                  ; abs_divider_nbg     ; work         ;
;             |alt_u_div_c7f:divider|         ; 869 (869)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod5|lpm_divide_voo:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider                            ; alt_u_div_c7f       ; work         ;
;    |lpm_divide:Mod6|                        ; 619 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod6                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_soo:auto_generated|       ; 619 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod6|lpm_divide_soo:auto_generated                                                                          ; lpm_divide_soo      ; work         ;
;          |abs_divider_lbg:divider|          ; 619 (10)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod6|lpm_divide_soo:auto_generated|abs_divider_lbg:divider                                                  ; abs_divider_lbg     ; work         ;
;             |alt_u_div_77f:divider|         ; 603 (603)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod6|lpm_divide_soo:auto_generated|abs_divider_lbg:divider|alt_u_div_77f:divider                            ; alt_u_div_77f       ; work         ;
;             |lpm_abs_i0a:my_abs_num|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod6|lpm_divide_soo:auto_generated|abs_divider_lbg:divider|lpm_abs_i0a:my_abs_num                           ; lpm_abs_i0a         ; work         ;
;    |lpm_divide:Mod7|                        ; 1248 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod7                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_dqo:auto_generated|       ; 1248 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod7|lpm_divide_dqo:auto_generated                                                                          ; lpm_divide_dqo      ; work         ;
;          |abs_divider_5dg:divider|          ; 1248 (27)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod7|lpm_divide_dqo:auto_generated|abs_divider_5dg:divider                                                  ; abs_divider_5dg     ; work         ;
;             |alt_u_div_8af:divider|         ; 1218 (1218)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod7|lpm_divide_dqo:auto_generated|abs_divider_5dg:divider|alt_u_div_8af:divider                            ; alt_u_div_8af       ; work         ;
;             |lpm_abs_i0a:my_abs_num|        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod7|lpm_divide_dqo:auto_generated|abs_divider_5dg:divider|lpm_abs_i0a:my_abs_num                           ; lpm_abs_i0a         ; work         ;
;    |lpm_divide:Mod8|                        ; 1362 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod8                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_gqo:auto_generated|       ; 1362 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod8|lpm_divide_gqo:auto_generated                                                                          ; lpm_divide_gqo      ; work         ;
;          |abs_divider_8dg:divider|          ; 1362 (32)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod8|lpm_divide_gqo:auto_generated|abs_divider_8dg:divider                                                  ; abs_divider_8dg     ; work         ;
;             |alt_u_div_eaf:divider|         ; 1328 (1328)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod8|lpm_divide_gqo:auto_generated|abs_divider_8dg:divider|alt_u_div_eaf:divider                            ; alt_u_div_eaf       ; work         ;
;             |lpm_abs_i0a:my_abs_num|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod8|lpm_divide_gqo:auto_generated|abs_divider_8dg:divider|lpm_abs_i0a:my_abs_num                           ; lpm_abs_i0a         ; work         ;
;    |lpm_divide:Mod9|                        ; 1105 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod9                                                                                                        ; lpm_divide          ; work         ;
;       |lpm_divide_9qo:auto_generated|       ; 1105 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod9|lpm_divide_9qo:auto_generated                                                                          ; lpm_divide_9qo      ; work         ;
;          |abs_divider_1dg:divider|          ; 1105 (20)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod9|lpm_divide_9qo:auto_generated|abs_divider_1dg:divider                                                  ; abs_divider_1dg     ; work         ;
;             |alt_u_div_1af:divider|         ; 1081 (1081)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod9|lpm_divide_9qo:auto_generated|abs_divider_1dg:divider|alt_u_div_1af:divider                            ; alt_u_div_1af       ; work         ;
;             |lpm_abs_i0a:my_abs_num|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_divide:Mod9|lpm_divide_9qo:auto_generated|abs_divider_1dg:divider|lpm_abs_i0a:my_abs_num                           ; lpm_abs_i0a         ; work         ;
;    |lpm_mult:Mult0|                         ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult0                                                                                                         ; lpm_mult            ; work         ;
;       |multcore:mult_core|                  ; 11 (5)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore            ; work         ;
;          |mpar_add:padder|                  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;             |lpm_add_sub:adder[0]|          ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                |add_sub_kgh:auto_generated| ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                      ; add_sub_kgh         ; work         ;
;    |lpm_mult:Mult10|                        ; 51 (0)              ; 0 (0)                     ; 0           ; 10           ; 0       ; 5         ; 0    ; 0            ; |codeeee|lpm_mult:Mult10                                                                                                        ; lpm_mult            ; work         ;
;       |mult_1dt:auto_generated|             ; 51 (51)             ; 0 (0)                     ; 0           ; 10           ; 0       ; 5         ; 0    ; 0            ; |codeeee|lpm_mult:Mult10|mult_1dt:auto_generated                                                                                ; mult_1dt            ; work         ;
;    |lpm_mult:Mult12|                        ; 51 (0)              ; 0 (0)                     ; 0           ; 10           ; 0       ; 5         ; 0    ; 0            ; |codeeee|lpm_mult:Mult12                                                                                                        ; lpm_mult            ; work         ;
;       |mult_1dt:auto_generated|             ; 51 (51)             ; 0 (0)                     ; 0           ; 10           ; 0       ; 5         ; 0    ; 0            ; |codeeee|lpm_mult:Mult12|mult_1dt:auto_generated                                                                                ; mult_1dt            ; work         ;
;    |lpm_mult:Mult1|                         ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult1                                                                                                         ; lpm_mult            ; work         ;
;       |multcore:mult_core|                  ; 16 (8)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult1|multcore:mult_core                                                                                      ; multcore            ; work         ;
;          |mpar_add:padder|                  ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;             |lpm_add_sub:adder[0]|          ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                |add_sub_ngh:auto_generated| ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                      ; add_sub_ngh         ; work         ;
;    |lpm_mult:Mult2|                         ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult2                                                                                                         ; lpm_mult            ; work         ;
;       |multcore:mult_core|                  ; 13 (7)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult2|multcore:mult_core                                                                                      ; multcore            ; work         ;
;          |mpar_add:padder|                  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;             |lpm_add_sub:adder[0]|          ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                |add_sub_kgh:auto_generated| ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                      ; add_sub_kgh         ; work         ;
;    |lpm_mult:Mult3|                         ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult3                                                                                                         ; lpm_mult            ; work         ;
;       |multcore:mult_core|                  ; 20 (9)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult3|multcore:mult_core                                                                                      ; multcore            ; work         ;
;          |mpar_add:padder|                  ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;             |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                |add_sub_rgh:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated                      ; add_sub_rgh         ; work         ;
;    |lpm_mult:Mult4|                         ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult4                                                                                                         ; lpm_mult            ; work         ;
;       |multcore:mult_core|                  ; 18 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult4|multcore:mult_core                                                                                      ; multcore            ; work         ;
;          |mpar_add:padder|                  ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;             |lpm_add_sub:adder[0]|          ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                |add_sub_ngh:auto_generated| ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                      ; add_sub_ngh         ; work         ;
;    |lpm_mult:Mult5|                         ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult5                                                                                                         ; lpm_mult            ; work         ;
;       |multcore:mult_core|                  ; 12 (6)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult5|multcore:mult_core                                                                                      ; multcore            ; work         ;
;          |mpar_add:padder|                  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;             |lpm_add_sub:adder[0]|          ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                |add_sub_kgh:auto_generated| ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                      ; add_sub_kgh         ; work         ;
;    |lpm_mult:Mult6|                         ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult6                                                                                                         ; lpm_mult            ; work         ;
;       |multcore:mult_core|                  ; 21 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult6|multcore:mult_core                                                                                      ; multcore            ; work         ;
;          |mpar_add:padder|                  ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;             |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                |add_sub_lgh:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                      ; add_sub_lgh         ; work         ;
;    |lpm_mult:Mult7|                         ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult7                                                                                                         ; lpm_mult            ; work         ;
;       |multcore:mult_core|                  ; 19 (8)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult7|multcore:mult_core                                                                                      ; multcore            ; work         ;
;          |mpar_add:padder|                  ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;             |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                |add_sub_rgh:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated                      ; add_sub_rgh         ; work         ;
;    |lpm_mult:Mult8|                         ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult8                                                                                                         ; lpm_mult            ; work         ;
;       |multcore:mult_core|                  ; 17 (9)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult8|multcore:mult_core                                                                                      ; multcore            ; work         ;
;          |mpar_add:padder|                  ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;             |lpm_add_sub:adder[0]|          ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                |add_sub_ngh:auto_generated| ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                      ; add_sub_ngh         ; work         ;
;    |lpm_mult:Mult9|                         ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult9                                                                                                         ; lpm_mult            ; work         ;
;       |multcore:mult_core|                  ; 12 (6)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult9|multcore:mult_core                                                                                      ; multcore            ; work         ;
;          |mpar_add:padder|                  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;             |lpm_add_sub:adder[0]|          ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                |add_sub_kgh:auto_generated| ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |codeeee|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                      ; add_sub_kgh         ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 10          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 20          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 10          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |codeeee|opcage                                                                 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; opcage.0101 ; opcage.0100 ; opcage.0011 ; opcage.0010 ; opcage.0001 ; opcage.0000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; opcage.0000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; opcage.0001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; opcage.0010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; opcage.0011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; opcage.0100 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; opcage.0101 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |codeeee|sw_status                                                                                                                  ;
+--------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+
; Name               ; sw_status.sw_s6 ; sw_status.sw_s5 ; sw_status.sw_s4 ; sw_status.sw_s3 ; sw_status.sw_s2 ; sw_status.sw_s1 ; sw_status.sw_start ;
+--------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+
; sw_status.sw_start ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ;
; sw_status.sw_s1    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1                  ;
; sw_status.sw_s2    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1                  ;
; sw_status.sw_s3    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1                  ;
; sw_status.sw_s4    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1                  ;
; sw_status.sw_s5    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; sw_status.sw_s6    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
+--------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; fnd_d[7]~reg0                          ; Stuck at GND due to stuck port data_in ;
; divide0                                ; Stuck at GND due to stuck port data_in ;
; eof                                    ; Stuck at GND due to stuck port data_in ;
; overflow                               ; Stuck at GND due to stuck port data_in ;
; opcage~2                               ; Lost fanout                            ;
; opcage~3                               ; Lost fanout                            ;
; opcage~4                               ; Lost fanout                            ;
; opcage~5                               ; Lost fanout                            ;
; sw_status~2                            ; Lost fanout                            ;
; sw_status~3                            ; Lost fanout                            ;
; sw_status~4                            ; Lost fanout                            ;
; init_counter[21..31]                   ; Lost fanout                            ;
; Total Number of Removed Registers = 22 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; divide0       ; Stuck at GND              ; eof, overflow                          ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 175   ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 52    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 118   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; set_no2[1]                              ; 43      ;
; set_no2[3]                              ; 38      ;
; set_no2[4]                              ; 26      ;
; set_no2[2]                              ; 40      ;
; set_no1[1]                              ; 53      ;
; set_no1[3]                              ; 46      ;
; set_no1[4]                              ; 41      ;
; set_no1[2]                              ; 51      ;
; set_no4[1]                              ; 22      ;
; set_no4[3]                              ; 21      ;
; set_no4[4]                              ; 18      ;
; set_no4[2]                              ; 22      ;
; set_no5[1]                              ; 17      ;
; set_no5[3]                              ; 16      ;
; set_no5[4]                              ; 14      ;
; set_no5[2]                              ; 17      ;
; set_no6[1]                              ; 14      ;
; set_no6[3]                              ; 13      ;
; set_no6[4]                              ; 12      ;
; set_no6[2]                              ; 15      ;
; set_no3[1]                              ; 30      ;
; set_no3[3]                              ; 27      ;
; set_no3[4]                              ; 24      ;
; set_no3[2]                              ; 28      ;
; Total number of inverted registers = 24 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |codeeee|fnd_s[3]~reg0     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |codeeee|fnd_d[5]~reg0     ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |codeeee|divide0           ;
; 13:1               ; 20 bits   ; 160 LEs       ; 40 LEs               ; 120 LEs                ; Yes        ; |codeeee|numbercage[7]     ;
; 13:1               ; 41 bits   ; 328 LEs       ; 164 LEs              ; 164 LEs                ; Yes        ; |codeeee|temp[39]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |codeeee|set_no6           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |codeeee|Selector33        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |codeeee|Selector35        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |codeeee|Selector172       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |codeeee|Selector174       ;
; 6:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |codeeee|Selector175       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |codeeee|Selector178       ;
; 7:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |codeeee|Selector179       ;
; 7:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |codeeee|Selector115       ;
; 8:1                ; 21 bits   ; 105 LEs       ; 63 LEs               ; 42 LEs                 ; No         ; |codeeee|Selector122       ;
; 8:1                ; 20 bits   ; 100 LEs       ; 80 LEs               ; 20 LEs                 ; No         ; |codeeee|Selector151       ;
; 8:1                ; 21 bits   ; 105 LEs       ; 63 LEs               ; 42 LEs                 ; No         ; |codeeee|Selector189       ;
; 8:1                ; 20 bits   ; 100 LEs       ; 80 LEs               ; 20 LEs                 ; No         ; |codeeee|Selector218       ;
; 9:1                ; 21 bits   ; 126 LEs       ; 63 LEs               ; 63 LEs                 ; No         ; |codeeee|Selector61        ;
; 9:1                ; 20 bits   ; 120 LEs       ; 80 LEs               ; 40 LEs                 ; No         ; |codeeee|Selector86        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |codeeee|opcage            ;
; 15:1               ; 6 bits    ; 60 LEs        ; 18 LEs               ; 42 LEs                 ; No         ; |codeeee|sw_status         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |codeeee ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; sw_start       ; 0     ; Signed Integer                                 ;
; sw_s1          ; 1     ; Signed Integer                                 ;
; sw_s2          ; 2     ; Signed Integer                                 ;
; sw_s3          ; 3     ; Signed Integer                                 ;
; sw_s4          ; 4     ; Signed Integer                                 ;
; sw_s5          ; 5     ; Signed Integer                                 ;
; sw_s6          ; 6     ; Signed Integer                                 ;
; sw_er          ; 7     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 41             ; Untyped                ;
; LPM_WIDTHD             ; 20             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_hcm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 41             ; Untyped                ;
; LPM_WIDTHD             ; 20             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ekm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult10                    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 41           ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 61           ; Untyped             ;
; LPM_WIDTHR                                     ; 61           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_1dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod12 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 41             ; Untyped                 ;
; LPM_WIDTHD             ; 20             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_hcm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div12 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 41             ; Untyped                 ;
; LPM_WIDTHD             ; 20             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_ekm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult12                    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 41           ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 61           ; Untyped             ;
; LPM_WIDTHR                                     ; 61           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_1dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 41             ; Untyped                ;
; LPM_WIDTHD             ; 11             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_9qo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_p0p ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 41             ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_voo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_cvo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 41             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_soo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 41             ; Untyped                ;
; LPM_WIDTHD             ; 15             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_dqo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                ;
; LPM_WIDTHD             ; 11             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_72p ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 41             ; Untyped                ;
; LPM_WIDTHD             ; 18             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_gqo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                ;
; LPM_WIDTHD             ; 15             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_e2p ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 41             ; Untyped                ;
; LPM_WIDTHD             ; 18             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_d2p ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 41             ; Untyped                ;
; LPM_WIDTHD             ; 11             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_9qo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                 ;
; LPM_WIDTHD             ; 8              ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_p0p ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 41             ; Untyped                 ;
; LPM_WIDTHD             ; 8              ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_voo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                 ;
; LPM_WIDTHD             ; 5              ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_cvo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 41             ; Untyped                 ;
; LPM_WIDTHD             ; 5              ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_soo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 41             ; Untyped                ;
; LPM_WIDTHD             ; 15             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_dqo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                ;
; LPM_WIDTHD             ; 11             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_72p ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 41             ; Untyped                ;
; LPM_WIDTHD             ; 15             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_a2p ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 41             ; Untyped                ;
; LPM_WIDTHD             ; 18             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_gqo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                ;
; LPM_WIDTHD             ; 15             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_e2p ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 12           ; Untyped             ;
; LPM_WIDTHR                                     ; 12           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 12           ; Untyped             ;
; LPM_WIDTHR                                     ; 12           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 12           ; Untyped             ;
; LPM_WIDTHR                                     ; 12           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 14           ; Untyped             ;
; LPM_WIDTHP                                     ; 19           ; Untyped             ;
; LPM_WIDTHR                                     ; 19           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult7                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 14           ; Untyped             ;
; LPM_WIDTHP                                     ; 19           ; Untyped             ;
; LPM_WIDTHR                                     ; 19           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult4                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult8                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult9                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 12           ; Untyped             ;
; LPM_WIDTHR                                     ; 12           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance          ;
+---------------------------------------+-----------------+
; Name                                  ; Value           ;
+---------------------------------------+-----------------+
; Number of entity instances            ; 12              ;
; Entity Instance                       ; lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 41              ;
;     -- LPM_WIDTHB                     ; 20              ;
;     -- LPM_WIDTHP                     ; 61              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; NO              ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 41              ;
;     -- LPM_WIDTHB                     ; 20              ;
;     -- LPM_WIDTHP                     ; 61              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; NO              ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 5               ;
;     -- LPM_WIDTHB                     ; 7               ;
;     -- LPM_WIDTHP                     ; 12              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 5               ;
;     -- LPM_WIDTHB                     ; 10              ;
;     -- LPM_WIDTHP                     ; 15              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 5               ;
;     -- LPM_WIDTHB                     ; 7               ;
;     -- LPM_WIDTHP                     ; 12              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 5               ;
;     -- LPM_WIDTHB                     ; 7               ;
;     -- LPM_WIDTHP                     ; 12              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 5               ;
;     -- LPM_WIDTHB                     ; 17              ;
;     -- LPM_WIDTHP                     ; 22              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 5               ;
;     -- LPM_WIDTHB                     ; 14              ;
;     -- LPM_WIDTHP                     ; 19              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 5               ;
;     -- LPM_WIDTHB                     ; 14              ;
;     -- LPM_WIDTHP                     ; 19              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 5               ;
;     -- LPM_WIDTHB                     ; 10              ;
;     -- LPM_WIDTHP                     ; 15              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 5               ;
;     -- LPM_WIDTHB                     ; 10              ;
;     -- LPM_WIDTHP                     ; 15              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
; Entity Instance                       ; lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 5               ;
;     -- LPM_WIDTHB                     ; 7               ;
;     -- LPM_WIDTHP                     ; 12              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED        ;
;     -- INPUT_A_IS_CONSTANT            ; NO              ;
;     -- INPUT_B_IS_CONSTANT            ; YES             ;
;     -- USE_EAB                        ; OFF             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx              ;
+---------------------------------------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 31                          ;
; cycloneiii_ff         ; 175                         ;
;     ENA               ; 66                          ;
;     ENA SCLR SLD      ; 43                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 1                           ;
;     plain             ; 56                          ;
; cycloneiii_lcell_comb ; 21899                       ;
;     arith             ; 7133                        ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 418                         ;
;         3 data inputs ; 6706                        ;
;     normal            ; 14766                       ;
;         0 data inputs ; 595                         ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 5639                        ;
;         3 data inputs ; 2284                        ;
;         4 data inputs ; 6215                        ;
; cycloneiii_mac_mult   ; 10                          ;
; cycloneiii_mac_out    ; 10                          ;
;                       ;                             ;
; Max LUT depth         ; 298.40                      ;
; Average LUT depth     ; 257.81                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:08:57     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Thu Dec 21 18:09:26 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kim -c kim
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file codeeee.v
    Info (12023): Found entity 1: codeeee File: C:/Verilog/kim/codeeee.v Line: 1
Info (12127): Elaborating entity "codeeee" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at codeeee.v(251): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 251
Warning (10230): Verilog HDL assignment warning at codeeee.v(254): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 254
Warning (10230): Verilog HDL assignment warning at codeeee.v(257): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 257
Warning (10230): Verilog HDL assignment warning at codeeee.v(260): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 260
Warning (10230): Verilog HDL assignment warning at codeeee.v(263): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 263
Warning (10230): Verilog HDL assignment warning at codeeee.v(496): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 496
Warning (10230): Verilog HDL assignment warning at codeeee.v(499): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 499
Warning (10230): Verilog HDL assignment warning at codeeee.v(502): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 502
Warning (10230): Verilog HDL assignment warning at codeeee.v(505): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 505
Warning (10230): Verilog HDL assignment warning at codeeee.v(508): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 508
Warning (10230): Verilog HDL assignment warning at codeeee.v(731): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 731
Warning (10230): Verilog HDL assignment warning at codeeee.v(734): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 734
Warning (10230): Verilog HDL assignment warning at codeeee.v(737): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 737
Warning (10230): Verilog HDL assignment warning at codeeee.v(740): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 740
Warning (10230): Verilog HDL assignment warning at codeeee.v(743): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 743
Warning (10230): Verilog HDL assignment warning at codeeee.v(840): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 840
Warning (10230): Verilog HDL assignment warning at codeeee.v(843): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 843
Warning (10230): Verilog HDL assignment warning at codeeee.v(846): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 846
Warning (10230): Verilog HDL assignment warning at codeeee.v(849): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 849
Warning (10230): Verilog HDL assignment warning at codeeee.v(852): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 852
Warning (10230): Verilog HDL assignment warning at codeeee.v(920): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 920
Warning (10230): Verilog HDL assignment warning at codeeee.v(929): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 929
Warning (10230): Verilog HDL assignment warning at codeeee.v(930): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 930
Warning (10230): Verilog HDL assignment warning at codeeee.v(938): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 938
Warning (10230): Verilog HDL assignment warning at codeeee.v(939): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 939
Warning (10230): Verilog HDL assignment warning at codeeee.v(940): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 940
Warning (10230): Verilog HDL assignment warning at codeeee.v(947): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 947
Warning (10230): Verilog HDL assignment warning at codeeee.v(948): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 948
Warning (10230): Verilog HDL assignment warning at codeeee.v(949): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 949
Warning (10230): Verilog HDL assignment warning at codeeee.v(950): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 950
Warning (10230): Verilog HDL assignment warning at codeeee.v(956): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 956
Warning (10230): Verilog HDL assignment warning at codeeee.v(957): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 957
Warning (10230): Verilog HDL assignment warning at codeeee.v(958): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 958
Warning (10230): Verilog HDL assignment warning at codeeee.v(959): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 959
Warning (10230): Verilog HDL assignment warning at codeeee.v(960): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 960
Warning (10230): Verilog HDL assignment warning at codeeee.v(965): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 965
Warning (10230): Verilog HDL assignment warning at codeeee.v(966): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 966
Warning (10230): Verilog HDL assignment warning at codeeee.v(967): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 967
Warning (10230): Verilog HDL assignment warning at codeeee.v(968): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 968
Warning (10230): Verilog HDL assignment warning at codeeee.v(969): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 969
Warning (10230): Verilog HDL assignment warning at codeeee.v(970): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 970
Warning (10230): Verilog HDL assignment warning at codeeee.v(980): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 980
Warning (10230): Verilog HDL assignment warning at codeeee.v(987): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 987
Warning (10230): Verilog HDL assignment warning at codeeee.v(988): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 988
Warning (10230): Verilog HDL assignment warning at codeeee.v(995): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 995
Warning (10230): Verilog HDL assignment warning at codeeee.v(996): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 996
Warning (10230): Verilog HDL assignment warning at codeeee.v(997): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 997
Warning (10230): Verilog HDL assignment warning at codeeee.v(1003): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 1003
Warning (10230): Verilog HDL assignment warning at codeeee.v(1004): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 1004
Warning (10230): Verilog HDL assignment warning at codeeee.v(1005): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 1005
Warning (10230): Verilog HDL assignment warning at codeeee.v(1006): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 1006
Warning (10230): Verilog HDL assignment warning at codeeee.v(1011): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 1011
Warning (10230): Verilog HDL assignment warning at codeeee.v(1012): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 1012
Warning (10230): Verilog HDL assignment warning at codeeee.v(1013): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 1013
Warning (10230): Verilog HDL assignment warning at codeeee.v(1014): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 1014
Warning (10230): Verilog HDL assignment warning at codeeee.v(1015): truncated value with size 41 to match size of target (5) File: C:/Verilog/kim/codeeee.v Line: 1015
Warning (10230): Verilog HDL assignment warning at codeeee.v(1117): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 1117
Warning (10230): Verilog HDL assignment warning at codeeee.v(1120): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 1120
Warning (10230): Verilog HDL assignment warning at codeeee.v(1123): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 1123
Warning (10230): Verilog HDL assignment warning at codeeee.v(1126): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 1126
Warning (10230): Verilog HDL assignment warning at codeeee.v(1129): truncated value with size 32 to match size of target (20) File: C:/Verilog/kim/codeeee.v Line: 1129
Info (10264): Verilog HDL Case Statement information at codeeee.v(104): all case item expressions in this case statement are onehot File: C:/Verilog/kim/codeeee.v Line: 104
Warning (10230): Verilog HDL assignment warning at codeeee.v(1377): truncated value with size 32 to match size of target (3) File: C:/Verilog/kim/codeeee.v Line: 1377
Info (278001): Inferred 36 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Verilog/kim/codeeee.v Line: 295
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Verilog/kim/codeeee.v Line: 287
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult10" File: C:/Verilog/kim/codeeee.v Line: 280
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod12" File: C:/Verilog/kim/codeeee.v Line: 1159
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div12" File: C:/Verilog/kim/codeeee.v Line: 1151
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult12" File: C:/Verilog/kim/codeeee.v Line: 1144
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4" File: C:/Verilog/kim/codeeee.v Line: 968
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5" File: C:/Verilog/kim/codeeee.v Line: 968
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5" File: C:/Verilog/kim/codeeee.v Line: 969
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6" File: C:/Verilog/kim/codeeee.v Line: 969
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod6" File: C:/Verilog/kim/codeeee.v Line: 970
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: C:/Verilog/kim/codeeee.v Line: 908
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4" File: C:/Verilog/kim/codeeee.v Line: 908
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: C:/Verilog/kim/codeeee.v Line: 907
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: C:/Verilog/kim/codeeee.v Line: 907
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: C:/Verilog/kim/codeeee.v Line: 906
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod9" File: C:/Verilog/kim/codeeee.v Line: 1013
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div10" File: C:/Verilog/kim/codeeee.v Line: 1013
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod10" File: C:/Verilog/kim/codeeee.v Line: 1014
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div11" File: C:/Verilog/kim/codeeee.v Line: 1014
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod11" File: C:/Verilog/kim/codeeee.v Line: 1015
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod7" File: C:/Verilog/kim/codeeee.v Line: 977
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div8" File: C:/Verilog/kim/codeeee.v Line: 977
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div7" File: C:/Verilog/kim/codeeee.v Line: 976
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod8" File: C:/Verilog/kim/codeeee.v Line: 1011
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div9" File: C:/Verilog/kim/codeeee.v Line: 1011
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/Verilog/kim/codeeee.v Line: 254
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: C:/Verilog/kim/codeeee.v Line: 257
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult5" File: C:/Verilog/kim/codeeee.v Line: 260
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2" File: C:/Verilog/kim/codeeee.v Line: 257
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult6" File: C:/Verilog/kim/codeeee.v Line: 263
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3" File: C:/Verilog/kim/codeeee.v Line: 260
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult7" File: C:/Verilog/kim/codeeee.v Line: 263
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult4" File: C:/Verilog/kim/codeeee.v Line: 260
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult8" File: C:/Verilog/kim/codeeee.v Line: 263
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult9" File: C:/Verilog/kim/codeeee.v Line: 263
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Verilog/kim/codeeee.v Line: 295
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 295
    Info (12134): Parameter "LPM_WIDTHN" = "41"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hcm.tdf
    Info (12023): Found entity 1: lpm_divide_hcm File: C:/Verilog/kim/db/lpm_divide_hcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: C:/Verilog/kim/db/sign_div_unsign_6nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf
    Info (12023): Found entity 1: alt_u_div_0af File: C:/Verilog/kim/db/alt_u_div_0af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Verilog/kim/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Verilog/kim/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Verilog/kim/codeeee.v Line: 287
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 287
    Info (12134): Parameter "LPM_WIDTHN" = "41"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf
    Info (12023): Found entity 1: lpm_divide_ekm File: C:/Verilog/kim/db/lpm_divide_ekm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult10" File: C:/Verilog/kim/codeeee.v Line: 280
Info (12133): Instantiated megafunction "lpm_mult:Mult10" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 280
    Info (12134): Parameter "LPM_WIDTHA" = "41"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "61"
    Info (12134): Parameter "LPM_WIDTHR" = "61"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1dt.tdf
    Info (12023): Found entity 1: mult_1dt File: C:/Verilog/kim/db/mult_1dt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod4" File: C:/Verilog/kim/codeeee.v Line: 968
Info (12133): Instantiated megafunction "lpm_divide:Mod4" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 968
    Info (12134): Parameter "LPM_WIDTHN" = "41"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9qo.tdf
    Info (12023): Found entity 1: lpm_divide_9qo File: C:/Verilog/kim/db/lpm_divide_9qo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf
    Info (12023): Found entity 1: abs_divider_1dg File: C:/Verilog/kim/db/abs_divider_1dg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_1af.tdf
    Info (12023): Found entity 1: alt_u_div_1af File: C:/Verilog/kim/db/alt_u_div_1af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_f0a.tdf
    Info (12023): Found entity 1: lpm_abs_f0a File: C:/Verilog/kim/db/lpm_abs_f0a.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: C:/Verilog/kim/db/lpm_abs_i0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div5" File: C:/Verilog/kim/codeeee.v Line: 968
Info (12133): Instantiated megafunction "lpm_divide:Div5" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 968
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf
    Info (12023): Found entity 1: lpm_divide_p0p File: C:/Verilog/kim/db/lpm_divide_p0p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/Verilog/kim/db/abs_divider_kbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: C:/Verilog/kim/db/alt_u_div_67f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf
    Info (12023): Found entity 1: lpm_abs_5v9 File: C:/Verilog/kim/db/lpm_abs_5v9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod5" File: C:/Verilog/kim/codeeee.v Line: 969
Info (12133): Instantiated megafunction "lpm_divide:Mod5" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 969
    Info (12134): Parameter "LPM_WIDTHN" = "41"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_voo.tdf
    Info (12023): Found entity 1: lpm_divide_voo File: C:/Verilog/kim/db/lpm_divide_voo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg File: C:/Verilog/kim/db/abs_divider_nbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f File: C:/Verilog/kim/db/alt_u_div_c7f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div6" File: C:/Verilog/kim/codeeee.v Line: 969
Info (12133): Instantiated megafunction "lpm_divide:Div6" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 969
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cvo.tdf
    Info (12023): Found entity 1: lpm_divide_cvo File: C:/Verilog/kim/db/lpm_divide_cvo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_7ag.tdf
    Info (12023): Found entity 1: abs_divider_7ag File: C:/Verilog/kim/db/abs_divider_7ag.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf
    Info (12023): Found entity 1: alt_u_div_c4f File: C:/Verilog/kim/db/alt_u_div_c4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf
    Info (12023): Found entity 1: lpm_abs_2v9 File: C:/Verilog/kim/db/lpm_abs_2v9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod6" File: C:/Verilog/kim/codeeee.v Line: 970
Info (12133): Instantiated megafunction "lpm_divide:Mod6" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 970
    Info (12134): Parameter "LPM_WIDTHN" = "41"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_soo.tdf
    Info (12023): Found entity 1: lpm_divide_soo File: C:/Verilog/kim/db/lpm_divide_soo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf
    Info (12023): Found entity 1: abs_divider_lbg File: C:/Verilog/kim/db/abs_divider_lbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_77f.tdf
    Info (12023): Found entity 1: alt_u_div_77f File: C:/Verilog/kim/db/alt_u_div_77f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod3" File: C:/Verilog/kim/codeeee.v Line: 908
Info (12133): Instantiated megafunction "lpm_divide:Mod3" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 908
    Info (12134): Parameter "LPM_WIDTHN" = "41"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dqo.tdf
    Info (12023): Found entity 1: lpm_divide_dqo File: C:/Verilog/kim/db/lpm_divide_dqo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf
    Info (12023): Found entity 1: abs_divider_5dg File: C:/Verilog/kim/db/abs_divider_5dg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: C:/Verilog/kim/db/alt_u_div_8af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_j0a.tdf
    Info (12023): Found entity 1: lpm_abs_j0a File: C:/Verilog/kim/db/lpm_abs_j0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div4" File: C:/Verilog/kim/codeeee.v Line: 908
Info (12133): Instantiated megafunction "lpm_divide:Div4" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 908
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_72p.tdf
    Info (12023): Found entity 1: lpm_divide_72p File: C:/Verilog/kim/db/lpm_divide_72p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_2dg.tdf
    Info (12023): Found entity 1: abs_divider_2dg File: C:/Verilog/kim/db/abs_divider_2dg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: C:/Verilog/kim/db/alt_u_div_2af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod2" File: C:/Verilog/kim/codeeee.v Line: 907
Info (12133): Instantiated megafunction "lpm_divide:Mod2" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 907
    Info (12134): Parameter "LPM_WIDTHN" = "41"
    Info (12134): Parameter "LPM_WIDTHD" = "18"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gqo.tdf
    Info (12023): Found entity 1: lpm_divide_gqo File: C:/Verilog/kim/db/lpm_divide_gqo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf
    Info (12023): Found entity 1: abs_divider_8dg File: C:/Verilog/kim/db/abs_divider_8dg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf
    Info (12023): Found entity 1: alt_u_div_eaf File: C:/Verilog/kim/db/alt_u_div_eaf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_m0a.tdf
    Info (12023): Found entity 1: lpm_abs_m0a File: C:/Verilog/kim/db/lpm_abs_m0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3" File: C:/Verilog/kim/codeeee.v Line: 907
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 907
    Info (12134): Parameter "LPM_WIDTHN" = "18"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_e2p.tdf
    Info (12023): Found entity 1: lpm_divide_e2p File: C:/Verilog/kim/db/lpm_divide_e2p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_9dg.tdf
    Info (12023): Found entity 1: abs_divider_9dg File: C:/Verilog/kim/db/abs_divider_9dg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf
    Info (12023): Found entity 1: alt_u_div_gaf File: C:/Verilog/kim/db/alt_u_div_gaf.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2" File: C:/Verilog/kim/codeeee.v Line: 906
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 906
    Info (12134): Parameter "LPM_WIDTHN" = "41"
    Info (12134): Parameter "LPM_WIDTHD" = "18"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_d2p.tdf
    Info (12023): Found entity 1: lpm_divide_d2p File: C:/Verilog/kim/db/lpm_divide_d2p.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div7" File: C:/Verilog/kim/codeeee.v Line: 976
Info (12133): Instantiated megafunction "lpm_divide:Div7" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 976
    Info (12134): Parameter "LPM_WIDTHN" = "41"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_a2p.tdf
    Info (12023): Found entity 1: lpm_divide_a2p File: C:/Verilog/kim/db/lpm_divide_a2p.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div9" File: C:/Verilog/kim/codeeee.v Line: 1011
Info (12133): Instantiated megafunction "lpm_divide:Div9" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 1011
    Info (12134): Parameter "LPM_WIDTHN" = "18"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/Verilog/kim/codeeee.v Line: 254
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 254
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: C:/Verilog/kim/db/add_sub_kgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: C:/Verilog/kim/codeeee.v Line: 257
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 257
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: C:/Verilog/kim/db/add_sub_ngh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult6" File: C:/Verilog/kim/codeeee.v Line: 263
Info (12133): Instantiated megafunction "lpm_mult:Mult6" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 263
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult6|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult6" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult6|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult6" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult6" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: C:/Verilog/kim/db/add_sub_lgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult6|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult6" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult3" File: C:/Verilog/kim/codeeee.v Line: 260
Info (12133): Instantiated megafunction "lpm_mult:Mult3" with the following parameter: File: C:/Verilog/kim/codeeee.v Line: 260
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult3" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult3" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult3" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf
    Info (12023): Found entity 1: add_sub_rgh File: C:/Verilog/kim/db/add_sub_rgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult3" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "lpm_mult:Mult12|mult_1dt:auto_generated|mac_mult11" File: C:/Verilog/kim/db/mult_1dt.tdf Line: 50
        Warning (14320): Synthesized away node "lpm_mult:Mult12|mult_1dt:auto_generated|mac_out12" File: C:/Verilog/kim/db/mult_1dt.tdf Line: 100
        Warning (14320): Synthesized away node "lpm_mult:Mult10|mult_1dt:auto_generated|mac_mult11" File: C:/Verilog/kim/db/mult_1dt.tdf Line: 50
        Warning (14320): Synthesized away node "lpm_mult:Mult10|mult_1dt:auto_generated|mac_out12" File: C:/Verilog/kim/db/mult_1dt.tdf Line: 100
Info (13014): Ignored 876 buffer(s)
    Info (13016): Ignored 576 CARRY_SUM buffer(s)
    Info (13019): Ignored 300 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "fnd_d[7]" is stuck at GND File: C:/Verilog/kim/codeeee.v Line: 1376
Info (286030): Timing-Driven Synthesis is running
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Verilog/kim/output_files/kim.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 21967 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 21916 logic cells
    Info (21062): Implemented 20 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 4964 megabytes
    Info: Processing ended: Thu Dec 21 18:18:41 2023
    Info: Elapsed time: 00:09:15
    Info: Total CPU time (on all processors): 00:09:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Verilog/kim/output_files/kim.map.smsg.


