a_ 120-mw_a 3-d_a rendering_n engine_n with_ 6-mb_a embedded_v dram_n and_ 3.2-gb/s_n runtime_n reconfigurable_a bus_n for_ pda_n chip_n a_ low-power_n three-dimensional_a (_ 3-d_a )_ rendering_v engine_n is_v implemented_v as_ part_n of_ a_ mobile_a personal_a digital_a assistant_a (_ pda_n )_ chip_n ._ six-megabit_a embedded_v dram_n macros_n attached_v to_ 8-pixel-parallel_a rendering_n logic_n are_v logically_r localized_v with_ a_ 3.2-gb/s_n runtime_n reconfigurable_a bus_n ,_ reducing_v the_ area_n by_ 25_ %_n compared_v with_ conventional_a local_a frame-buffer_n architectures_n ._ the_ low_a power_n consumption_n is_v achieved_v by_ polygon-dependent_a access_n to_ the_ embedded_v dram_n macros_n with_ line-block_n mapping_n providing_v read-modify-write_a data_n transaction_n ._ the_ 3-d_a rendering_n engine_n with_ 2.22-mpolygons/s_n drawing_v speed_n was_v fabricated_v using_v 0.18-_a mu_n m_n cmos_n embedded_v memory_n logic_n technology_n ._ its_ area_n is_v 24_ mm/sup_n 2/_ and_ its_ power_n consumption_n is_v 120_ mw_n