`include "B_PCIE40E5_defines.vh"

reg [`PCIE40E5_DATA_SZ-1:0] ATTR [0:`PCIE40E5_ADDR_N-1];
reg [`PCIE40E5__AER_CAP_PERMIT_ROOTERR_UPDATE_SZ:1] AER_CAP_PERMIT_ROOTERR_UPDATE_REG = AER_CAP_PERMIT_ROOTERR_UPDATE;
reg [`PCIE40E5__ARI_CAP_ENABLE_SZ:1] ARI_CAP_ENABLE_REG = ARI_CAP_ENABLE;
reg [`PCIE40E5__AUTO_FLR_RESPONSE_SZ:1] AUTO_FLR_RESPONSE_REG = AUTO_FLR_RESPONSE;
reg [`PCIE40E5__AXISTEN_IF_CCIX_RX_CREDIT_LIMIT_SZ-1:0] AXISTEN_IF_CCIX_RX_CREDIT_LIMIT_REG = AXISTEN_IF_CCIX_RX_CREDIT_LIMIT;
reg [`PCIE40E5__AXISTEN_IF_CCIX_TX_CREDIT_LIMIT_SZ-1:0] AXISTEN_IF_CCIX_TX_CREDIT_LIMIT_REG = AXISTEN_IF_CCIX_TX_CREDIT_LIMIT;
reg [`PCIE40E5__AXISTEN_IF_CCIX_TX_REGISTERED_TREADY_SZ:1] AXISTEN_IF_CCIX_TX_REGISTERED_TREADY_REG = AXISTEN_IF_CCIX_TX_REGISTERED_TREADY;
reg [`PCIE40E5__AXISTEN_IF_CC_ALIGNMENT_MODE_SZ-1:0] AXISTEN_IF_CC_ALIGNMENT_MODE_REG = AXISTEN_IF_CC_ALIGNMENT_MODE;
reg [`PCIE40E5__AXISTEN_IF_COMPL_TIMEOUT_REG0_SZ-1:0] AXISTEN_IF_COMPL_TIMEOUT_REG0_REG = AXISTEN_IF_COMPL_TIMEOUT_REG0;
reg [`PCIE40E5__AXISTEN_IF_COMPL_TIMEOUT_REG1_SZ-1:0] AXISTEN_IF_COMPL_TIMEOUT_REG1_REG = AXISTEN_IF_COMPL_TIMEOUT_REG1;
reg [`PCIE40E5__AXISTEN_IF_CQ_ALIGNMENT_MODE_SZ-1:0] AXISTEN_IF_CQ_ALIGNMENT_MODE_REG = AXISTEN_IF_CQ_ALIGNMENT_MODE;
reg [`PCIE40E5__AXISTEN_IF_CQ_EN_POISONED_MEM_WR_SZ:1] AXISTEN_IF_CQ_EN_POISONED_MEM_WR_REG = AXISTEN_IF_CQ_EN_POISONED_MEM_WR;
reg [`PCIE40E5__AXISTEN_IF_CQ_POISON_DISCARD_DISABLE_SZ:1] AXISTEN_IF_CQ_POISON_DISCARD_DISABLE_REG = AXISTEN_IF_CQ_POISON_DISCARD_DISABLE;
reg [`PCIE40E5__AXISTEN_IF_ENABLE_10B_TAGS_SZ:1] AXISTEN_IF_ENABLE_10B_TAGS_REG = AXISTEN_IF_ENABLE_10B_TAGS;
reg [`PCIE40E5__AXISTEN_IF_ENABLE_256_TAGS_SZ:1] AXISTEN_IF_ENABLE_256_TAGS_REG = AXISTEN_IF_ENABLE_256_TAGS;
reg [`PCIE40E5__AXISTEN_IF_ENABLE_CLIENT_TAG_SZ:1] AXISTEN_IF_ENABLE_CLIENT_TAG_REG = AXISTEN_IF_ENABLE_CLIENT_TAG;
reg [`PCIE40E5__AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE_SZ:1] AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE_REG = AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE;
reg [`PCIE40E5__AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK_SZ:1] AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK_REG = AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK;
reg [`PCIE40E5__AXISTEN_IF_ENABLE_MSG_ROUTE_SZ-1:0] AXISTEN_IF_ENABLE_MSG_ROUTE_REG = AXISTEN_IF_ENABLE_MSG_ROUTE;
reg [`PCIE40E5__AXISTEN_IF_ENABLE_RX_MSG_INTFC_SZ:1] AXISTEN_IF_ENABLE_RX_MSG_INTFC_REG = AXISTEN_IF_ENABLE_RX_MSG_INTFC;
reg [`PCIE40E5__AXISTEN_IF_ENABLE_RX_TAG_SCALING_SZ:1] AXISTEN_IF_ENABLE_RX_TAG_SCALING_REG = AXISTEN_IF_ENABLE_RX_TAG_SCALING;
reg [`PCIE40E5__AXISTEN_IF_ENABLE_TX_TAG_SCALING_SZ:1] AXISTEN_IF_ENABLE_TX_TAG_SCALING_REG = AXISTEN_IF_ENABLE_TX_TAG_SCALING;
reg [`PCIE40E5__AXISTEN_IF_EXTEND_CPL_TIMEOUT_SZ-1:0] AXISTEN_IF_EXTEND_CPL_TIMEOUT_REG = AXISTEN_IF_EXTEND_CPL_TIMEOUT;
reg [`PCIE40E5__AXISTEN_IF_EXT_512_SZ:1] AXISTEN_IF_EXT_512_REG = AXISTEN_IF_EXT_512;
reg [`PCIE40E5__AXISTEN_IF_EXT_512_CC_STRADDLE_SZ:1] AXISTEN_IF_EXT_512_CC_STRADDLE_REG = AXISTEN_IF_EXT_512_CC_STRADDLE;
reg [`PCIE40E5__AXISTEN_IF_EXT_512_CQ_STRADDLE_SZ:1] AXISTEN_IF_EXT_512_CQ_STRADDLE_REG = AXISTEN_IF_EXT_512_CQ_STRADDLE;
reg [`PCIE40E5__AXISTEN_IF_EXT_512_RC_STRADDLE_SZ:1] AXISTEN_IF_EXT_512_RC_STRADDLE_REG = AXISTEN_IF_EXT_512_RC_STRADDLE;
reg [`PCIE40E5__AXISTEN_IF_EXT_512_RQ_STRADDLE_SZ:1] AXISTEN_IF_EXT_512_RQ_STRADDLE_REG = AXISTEN_IF_EXT_512_RQ_STRADDLE;
reg [`PCIE40E5__AXISTEN_IF_INTERNAL_MSIX_VECTORS_PER_FUNCTION_SZ-1:0] AXISTEN_IF_INTERNAL_MSIX_VECTORS_PER_FUNCTION_REG = AXISTEN_IF_INTERNAL_MSIX_VECTORS_PER_FUNCTION;
reg [`PCIE40E5__AXISTEN_IF_LEGACY_MODE_ENABLE_SZ:1] AXISTEN_IF_LEGACY_MODE_ENABLE_REG = AXISTEN_IF_LEGACY_MODE_ENABLE;
reg [`PCIE40E5__AXISTEN_IF_MSIX_FROM_RAM_PIPELINE_SZ:1] AXISTEN_IF_MSIX_FROM_RAM_PIPELINE_REG = AXISTEN_IF_MSIX_FROM_RAM_PIPELINE;
reg [`PCIE40E5__AXISTEN_IF_MSIX_RX_PARITY_EN_SZ:1] AXISTEN_IF_MSIX_RX_PARITY_EN_REG = AXISTEN_IF_MSIX_RX_PARITY_EN;
reg [`PCIE40E5__AXISTEN_IF_MSIX_TO_RAM_PIPELINE_SZ:1] AXISTEN_IF_MSIX_TO_RAM_PIPELINE_REG = AXISTEN_IF_MSIX_TO_RAM_PIPELINE;
reg [`PCIE40E5__AXISTEN_IF_PASID_UR_CHECK_DISABLE_SZ:1] AXISTEN_IF_PASID_UR_CHECK_DISABLE_REG = AXISTEN_IF_PASID_UR_CHECK_DISABLE;
reg [`PCIE40E5__AXISTEN_IF_RC_ALIGNMENT_MODE_SZ-1:0] AXISTEN_IF_RC_ALIGNMENT_MODE_REG = AXISTEN_IF_RC_ALIGNMENT_MODE;
reg [`PCIE40E5__AXISTEN_IF_RC_STRADDLE_SZ:1] AXISTEN_IF_RC_STRADDLE_REG = AXISTEN_IF_RC_STRADDLE;
reg [`PCIE40E5__AXISTEN_IF_RQ_ALIGNMENT_MODE_SZ-1:0] AXISTEN_IF_RQ_ALIGNMENT_MODE_REG = AXISTEN_IF_RQ_ALIGNMENT_MODE;
reg [`PCIE40E5__AXISTEN_IF_RQ_CC_REGISTERED_TREADY_SZ:1] AXISTEN_IF_RQ_CC_REGISTERED_TREADY_REG = AXISTEN_IF_RQ_CC_REGISTERED_TREADY;
reg [`PCIE40E5__AXISTEN_IF_RX_PARITY_EN_SZ:1] AXISTEN_IF_RX_PARITY_EN_REG = AXISTEN_IF_RX_PARITY_EN;
reg [`PCIE40E5__AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT_SZ:1] AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT_REG = AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT;
reg [`PCIE40E5__AXISTEN_IF_TX_PARITY_EN_SZ:1] AXISTEN_IF_TX_PARITY_EN_REG = AXISTEN_IF_TX_PARITY_EN;
reg [`PCIE40E5__AXISTEN_IF_WIDTH_SZ-1:0] AXISTEN_IF_WIDTH_REG = AXISTEN_IF_WIDTH;
reg [`PCIE40E5__AXISTEN_USER_SPARE_SZ-1:0] AXISTEN_USER_SPARE_REG = AXISTEN_USER_SPARE;
reg [`PCIE40E5__CCIX_CFG_MGMT_MUX_ENABLE_SZ:1] CCIX_CFG_MGMT_MUX_ENABLE_REG = CCIX_CFG_MGMT_MUX_ENABLE;
reg [`PCIE40E5__CCIX_DIRECT_ATTACH_MODE_SZ:1] CCIX_DIRECT_ATTACH_MODE_REG = CCIX_DIRECT_ATTACH_MODE;
reg [`PCIE40E5__CCIX_ENABLE_SZ:1] CCIX_ENABLE_REG = CCIX_ENABLE;
reg [`PCIE40E5__CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL_SZ:1] CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL_REG = CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL;
reg [`PCIE40E5__CCIX_PDVSEC_CPL_TIMEOUT_SZ-1:0] CCIX_PDVSEC_CPL_TIMEOUT_REG = CCIX_PDVSEC_CPL_TIMEOUT;
reg [`PCIE40E5__CCIX_PROTOCOL_PF0_DVSEC_ENABLE_SZ:1] CCIX_PROTOCOL_PF0_DVSEC_ENABLE_REG = CCIX_PROTOCOL_PF0_DVSEC_ENABLE;
reg [`PCIE40E5__CCIX_PROTOCOL_PF1_DVSEC_ENABLE_SZ:1] CCIX_PROTOCOL_PF1_DVSEC_ENABLE_REG = CCIX_PROTOCOL_PF1_DVSEC_ENABLE;
reg [`PCIE40E5__CCIX_TRANSPORT_PF0_DVSEC_ENABLE_SZ:1] CCIX_TRANSPORT_PF0_DVSEC_ENABLE_REG = CCIX_TRANSPORT_PF0_DVSEC_ENABLE;
reg [`PCIE40E5__CCIX_TX_CREDIT_CHECK_DISABLE_SZ:1] CCIX_TX_CREDIT_CHECK_DISABLE_REG = CCIX_TX_CREDIT_CHECK_DISABLE;
reg [`PCIE40E5__CCIX_VENDOR_ID_SZ-1:0] CCIX_VENDOR_ID_REG = CCIX_VENDOR_ID;
reg [`PCIE40E5__CFG_BYPASS_MODE_ENABLE_SZ:1] CFG_BYPASS_MODE_ENABLE_REG = CFG_BYPASS_MODE_ENABLE;
reg [`PCIE40E5__CFG_PRIVATE_SPC_SZ:1] CFG_PRIVATE_SPC_REG = CFG_PRIVATE_SPC;
reg [`PCIE40E5__CFG_SPEC_4_0_SZ:1] CFG_SPEC_4_0_REG = CFG_SPEC_4_0;
reg [`PCIE40E5__CRM_CORE_CLK_FREQ_SZ-1:0] CRM_CORE_CLK_FREQ_REG = CRM_CORE_CLK_FREQ;
reg [`PCIE40E5__CRM_USER_CLK_FREQ_SZ-1:0] CRM_USER_CLK_FREQ_REG = CRM_USER_CLK_FREQ;
reg [`PCIE40E5__DEBUG_AXI4ST_SPARE_SZ-1:0] DEBUG_AXI4ST_SPARE_REG = DEBUG_AXI4ST_SPARE;
reg [`PCIE40E5__DEBUG_AXIST_DISABLE_FEATURE_BIT_SZ-1:0] DEBUG_AXIST_DISABLE_FEATURE_BIT_REG = DEBUG_AXIST_DISABLE_FEATURE_BIT;
reg [`PCIE40E5__DEBUG_CAR_SPARE_SZ-1:0] DEBUG_CAR_SPARE_REG = DEBUG_CAR_SPARE;
reg [`PCIE40E5__DEBUG_CFG_SPARE_SZ-1:0] DEBUG_CFG_SPARE_REG = DEBUG_CFG_SPARE;
reg [`PCIE40E5__DEBUG_LL_SPARE_SZ-1:0] DEBUG_LL_SPARE_REG = DEBUG_LL_SPARE;
reg [`PCIE40E5__DEBUG_NO_STICKY_RESET_SZ:1] DEBUG_NO_STICKY_RESET_REG = DEBUG_NO_STICKY_RESET;
reg [`PCIE40E5__DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR_SZ:1] DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR_REG = DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR;
reg [`PCIE40E5__DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR_SZ:1] DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR_REG = DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR;
reg [`PCIE40E5__DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR_SZ:1] DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR_REG = DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR;
reg [`PCIE40E5__DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL_SZ:1] DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL_REG = DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL;
reg [`PCIE40E5__DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW_SZ:1] DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW_REG = DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW;
reg [`PCIE40E5__DEBUG_PL_DISABLE_SCRAMBLING_SZ:1] DEBUG_PL_DISABLE_SCRAMBLING_REG = DEBUG_PL_DISABLE_SCRAMBLING;
reg [`PCIE40E5__DEBUG_PL_SIM_RESET_LFSR_SZ:1] DEBUG_PL_SIM_RESET_LFSR_REG = DEBUG_PL_SIM_RESET_LFSR;
reg [`PCIE40E5__DEBUG_PL_SPARE_SZ-1:0] DEBUG_PL_SPARE_REG = DEBUG_PL_SPARE;
reg [`PCIE40E5__DEBUG_TL_DISABLE_FC_TIMEOUT_SZ:1] DEBUG_TL_DISABLE_FC_TIMEOUT_REG = DEBUG_TL_DISABLE_FC_TIMEOUT;
reg [`PCIE40E5__DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS_SZ:1] DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS_REG = DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS;
reg [`PCIE40E5__DEBUG_TL_SPARE_SZ-1:0] DEBUG_TL_SPARE_REG = DEBUG_TL_SPARE;
reg [`PCIE40E5__DELAYED_FLR_SZ:1] DELAYED_FLR_REG = DELAYED_FLR;
reg [`PCIE40E5__DNSTREAM_LINK_NUM_SZ-1:0] DNSTREAM_LINK_NUM_REG = DNSTREAM_LINK_NUM;
reg [`PCIE40E5__DSN_CAP_ENABLE_SZ:1] DSN_CAP_ENABLE_REG = DSN_CAP_ENABLE;
reg [`PCIE40E5__EXTENDED_CFG_EXTEND_INTERFACE_ENABLE_SZ:1] EXTENDED_CFG_EXTEND_INTERFACE_ENABLE_REG = EXTENDED_CFG_EXTEND_INTERFACE_ENABLE;
reg [`PCIE40E5__HEADER_TYPE_OVERRIDE_SZ:1] HEADER_TYPE_OVERRIDE_REG = HEADER_TYPE_OVERRIDE;
reg [`PCIE40E5__IS_SWITCH_PORT_SZ:1] IS_SWITCH_PORT_REG = IS_SWITCH_PORT;
reg [`PCIE40E5__LEGACY_CFG_EXTEND_INTERFACE_ENABLE_SZ:1] LEGACY_CFG_EXTEND_INTERFACE_ENABLE_REG = LEGACY_CFG_EXTEND_INTERFACE_ENABLE;
reg [`PCIE40E5__LINK_CONTROL2_SELECTABLE_DEEMPH_SZ:1] LINK_CONTROL2_SELECTABLE_DEEMPH_REG = LINK_CONTROL2_SELECTABLE_DEEMPH;
reg [`PCIE40E5__LL_ACK_TIMEOUT_SZ-1:0] LL_ACK_TIMEOUT_REG = LL_ACK_TIMEOUT;
reg [`PCIE40E5__LL_ACK_TIMEOUT_EN_SZ:1] LL_ACK_TIMEOUT_EN_REG = LL_ACK_TIMEOUT_EN;
reg [`PCIE40E5__LL_ACK_TIMEOUT_FUNC_SZ-1:0] LL_ACK_TIMEOUT_FUNC_REG = LL_ACK_TIMEOUT_FUNC;
reg [`PCIE40E5__LL_DISABLE_SCHED_TX_NAK_SZ:1] LL_DISABLE_SCHED_TX_NAK_REG = LL_DISABLE_SCHED_TX_NAK;
reg [`PCIE40E5__LL_FEATURE_EN_DLLP_EXCHANGE_SZ:1] LL_FEATURE_EN_DLLP_EXCHANGE_REG = LL_FEATURE_EN_DLLP_EXCHANGE;
reg [`PCIE40E5__LL_FEATURE_EN_FC_SCALING_SZ:1] LL_FEATURE_EN_FC_SCALING_REG = LL_FEATURE_EN_FC_SCALING;
reg [`PCIE40E5__LL_FEATURE_EN_FC_SCALING_SCALE_FACTOR_4_SZ:1] LL_FEATURE_EN_FC_SCALING_SCALE_FACTOR_4_REG = LL_FEATURE_EN_FC_SCALING_SCALE_FACTOR_4;
reg [`PCIE40E5__LL_REPLAY_FROM_RAM_PIPELINE_SZ:1] LL_REPLAY_FROM_RAM_PIPELINE_REG = LL_REPLAY_FROM_RAM_PIPELINE;
reg [`PCIE40E5__LL_REPLAY_TIMEOUT_SZ-1:0] LL_REPLAY_TIMEOUT_REG = LL_REPLAY_TIMEOUT;
reg [`PCIE40E5__LL_REPLAY_TIMEOUT_EN_SZ:1] LL_REPLAY_TIMEOUT_EN_REG = LL_REPLAY_TIMEOUT_EN;
reg [`PCIE40E5__LL_REPLAY_TIMEOUT_FUNC_SZ-1:0] LL_REPLAY_TIMEOUT_FUNC_REG = LL_REPLAY_TIMEOUT_FUNC;
reg [`PCIE40E5__LL_REPLAY_TIMER40_ENABLE_SZ:1] LL_REPLAY_TIMER40_ENABLE_REG = LL_REPLAY_TIMER40_ENABLE;
reg [`PCIE40E5__LL_REPLAY_TO_RAM_PIPELINE_SZ:1] LL_REPLAY_TO_RAM_PIPELINE_REG = LL_REPLAY_TO_RAM_PIPELINE;
reg [`PCIE40E5__LL_RX_TLP_PARITY_GEN_SZ:1] LL_RX_TLP_PARITY_GEN_REG = LL_RX_TLP_PARITY_GEN;
reg [`PCIE40E5__LL_TX_PARITY_CHECK_CHANGE_DISABLE_SZ:1] LL_TX_PARITY_CHECK_CHANGE_DISABLE_REG = LL_TX_PARITY_CHECK_CHANGE_DISABLE;
reg [`PCIE40E5__LL_TX_STALL_ON_ASPM_L1_ENTRY_DISABLE_SZ:1] LL_TX_STALL_ON_ASPM_L1_ENTRY_DISABLE_REG = LL_TX_STALL_ON_ASPM_L1_ENTRY_DISABLE;
reg [`PCIE40E5__LL_TX_STALL_ON_PPM_L1_ENTRY_DISABLE_SZ:1] LL_TX_STALL_ON_PPM_L1_ENTRY_DISABLE_REG = LL_TX_STALL_ON_PPM_L1_ENTRY_DISABLE;
reg [`PCIE40E5__LL_TX_TLP_PARITY_CHK_SZ:1] LL_TX_TLP_PARITY_CHK_REG = LL_TX_TLP_PARITY_CHK;
reg [`PCIE40E5__LL_UFC_ARBITER_ENABLE_SZ:1] LL_UFC_ARBITER_ENABLE_REG = LL_UFC_ARBITER_ENABLE;
reg [`PCIE40E5__LL_USER_SPARE_SZ-1:0] LL_USER_SPARE_REG = LL_USER_SPARE;
reg [`PCIE40E5__LTR_TX_MESSAGE_MINIMUM_INTERVAL_SZ-1:0] LTR_TX_MESSAGE_MINIMUM_INTERVAL_REG = LTR_TX_MESSAGE_MINIMUM_INTERVAL;
reg [`PCIE40E5__LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE_SZ:1] LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE_REG = LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE;
reg [`PCIE40E5__LTR_TX_MESSAGE_ON_LTR_ENABLE_SZ:1] LTR_TX_MESSAGE_ON_LTR_ENABLE_REG = LTR_TX_MESSAGE_ON_LTR_ENABLE;
reg [`PCIE40E5__MCAP_CAP_NEXTPTR_SZ-1:0] MCAP_CAP_NEXTPTR_REG = MCAP_CAP_NEXTPTR;
reg [`PCIE40E5__MCAP_CFG_SLAVE_BLOCK_SZ:1] MCAP_CFG_SLAVE_BLOCK_REG = MCAP_CFG_SLAVE_BLOCK;
reg [`PCIE40E5__MCAP_CONFIGURE_OVERRIDE_SZ:1] MCAP_CONFIGURE_OVERRIDE_REG = MCAP_CONFIGURE_OVERRIDE;
reg [`PCIE40E5__MCAP_ENABLE_SZ:1] MCAP_ENABLE_REG = MCAP_ENABLE;
reg [`PCIE40E5__MCAP_EOS_DESIGN_SWITCH_SZ:1] MCAP_EOS_DESIGN_SWITCH_REG = MCAP_EOS_DESIGN_SWITCH;
reg [`PCIE40E5__MCAP_FPGA_BITSTREAM_VERSION_SZ-1:0] MCAP_FPGA_BITSTREAM_VERSION_REG = MCAP_FPGA_BITSTREAM_VERSION;
reg [`PCIE40E5__MCAP_GATE_IO_ENABLE_DESIGN_SWITCH_SZ:1] MCAP_GATE_IO_ENABLE_DESIGN_SWITCH_REG = MCAP_GATE_IO_ENABLE_DESIGN_SWITCH;
reg [`PCIE40E5__MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH_SZ:1] MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH_REG = MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH;
reg [`PCIE40E5__MCAP_INPUT_GATE_DESIGN_SWITCH_SZ:1] MCAP_INPUT_GATE_DESIGN_SWITCH_REG = MCAP_INPUT_GATE_DESIGN_SWITCH;
reg [`PCIE40E5__MCAP_INTERRUPT_ON_MCAP_EOS_SZ:1] MCAP_INTERRUPT_ON_MCAP_EOS_REG = MCAP_INTERRUPT_ON_MCAP_EOS;
reg [`PCIE40E5__MCAP_INTERRUPT_ON_MCAP_ERROR_SZ:1] MCAP_INTERRUPT_ON_MCAP_ERROR_REG = MCAP_INTERRUPT_ON_MCAP_ERROR;
reg [`PCIE40E5__MCAP_VSEC_ID_SZ-1:0] MCAP_VSEC_ID_REG = MCAP_VSEC_ID;
reg [`PCIE40E5__MCAP_VSEC_LEN_SZ-1:0] MCAP_VSEC_LEN_REG = MCAP_VSEC_LEN;
reg [`PCIE40E5__MCAP_VSEC_REV_SZ-1:0] MCAP_VSEC_REV_REG = MCAP_VSEC_REV;
reg [`PCIE40E5__PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE_SZ:1] PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE_REG = PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE;
reg [`PCIE40E5__PF0_AER_CAP_NEXTPTR_SZ-1:0] PF0_AER_CAP_NEXTPTR_REG = PF0_AER_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_ARI_CAP_NEXTPTR_SZ-1:0] PF0_ARI_CAP_NEXTPTR_REG = PF0_ARI_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_ARI_CAP_NEXT_FUNC_SZ-1:0] PF0_ARI_CAP_NEXT_FUNC_REG = PF0_ARI_CAP_NEXT_FUNC;
reg [`PCIE40E5__PF0_ARI_CAP_VER_SZ-1:0] PF0_ARI_CAP_VER_REG = PF0_ARI_CAP_VER;
reg [`PCIE40E5__PF0_ATS_CAP_INV_QUEUE_DEPTH_SZ-1:0] PF0_ATS_CAP_INV_QUEUE_DEPTH_REG = PF0_ATS_CAP_INV_QUEUE_DEPTH;
reg [`PCIE40E5__PF0_ATS_CAP_NEXTPTR_SZ-1:0] PF0_ATS_CAP_NEXTPTR_REG = PF0_ATS_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_ATS_CAP_ON_SZ:1] PF0_ATS_CAP_ON_REG = PF0_ATS_CAP_ON;
reg [`PCIE40E5__PF0_BAR0_APERTURE_SIZE_SZ-1:0] PF0_BAR0_APERTURE_SIZE_REG = PF0_BAR0_APERTURE_SIZE;
reg [`PCIE40E5__PF0_BAR0_CONTROL_SZ-1:0] PF0_BAR0_CONTROL_REG = PF0_BAR0_CONTROL;
reg [`PCIE40E5__PF0_BAR1_APERTURE_SIZE_SZ-1:0] PF0_BAR1_APERTURE_SIZE_REG = PF0_BAR1_APERTURE_SIZE;
reg [`PCIE40E5__PF0_BAR1_CONTROL_SZ-1:0] PF0_BAR1_CONTROL_REG = PF0_BAR1_CONTROL;
reg [`PCIE40E5__PF0_BAR2_APERTURE_SIZE_SZ-1:0] PF0_BAR2_APERTURE_SIZE_REG = PF0_BAR2_APERTURE_SIZE;
reg [`PCIE40E5__PF0_BAR2_CONTROL_SZ-1:0] PF0_BAR2_CONTROL_REG = PF0_BAR2_CONTROL;
reg [`PCIE40E5__PF0_BAR3_APERTURE_SIZE_SZ-1:0] PF0_BAR3_APERTURE_SIZE_REG = PF0_BAR3_APERTURE_SIZE;
reg [`PCIE40E5__PF0_BAR3_CONTROL_SZ-1:0] PF0_BAR3_CONTROL_REG = PF0_BAR3_CONTROL;
reg [`PCIE40E5__PF0_BAR4_APERTURE_SIZE_SZ-1:0] PF0_BAR4_APERTURE_SIZE_REG = PF0_BAR4_APERTURE_SIZE;
reg [`PCIE40E5__PF0_BAR4_CONTROL_SZ-1:0] PF0_BAR4_CONTROL_REG = PF0_BAR4_CONTROL;
reg [`PCIE40E5__PF0_BAR5_APERTURE_SIZE_SZ-1:0] PF0_BAR5_APERTURE_SIZE_REG = PF0_BAR5_APERTURE_SIZE;
reg [`PCIE40E5__PF0_BAR5_CONTROL_SZ-1:0] PF0_BAR5_CONTROL_REG = PF0_BAR5_CONTROL;
reg [`PCIE40E5__PF0_CAPABILITY_POINTER_SZ-1:0] PF0_CAPABILITY_POINTER_REG = PF0_CAPABILITY_POINTER;
reg [`PCIE40E5__PF0_CCIX_ESM_QUICK_EQ_TIMEOUT_SZ-1:0] PF0_CCIX_ESM_QUICK_EQ_TIMEOUT_REG = PF0_CCIX_ESM_QUICK_EQ_TIMEOUT;
reg [`PCIE40E5__PF0_CCIX_PDVSEC_CAP_ID_SZ-1:0] PF0_CCIX_PDVSEC_CAP_ID_REG = PF0_CCIX_PDVSEC_CAP_ID;
reg [`PCIE40E5__PF0_CCIX_PDVSEC_CAP_LENGTH_SZ-1:0] PF0_CCIX_PDVSEC_CAP_LENGTH_REG = PF0_CCIX_PDVSEC_CAP_LENGTH;
reg [`PCIE40E5__PF0_CCIX_PDVSEC_CAP_NEXTPTR_SZ-1:0] PF0_CCIX_PDVSEC_CAP_NEXTPTR_REG = PF0_CCIX_PDVSEC_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_CCIX_PDVSEC_CAP_REVISION_SZ-1:0] PF0_CCIX_PDVSEC_CAP_REVISION_REG = PF0_CCIX_PDVSEC_CAP_REVISION;
reg [`PCIE40E5__PF0_CCIX_PDVSEC_CAP_VENDOR_ID_SZ-1:0] PF0_CCIX_PDVSEC_CAP_VENDOR_ID_REG = PF0_CCIX_PDVSEC_CAP_VENDOR_ID;
reg [`PCIE40E5__PF0_CCIX_PDVSEC_PCR_SIZE_SZ-1:0] PF0_CCIX_PDVSEC_PCR_SIZE_REG = PF0_CCIX_PDVSEC_PCR_SIZE;
reg [`PCIE40E5__PF0_CCIX_PDVSEC_PCR_START_ADDR_SZ-1:0] PF0_CCIX_PDVSEC_PCR_START_ADDR_REG = PF0_CCIX_PDVSEC_PCR_START_ADDR;
reg [`PCIE40E5__PF0_CCIX_PDVSEC_PCSR_SIZE_SZ-1:0] PF0_CCIX_PDVSEC_PCSR_SIZE_REG = PF0_CCIX_PDVSEC_PCSR_SIZE;
reg [`PCIE40E5__PF0_CCIX_PDVSEC_PCSR_START_ADDR_SZ-1:0] PF0_CCIX_PDVSEC_PCSR_START_ADDR_REG = PF0_CCIX_PDVSEC_PCSR_START_ADDR;
reg [`PCIE40E5__PF0_CCIX_TDVSEC_CAP_ID_SZ-1:0] PF0_CCIX_TDVSEC_CAP_ID_REG = PF0_CCIX_TDVSEC_CAP_ID;
reg [`PCIE40E5__PF0_CCIX_TDVSEC_CAP_LENGTH_SZ-1:0] PF0_CCIX_TDVSEC_CAP_LENGTH_REG = PF0_CCIX_TDVSEC_CAP_LENGTH;
reg [`PCIE40E5__PF0_CCIX_TDVSEC_CAP_NEXTPTR_SZ-1:0] PF0_CCIX_TDVSEC_CAP_NEXTPTR_REG = PF0_CCIX_TDVSEC_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_CCIX_TDVSEC_CAP_REVISION_SZ-1:0] PF0_CCIX_TDVSEC_CAP_REVISION_REG = PF0_CCIX_TDVSEC_CAP_REVISION;
reg [`PCIE40E5__PF0_CCIX_TDVSEC_CAP_VENDOR_ID_SZ-1:0] PF0_CCIX_TDVSEC_CAP_VENDOR_ID_REG = PF0_CCIX_TDVSEC_CAP_VENDOR_ID;
reg [`PCIE40E5__PF0_CCIX_TDVSEC_CCIX_VC_BYTE_OFFSET_SZ-1:0] PF0_CCIX_TDVSEC_CCIX_VC_BYTE_OFFSET_REG = PF0_CCIX_TDVSEC_CCIX_VC_BYTE_OFFSET;
reg [`PCIE40E5__PF0_CLASS_CODE_SZ-1:0] PF0_CLASS_CODE_REG = PF0_CLASS_CODE;
reg [`PCIE40E5__PF0_DEV_CAP2_10B_TAG_COMPLETER_SUPPORTED_SZ:1] PF0_DEV_CAP2_10B_TAG_COMPLETER_SUPPORTED_REG = PF0_DEV_CAP2_10B_TAG_COMPLETER_SUPPORTED;
reg [`PCIE40E5__PF0_DEV_CAP2_10B_TAG_REQUESTER_SUPPORTED_SZ:1] PF0_DEV_CAP2_10B_TAG_REQUESTER_SUPPORTED_REG = PF0_DEV_CAP2_10B_TAG_REQUESTER_SUPPORTED;
reg [`PCIE40E5__PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT_SZ:1] PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT_REG = PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT;
reg [`PCIE40E5__PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT_SZ:1] PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT_REG = PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT;
reg [`PCIE40E5__PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT_SZ:1] PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT_REG = PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT;
reg [`PCIE40E5__PF0_DEV_CAP2_ARI_FORWARD_ENABLE_SZ:1] PF0_DEV_CAP2_ARI_FORWARD_ENABLE_REG = PF0_DEV_CAP2_ARI_FORWARD_ENABLE;
reg [`PCIE40E5__PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE_SZ:1] PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE_REG = PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE;
reg [`PCIE40E5__PF0_DEV_CAP2_LTR_SUPPORT_SZ:1] PF0_DEV_CAP2_LTR_SUPPORT_REG = PF0_DEV_CAP2_LTR_SUPPORT;
reg [`PCIE40E5__PF0_DEV_CAP2_OBFF_SUPPORT_SZ-1:0] PF0_DEV_CAP2_OBFF_SUPPORT_REG = PF0_DEV_CAP2_OBFF_SUPPORT;
reg [`PCIE40E5__PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT_SZ:1] PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT_REG = PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT;
reg [`PCIE40E5__PF0_DEV_CAP_ENDPOINT_L0S_LATENCY_SZ-1:0] PF0_DEV_CAP_ENDPOINT_L0S_LATENCY_REG = PF0_DEV_CAP_ENDPOINT_L0S_LATENCY;
reg [`PCIE40E5__PF0_DEV_CAP_ENDPOINT_L1_LATENCY_SZ-1:0] PF0_DEV_CAP_ENDPOINT_L1_LATENCY_REG = PF0_DEV_CAP_ENDPOINT_L1_LATENCY;
reg [`PCIE40E5__PF0_DEV_CAP_EXT_TAG_SUPPORTED_SZ:1] PF0_DEV_CAP_EXT_TAG_SUPPORTED_REG = PF0_DEV_CAP_EXT_TAG_SUPPORTED;
reg [`PCIE40E5__PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE_SZ:1] PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE_REG = PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE;
reg [`PCIE40E5__PF0_DEV_CAP_MAX_PAYLOAD_SIZE_SZ-1:0] PF0_DEV_CAP_MAX_PAYLOAD_SIZE_REG = PF0_DEV_CAP_MAX_PAYLOAD_SIZE;
reg [`PCIE40E5__PF0_DEV_CONTROL2_PERMIT_IDO_CPL_EN_SZ:1] PF0_DEV_CONTROL2_PERMIT_IDO_CPL_EN_REG = PF0_DEV_CONTROL2_PERMIT_IDO_CPL_EN;
reg [`PCIE40E5__PF0_DEV_CONTROL2_PERMIT_IDO_REQ_EN_SZ:1] PF0_DEV_CONTROL2_PERMIT_IDO_REQ_EN_REG = PF0_DEV_CONTROL2_PERMIT_IDO_REQ_EN;
reg [`PCIE40E5__PF0_DLL_FEATURE_CAP_ID_SZ-1:0] PF0_DLL_FEATURE_CAP_ID_REG = PF0_DLL_FEATURE_CAP_ID;
reg [`PCIE40E5__PF0_DLL_FEATURE_CAP_NEXTPTR_SZ-1:0] PF0_DLL_FEATURE_CAP_NEXTPTR_REG = PF0_DLL_FEATURE_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_DLL_FEATURE_CAP_ON_SZ:1] PF0_DLL_FEATURE_CAP_ON_REG = PF0_DLL_FEATURE_CAP_ON;
reg [`PCIE40E5__PF0_DLL_FEATURE_CAP_VER_SZ-1:0] PF0_DLL_FEATURE_CAP_VER_REG = PF0_DLL_FEATURE_CAP_VER;
reg [`PCIE40E5__PF0_DSN_CAP_NEXTPTR_SZ-1:0] PF0_DSN_CAP_NEXTPTR_REG = PF0_DSN_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_EXPANSION_ROM_APERTURE_SIZE_SZ-1:0] PF0_EXPANSION_ROM_APERTURE_SIZE_REG = PF0_EXPANSION_ROM_APERTURE_SIZE;
reg [`PCIE40E5__PF0_EXPANSION_ROM_ENABLE_SZ:1] PF0_EXPANSION_ROM_ENABLE_REG = PF0_EXPANSION_ROM_ENABLE;
reg [`PCIE40E5__PF0_INTERRUPT_PIN_SZ-1:0] PF0_INTERRUPT_PIN_REG = PF0_INTERRUPT_PIN;
reg [`PCIE40E5__PF0_LINK_CAP_ASPM_SUPPORT_SZ-1:0] PF0_LINK_CAP_ASPM_SUPPORT_REG = PF0_LINK_CAP_ASPM_SUPPORT;
reg [`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1_SZ-1:0] PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1_REG = PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1;
reg [`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2_SZ-1:0] PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2_REG = PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2;
reg [`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3_SZ-1:0] PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3_REG = PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3;
reg [`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4_SZ-1:0] PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4_REG = PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4;
reg [`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1_SZ-1:0] PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1_REG = PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1;
reg [`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2_SZ-1:0] PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2_REG = PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2;
reg [`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3_SZ-1:0] PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3_REG = PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3;
reg [`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4_SZ-1:0] PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4_REG = PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4;
reg [`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1_SZ-1:0] PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1_REG = PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1;
reg [`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2_SZ-1:0] PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2_REG = PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2;
reg [`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3_SZ-1:0] PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3_REG = PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3;
reg [`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4_SZ-1:0] PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4_REG = PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4;
reg [`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1_SZ-1:0] PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1_REG = PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1;
reg [`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2_SZ-1:0] PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2_REG = PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2;
reg [`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3_SZ-1:0] PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3_REG = PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3;
reg [`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4_SZ-1:0] PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4_REG = PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4;
reg PF0_LINK_CONTROL_RCB_REG = PF0_LINK_CONTROL_RCB;
reg [`PCIE40E5__PF0_LINK_STATUS_SLOT_CLOCK_CONFIG_SZ:1] PF0_LINK_STATUS_SLOT_CLOCK_CONFIG_REG = PF0_LINK_STATUS_SLOT_CLOCK_CONFIG;
reg [`PCIE40E5__PF0_LTR_CAP_MAX_NOSNOOP_LAT_SZ-1:0] PF0_LTR_CAP_MAX_NOSNOOP_LAT_REG = PF0_LTR_CAP_MAX_NOSNOOP_LAT;
reg [`PCIE40E5__PF0_LTR_CAP_MAX_SNOOP_LAT_SZ-1:0] PF0_LTR_CAP_MAX_SNOOP_LAT_REG = PF0_LTR_CAP_MAX_SNOOP_LAT;
reg [`PCIE40E5__PF0_LTR_CAP_NEXTPTR_SZ-1:0] PF0_LTR_CAP_NEXTPTR_REG = PF0_LTR_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_LTR_CAP_VER_SZ-1:0] PF0_LTR_CAP_VER_REG = PF0_LTR_CAP_VER;
reg [`PCIE40E5__PF0_MARGINING_CAP_ID_SZ-1:0] PF0_MARGINING_CAP_ID_REG = PF0_MARGINING_CAP_ID;
reg [`PCIE40E5__PF0_MARGINING_CAP_NEXTPTR_SZ-1:0] PF0_MARGINING_CAP_NEXTPTR_REG = PF0_MARGINING_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_MARGINING_CAP_ON_SZ:1] PF0_MARGINING_CAP_ON_REG = PF0_MARGINING_CAP_ON;
reg [`PCIE40E5__PF0_MARGINING_CAP_VER_SZ-1:0] PF0_MARGINING_CAP_VER_REG = PF0_MARGINING_CAP_VER;
reg [`PCIE40E5__PF0_MARGINING_USES_DRVR_SW_SZ:1] PF0_MARGINING_USES_DRVR_SW_REG = PF0_MARGINING_USES_DRVR_SW;
reg [`PCIE40E5__PF0_MSIX_CAP_NEXTPTR_SZ-1:0] PF0_MSIX_CAP_NEXTPTR_REG = PF0_MSIX_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_MSIX_CAP_PBA_BIR_SZ-1:0] PF0_MSIX_CAP_PBA_BIR_REG = PF0_MSIX_CAP_PBA_BIR;
reg [`PCIE40E5__PF0_MSIX_CAP_PBA_OFFSET_SZ-1:0] PF0_MSIX_CAP_PBA_OFFSET_REG = PF0_MSIX_CAP_PBA_OFFSET;
reg [`PCIE40E5__PF0_MSIX_CAP_TABLE_BIR_SZ-1:0] PF0_MSIX_CAP_TABLE_BIR_REG = PF0_MSIX_CAP_TABLE_BIR;
reg [`PCIE40E5__PF0_MSIX_CAP_TABLE_OFFSET_SZ-1:0] PF0_MSIX_CAP_TABLE_OFFSET_REG = PF0_MSIX_CAP_TABLE_OFFSET;
reg [`PCIE40E5__PF0_MSIX_CAP_TABLE_SIZE_SZ-1:0] PF0_MSIX_CAP_TABLE_SIZE_REG = PF0_MSIX_CAP_TABLE_SIZE;
reg [`PCIE40E5__PF0_MSIX_VECTOR_COUNT_SZ-1:0] PF0_MSIX_VECTOR_COUNT_REG = PF0_MSIX_VECTOR_COUNT;
reg [`PCIE40E5__PF0_MSI_CAP_MULTIMSGCAP_SZ-1:0] PF0_MSI_CAP_MULTIMSGCAP_REG = PF0_MSI_CAP_MULTIMSGCAP;
reg [`PCIE40E5__PF0_MSI_CAP_NEXTPTR_SZ-1:0] PF0_MSI_CAP_NEXTPTR_REG = PF0_MSI_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_MSI_CAP_PERVECMASKCAP_SZ:1] PF0_MSI_CAP_PERVECMASKCAP_REG = PF0_MSI_CAP_PERVECMASKCAP;
reg PF0_PASID_CAP_EXEC_PERM_SUPP_REG = PF0_PASID_CAP_EXEC_PERM_SUPP;
reg [`PCIE40E5__PF0_PASID_CAP_MAX_PASID_WIDTH_SZ-1:0] PF0_PASID_CAP_MAX_PASID_WIDTH_REG = PF0_PASID_CAP_MAX_PASID_WIDTH;
reg [`PCIE40E5__PF0_PASID_CAP_NEXTPTR_SZ-1:0] PF0_PASID_CAP_NEXTPTR_REG = PF0_PASID_CAP_NEXTPTR;
reg PF0_PASID_CAP_ON_REG = PF0_PASID_CAP_ON;
reg PF0_PASID_CAP_PRIVIL_MODE_SUPP_REG = PF0_PASID_CAP_PRIVIL_MODE_SUPP;
reg [`PCIE40E5__PF0_PCIE_CAP_NEXTPTR_SZ-1:0] PF0_PCIE_CAP_NEXTPTR_REG = PF0_PCIE_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_PL16_CAP_ID_SZ-1:0] PF0_PL16_CAP_ID_REG = PF0_PL16_CAP_ID;
reg [`PCIE40E5__PF0_PL16_CAP_NEXTPTR_SZ-1:0] PF0_PL16_CAP_NEXTPTR_REG = PF0_PL16_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_PL16_CAP_ON_SZ:1] PF0_PL16_CAP_ON_REG = PF0_PL16_CAP_ON;
reg [`PCIE40E5__PF0_PL16_CAP_VER_SZ-1:0] PF0_PL16_CAP_VER_REG = PF0_PL16_CAP_VER;
reg [`PCIE40E5__PF0_PM_CAP_ID_SZ-1:0] PF0_PM_CAP_ID_REG = PF0_PM_CAP_ID;
reg [`PCIE40E5__PF0_PM_CAP_NEXTPTR_SZ-1:0] PF0_PM_CAP_NEXTPTR_REG = PF0_PM_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_PM_CAP_PMESUPPORT_D0_SZ:1] PF0_PM_CAP_PMESUPPORT_D0_REG = PF0_PM_CAP_PMESUPPORT_D0;
reg [`PCIE40E5__PF0_PM_CAP_PMESUPPORT_D1_SZ:1] PF0_PM_CAP_PMESUPPORT_D1_REG = PF0_PM_CAP_PMESUPPORT_D1;
reg [`PCIE40E5__PF0_PM_CAP_PMESUPPORT_D3COLD_SZ:1] PF0_PM_CAP_PMESUPPORT_D3COLD_REG = PF0_PM_CAP_PMESUPPORT_D3COLD;
reg [`PCIE40E5__PF0_PM_CAP_PMESUPPORT_D3HOT_SZ:1] PF0_PM_CAP_PMESUPPORT_D3HOT_REG = PF0_PM_CAP_PMESUPPORT_D3HOT;
reg [`PCIE40E5__PF0_PM_CAP_SUPP_D1_STATE_SZ:1] PF0_PM_CAP_SUPP_D1_STATE_REG = PF0_PM_CAP_SUPP_D1_STATE;
reg [`PCIE40E5__PF0_PM_CAP_VER_ID_SZ-1:0] PF0_PM_CAP_VER_ID_REG = PF0_PM_CAP_VER_ID;
reg [`PCIE40E5__PF0_PM_CSR_NOSOFTRESET_SZ:1] PF0_PM_CSR_NOSOFTRESET_REG = PF0_PM_CSR_NOSOFTRESET;
reg [`PCIE40E5__PF0_PRI_CAP_NEXTPTR_SZ-1:0] PF0_PRI_CAP_NEXTPTR_REG = PF0_PRI_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_PRI_CAP_ON_SZ:1] PF0_PRI_CAP_ON_REG = PF0_PRI_CAP_ON;
reg [`PCIE40E5__PF0_PRI_OST_PR_CAPACITY_SZ-1:0] PF0_PRI_OST_PR_CAPACITY_REG = PF0_PRI_OST_PR_CAPACITY;
reg [`PCIE40E5__PF0_SECONDARY_PCIE_CAP_NEXTPTR_SZ-1:0] PF0_SECONDARY_PCIE_CAP_NEXTPTR_REG = PF0_SECONDARY_PCIE_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED_SZ:1] PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED_REG = PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED;
reg [`PCIE40E5__PF0_SRIOV_BAR0_APERTURE_SIZE_SZ-1:0] PF0_SRIOV_BAR0_APERTURE_SIZE_REG = PF0_SRIOV_BAR0_APERTURE_SIZE;
reg [`PCIE40E5__PF0_SRIOV_BAR0_CONTROL_SZ-1:0] PF0_SRIOV_BAR0_CONTROL_REG = PF0_SRIOV_BAR0_CONTROL;
reg [`PCIE40E5__PF0_SRIOV_BAR1_APERTURE_SIZE_SZ-1:0] PF0_SRIOV_BAR1_APERTURE_SIZE_REG = PF0_SRIOV_BAR1_APERTURE_SIZE;
reg [`PCIE40E5__PF0_SRIOV_BAR1_CONTROL_SZ-1:0] PF0_SRIOV_BAR1_CONTROL_REG = PF0_SRIOV_BAR1_CONTROL;
reg [`PCIE40E5__PF0_SRIOV_BAR2_APERTURE_SIZE_SZ-1:0] PF0_SRIOV_BAR2_APERTURE_SIZE_REG = PF0_SRIOV_BAR2_APERTURE_SIZE;
reg [`PCIE40E5__PF0_SRIOV_BAR2_CONTROL_SZ-1:0] PF0_SRIOV_BAR2_CONTROL_REG = PF0_SRIOV_BAR2_CONTROL;
reg [`PCIE40E5__PF0_SRIOV_BAR3_APERTURE_SIZE_SZ-1:0] PF0_SRIOV_BAR3_APERTURE_SIZE_REG = PF0_SRIOV_BAR3_APERTURE_SIZE;
reg [`PCIE40E5__PF0_SRIOV_BAR3_CONTROL_SZ-1:0] PF0_SRIOV_BAR3_CONTROL_REG = PF0_SRIOV_BAR3_CONTROL;
reg [`PCIE40E5__PF0_SRIOV_BAR4_APERTURE_SIZE_SZ-1:0] PF0_SRIOV_BAR4_APERTURE_SIZE_REG = PF0_SRIOV_BAR4_APERTURE_SIZE;
reg [`PCIE40E5__PF0_SRIOV_BAR4_CONTROL_SZ-1:0] PF0_SRIOV_BAR4_CONTROL_REG = PF0_SRIOV_BAR4_CONTROL;
reg [`PCIE40E5__PF0_SRIOV_BAR5_APERTURE_SIZE_SZ-1:0] PF0_SRIOV_BAR5_APERTURE_SIZE_REG = PF0_SRIOV_BAR5_APERTURE_SIZE;
reg [`PCIE40E5__PF0_SRIOV_BAR5_CONTROL_SZ-1:0] PF0_SRIOV_BAR5_CONTROL_REG = PF0_SRIOV_BAR5_CONTROL;
reg [`PCIE40E5__PF0_SRIOV_CAP_INITIAL_VF_SZ-1:0] PF0_SRIOV_CAP_INITIAL_VF_REG = PF0_SRIOV_CAP_INITIAL_VF;
reg [`PCIE40E5__PF0_SRIOV_CAP_NEXTPTR_SZ-1:0] PF0_SRIOV_CAP_NEXTPTR_REG = PF0_SRIOV_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_SRIOV_CAP_TOTAL_VF_SZ-1:0] PF0_SRIOV_CAP_TOTAL_VF_REG = PF0_SRIOV_CAP_TOTAL_VF;
reg [`PCIE40E5__PF0_SRIOV_CAP_VER_SZ-1:0] PF0_SRIOV_CAP_VER_REG = PF0_SRIOV_CAP_VER;
reg [`PCIE40E5__PF0_SRIOV_FIRST_VF_OFFSET_SZ-1:0] PF0_SRIOV_FIRST_VF_OFFSET_REG = PF0_SRIOV_FIRST_VF_OFFSET;
reg [`PCIE40E5__PF0_SRIOV_FUNC_DEP_LINK_SZ-1:0] PF0_SRIOV_FUNC_DEP_LINK_REG = PF0_SRIOV_FUNC_DEP_LINK;
reg [`PCIE40E5__PF0_SRIOV_SUPPORTED_PAGE_SIZE_SZ-1:0] PF0_SRIOV_SUPPORTED_PAGE_SIZE_REG = PF0_SRIOV_SUPPORTED_PAGE_SIZE;
reg [`PCIE40E5__PF0_SRIOV_VF_DEVICE_ID_SZ-1:0] PF0_SRIOV_VF_DEVICE_ID_REG = PF0_SRIOV_VF_DEVICE_ID;
reg [`PCIE40E5__PF0_TPHR_CAP_DEV_SPECIFIC_MODE_SZ:1] PF0_TPHR_CAP_DEV_SPECIFIC_MODE_REG = PF0_TPHR_CAP_DEV_SPECIFIC_MODE;
reg [`PCIE40E5__PF0_TPHR_CAP_ENABLE_SZ:1] PF0_TPHR_CAP_ENABLE_REG = PF0_TPHR_CAP_ENABLE;
reg [`PCIE40E5__PF0_TPHR_CAP_INT_VEC_MODE_SZ:1] PF0_TPHR_CAP_INT_VEC_MODE_REG = PF0_TPHR_CAP_INT_VEC_MODE;
reg [`PCIE40E5__PF0_TPHR_CAP_NEXTPTR_SZ-1:0] PF0_TPHR_CAP_NEXTPTR_REG = PF0_TPHR_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_TPHR_CAP_ST_MODE_SEL_SZ-1:0] PF0_TPHR_CAP_ST_MODE_SEL_REG = PF0_TPHR_CAP_ST_MODE_SEL;
reg [`PCIE40E5__PF0_TPHR_CAP_ST_TABLE_LOC_SZ-1:0] PF0_TPHR_CAP_ST_TABLE_LOC_REG = PF0_TPHR_CAP_ST_TABLE_LOC;
reg [`PCIE40E5__PF0_TPHR_CAP_ST_TABLE_SIZE_SZ-1:0] PF0_TPHR_CAP_ST_TABLE_SIZE_REG = PF0_TPHR_CAP_ST_TABLE_SIZE;
reg [`PCIE40E5__PF0_TPHR_CAP_VER_SZ-1:0] PF0_TPHR_CAP_VER_REG = PF0_TPHR_CAP_VER;
reg [`PCIE40E5__PF0_VC_ARB_CAPABILITY_SZ-1:0] PF0_VC_ARB_CAPABILITY_REG = PF0_VC_ARB_CAPABILITY;
reg [`PCIE40E5__PF0_VC_ARB_TBL_OFFSET_SZ-1:0] PF0_VC_ARB_TBL_OFFSET_REG = PF0_VC_ARB_TBL_OFFSET;
reg [`PCIE40E5__PF0_VC_CAP_ENABLE_SZ:1] PF0_VC_CAP_ENABLE_REG = PF0_VC_CAP_ENABLE;
reg [`PCIE40E5__PF0_VC_CAP_NEXTPTR_SZ-1:0] PF0_VC_CAP_NEXTPTR_REG = PF0_VC_CAP_NEXTPTR;
reg [`PCIE40E5__PF0_VC_CAP_VER_SZ-1:0] PF0_VC_CAP_VER_REG = PF0_VC_CAP_VER;
reg [`PCIE40E5__PF0_VC_EXTENDED_COUNT_SZ:1] PF0_VC_EXTENDED_COUNT_REG = PF0_VC_EXTENDED_COUNT;
reg [`PCIE40E5__PF0_VC_LOW_PRIORITY_EXTENDED_COUNT_SZ:1] PF0_VC_LOW_PRIORITY_EXTENDED_COUNT_REG = PF0_VC_LOW_PRIORITY_EXTENDED_COUNT;
reg [`PCIE40E5__PF1_AER_CAP_NEXTPTR_SZ-1:0] PF1_AER_CAP_NEXTPTR_REG = PF1_AER_CAP_NEXTPTR;
reg [`PCIE40E5__PF1_ARI_CAP_NEXTPTR_SZ-1:0] PF1_ARI_CAP_NEXTPTR_REG = PF1_ARI_CAP_NEXTPTR;
reg [`PCIE40E5__PF1_ARI_CAP_NEXT_FUNC_SZ-1:0] PF1_ARI_CAP_NEXT_FUNC_REG = PF1_ARI_CAP_NEXT_FUNC;
reg [`PCIE40E5__PF1_ATS_CAP_INV_QUEUE_DEPTH_SZ-1:0] PF1_ATS_CAP_INV_QUEUE_DEPTH_REG = PF1_ATS_CAP_INV_QUEUE_DEPTH;
reg [`PCIE40E5__PF1_ATS_CAP_NEXTPTR_SZ-1:0] PF1_ATS_CAP_NEXTPTR_REG = PF1_ATS_CAP_NEXTPTR;
reg [`PCIE40E5__PF1_ATS_CAP_ON_SZ:1] PF1_ATS_CAP_ON_REG = PF1_ATS_CAP_ON;
reg [`PCIE40E5__PF1_BAR0_APERTURE_SIZE_SZ-1:0] PF1_BAR0_APERTURE_SIZE_REG = PF1_BAR0_APERTURE_SIZE;
reg [`PCIE40E5__PF1_BAR0_CONTROL_SZ-1:0] PF1_BAR0_CONTROL_REG = PF1_BAR0_CONTROL;
reg [`PCIE40E5__PF1_BAR1_APERTURE_SIZE_SZ-1:0] PF1_BAR1_APERTURE_SIZE_REG = PF1_BAR1_APERTURE_SIZE;
reg [`PCIE40E5__PF1_BAR1_CONTROL_SZ-1:0] PF1_BAR1_CONTROL_REG = PF1_BAR1_CONTROL;
reg [`PCIE40E5__PF1_BAR2_APERTURE_SIZE_SZ-1:0] PF1_BAR2_APERTURE_SIZE_REG = PF1_BAR2_APERTURE_SIZE;
reg [`PCIE40E5__PF1_BAR2_CONTROL_SZ-1:0] PF1_BAR2_CONTROL_REG = PF1_BAR2_CONTROL;
reg [`PCIE40E5__PF1_BAR3_APERTURE_SIZE_SZ-1:0] PF1_BAR3_APERTURE_SIZE_REG = PF1_BAR3_APERTURE_SIZE;
reg [`PCIE40E5__PF1_BAR3_CONTROL_SZ-1:0] PF1_BAR3_CONTROL_REG = PF1_BAR3_CONTROL;
reg [`PCIE40E5__PF1_BAR4_APERTURE_SIZE_SZ-1:0] PF1_BAR4_APERTURE_SIZE_REG = PF1_BAR4_APERTURE_SIZE;
reg [`PCIE40E5__PF1_BAR4_CONTROL_SZ-1:0] PF1_BAR4_CONTROL_REG = PF1_BAR4_CONTROL;
reg [`PCIE40E5__PF1_BAR5_APERTURE_SIZE_SZ-1:0] PF1_BAR5_APERTURE_SIZE_REG = PF1_BAR5_APERTURE_SIZE;
reg [`PCIE40E5__PF1_BAR5_CONTROL_SZ-1:0] PF1_BAR5_CONTROL_REG = PF1_BAR5_CONTROL;
reg [`PCIE40E5__PF1_CAPABILITY_POINTER_SZ-1:0] PF1_CAPABILITY_POINTER_REG = PF1_CAPABILITY_POINTER;
reg [`PCIE40E5__PF1_CCIX_PDVSEC_CAP_ID_SZ-1:0] PF1_CCIX_PDVSEC_CAP_ID_REG = PF1_CCIX_PDVSEC_CAP_ID;
reg [`PCIE40E5__PF1_CCIX_PDVSEC_CAP_LENGTH_SZ-1:0] PF1_CCIX_PDVSEC_CAP_LENGTH_REG = PF1_CCIX_PDVSEC_CAP_LENGTH;
reg [`PCIE40E5__PF1_CCIX_PDVSEC_CAP_NEXTPTR_SZ-1:0] PF1_CCIX_PDVSEC_CAP_NEXTPTR_REG = PF1_CCIX_PDVSEC_CAP_NEXTPTR;
reg [`PCIE40E5__PF1_CCIX_PDVSEC_CAP_REVISION_SZ-1:0] PF1_CCIX_PDVSEC_CAP_REVISION_REG = PF1_CCIX_PDVSEC_CAP_REVISION;
reg [`PCIE40E5__PF1_CCIX_PDVSEC_CAP_VENDOR_ID_SZ-1:0] PF1_CCIX_PDVSEC_CAP_VENDOR_ID_REG = PF1_CCIX_PDVSEC_CAP_VENDOR_ID;
reg [`PCIE40E5__PF1_CCIX_PDVSEC_PCR_SIZE_SZ-1:0] PF1_CCIX_PDVSEC_PCR_SIZE_REG = PF1_CCIX_PDVSEC_PCR_SIZE;
reg [`PCIE40E5__PF1_CCIX_PDVSEC_PCR_START_ADDR_SZ-1:0] PF1_CCIX_PDVSEC_PCR_START_ADDR_REG = PF1_CCIX_PDVSEC_PCR_START_ADDR;
reg [`PCIE40E5__PF1_CCIX_PDVSEC_PCSR_SIZE_SZ-1:0] PF1_CCIX_PDVSEC_PCSR_SIZE_REG = PF1_CCIX_PDVSEC_PCSR_SIZE;
reg [`PCIE40E5__PF1_CCIX_PDVSEC_PCSR_START_ADDR_SZ-1:0] PF1_CCIX_PDVSEC_PCSR_START_ADDR_REG = PF1_CCIX_PDVSEC_PCSR_START_ADDR;
reg [`PCIE40E5__PF1_CLASS_CODE_SZ-1:0] PF1_CLASS_CODE_REG = PF1_CLASS_CODE;
reg [`PCIE40E5__PF1_DEV_CAP_MAX_PAYLOAD_SIZE_SZ-1:0] PF1_DEV_CAP_MAX_PAYLOAD_SIZE_REG = PF1_DEV_CAP_MAX_PAYLOAD_SIZE;
reg [`PCIE40E5__PF1_DLL_FEATURE_CAP_NEXTPTR_SZ-1:0] PF1_DLL_FEATURE_CAP_NEXTPTR_REG = PF1_DLL_FEATURE_CAP_NEXTPTR;
reg [`PCIE40E5__PF1_DSN_CAP_NEXTPTR_SZ-1:0] PF1_DSN_CAP_NEXTPTR_REG = PF1_DSN_CAP_NEXTPTR;
reg [`PCIE40E5__PF1_EXPANSION_ROM_APERTURE_SIZE_SZ-1:0] PF1_EXPANSION_ROM_APERTURE_SIZE_REG = PF1_EXPANSION_ROM_APERTURE_SIZE;
reg [`PCIE40E5__PF1_EXPANSION_ROM_ENABLE_SZ:1] PF1_EXPANSION_ROM_ENABLE_REG = PF1_EXPANSION_ROM_ENABLE;
reg [`PCIE40E5__PF1_INTERRUPT_PIN_SZ-1:0] PF1_INTERRUPT_PIN_REG = PF1_INTERRUPT_PIN;
reg [`PCIE40E5__PF1_MSIX_CAP_NEXTPTR_SZ-1:0] PF1_MSIX_CAP_NEXTPTR_REG = PF1_MSIX_CAP_NEXTPTR;
reg [`PCIE40E5__PF1_MSIX_CAP_PBA_BIR_SZ-1:0] PF1_MSIX_CAP_PBA_BIR_REG = PF1_MSIX_CAP_PBA_BIR;
reg [`PCIE40E5__PF1_MSIX_CAP_PBA_OFFSET_SZ-1:0] PF1_MSIX_CAP_PBA_OFFSET_REG = PF1_MSIX_CAP_PBA_OFFSET;
reg [`PCIE40E5__PF1_MSIX_CAP_TABLE_BIR_SZ-1:0] PF1_MSIX_CAP_TABLE_BIR_REG = PF1_MSIX_CAP_TABLE_BIR;
reg [`PCIE40E5__PF1_MSIX_CAP_TABLE_OFFSET_SZ-1:0] PF1_MSIX_CAP_TABLE_OFFSET_REG = PF1_MSIX_CAP_TABLE_OFFSET;
reg [`PCIE40E5__PF1_MSIX_CAP_TABLE_SIZE_SZ-1:0] PF1_MSIX_CAP_TABLE_SIZE_REG = PF1_MSIX_CAP_TABLE_SIZE;
reg [`PCIE40E5__PF1_MSI_CAP_MULTIMSGCAP_SZ-1:0] PF1_MSI_CAP_MULTIMSGCAP_REG = PF1_MSI_CAP_MULTIMSGCAP;
reg [`PCIE40E5__PF1_MSI_CAP_NEXTPTR_SZ-1:0] PF1_MSI_CAP_NEXTPTR_REG = PF1_MSI_CAP_NEXTPTR;
reg [`PCIE40E5__PF1_MSI_CAP_PERVECMASKCAP_SZ:1] PF1_MSI_CAP_PERVECMASKCAP_REG = PF1_MSI_CAP_PERVECMASKCAP;
reg PF1_PASID_CAP_EXEC_PERM_SUPP_REG = PF1_PASID_CAP_EXEC_PERM_SUPP;
reg [`PCIE40E5__PF1_PASID_CAP_MAX_PASID_WIDTH_SZ-1:0] PF1_PASID_CAP_MAX_PASID_WIDTH_REG = PF1_PASID_CAP_MAX_PASID_WIDTH;
reg [`PCIE40E5__PF1_PASID_CAP_NEXTPTR_SZ-1:0] PF1_PASID_CAP_NEXTPTR_REG = PF1_PASID_CAP_NEXTPTR;
reg PF1_PASID_CAP_PRIVIL_MODE_SUPP_REG = PF1_PASID_CAP_PRIVIL_MODE_SUPP;
reg [`PCIE40E5__PF1_PCIE_CAP_NEXTPTR_SZ-1:0] PF1_PCIE_CAP_NEXTPTR_REG = PF1_PCIE_CAP_NEXTPTR;
reg [`PCIE40E5__PF1_PM_CAP_NEXTPTR_SZ-1:0] PF1_PM_CAP_NEXTPTR_REG = PF1_PM_CAP_NEXTPTR;
reg [`PCIE40E5__PF1_PRI_CAP_NEXTPTR_SZ-1:0] PF1_PRI_CAP_NEXTPTR_REG = PF1_PRI_CAP_NEXTPTR;
reg [`PCIE40E5__PF1_PRI_CAP_ON_SZ:1] PF1_PRI_CAP_ON_REG = PF1_PRI_CAP_ON;
reg [`PCIE40E5__PF1_PRI_OST_PR_CAPACITY_SZ-1:0] PF1_PRI_OST_PR_CAPACITY_REG = PF1_PRI_OST_PR_CAPACITY;
reg [`PCIE40E5__PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED_SZ:1] PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED_REG = PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED;
reg [`PCIE40E5__PF1_SRIOV_BAR0_APERTURE_SIZE_SZ-1:0] PF1_SRIOV_BAR0_APERTURE_SIZE_REG = PF1_SRIOV_BAR0_APERTURE_SIZE;
reg [`PCIE40E5__PF1_SRIOV_BAR0_CONTROL_SZ-1:0] PF1_SRIOV_BAR0_CONTROL_REG = PF1_SRIOV_BAR0_CONTROL;
reg [`PCIE40E5__PF1_SRIOV_BAR1_APERTURE_SIZE_SZ-1:0] PF1_SRIOV_BAR1_APERTURE_SIZE_REG = PF1_SRIOV_BAR1_APERTURE_SIZE;
reg [`PCIE40E5__PF1_SRIOV_BAR1_CONTROL_SZ-1:0] PF1_SRIOV_BAR1_CONTROL_REG = PF1_SRIOV_BAR1_CONTROL;
reg [`PCIE40E5__PF1_SRIOV_BAR2_APERTURE_SIZE_SZ-1:0] PF1_SRIOV_BAR2_APERTURE_SIZE_REG = PF1_SRIOV_BAR2_APERTURE_SIZE;
reg [`PCIE40E5__PF1_SRIOV_BAR2_CONTROL_SZ-1:0] PF1_SRIOV_BAR2_CONTROL_REG = PF1_SRIOV_BAR2_CONTROL;
reg [`PCIE40E5__PF1_SRIOV_BAR3_APERTURE_SIZE_SZ-1:0] PF1_SRIOV_BAR3_APERTURE_SIZE_REG = PF1_SRIOV_BAR3_APERTURE_SIZE;
reg [`PCIE40E5__PF1_SRIOV_BAR3_CONTROL_SZ-1:0] PF1_SRIOV_BAR3_CONTROL_REG = PF1_SRIOV_BAR3_CONTROL;
reg [`PCIE40E5__PF1_SRIOV_BAR4_APERTURE_SIZE_SZ-1:0] PF1_SRIOV_BAR4_APERTURE_SIZE_REG = PF1_SRIOV_BAR4_APERTURE_SIZE;
reg [`PCIE40E5__PF1_SRIOV_BAR4_CONTROL_SZ-1:0] PF1_SRIOV_BAR4_CONTROL_REG = PF1_SRIOV_BAR4_CONTROL;
reg [`PCIE40E5__PF1_SRIOV_BAR5_APERTURE_SIZE_SZ-1:0] PF1_SRIOV_BAR5_APERTURE_SIZE_REG = PF1_SRIOV_BAR5_APERTURE_SIZE;
reg [`PCIE40E5__PF1_SRIOV_BAR5_CONTROL_SZ-1:0] PF1_SRIOV_BAR5_CONTROL_REG = PF1_SRIOV_BAR5_CONTROL;
reg [`PCIE40E5__PF1_SRIOV_CAP_INITIAL_VF_SZ-1:0] PF1_SRIOV_CAP_INITIAL_VF_REG = PF1_SRIOV_CAP_INITIAL_VF;
reg [`PCIE40E5__PF1_SRIOV_CAP_NEXTPTR_SZ-1:0] PF1_SRIOV_CAP_NEXTPTR_REG = PF1_SRIOV_CAP_NEXTPTR;
reg [`PCIE40E5__PF1_SRIOV_CAP_TOTAL_VF_SZ-1:0] PF1_SRIOV_CAP_TOTAL_VF_REG = PF1_SRIOV_CAP_TOTAL_VF;
reg [`PCIE40E5__PF1_SRIOV_CAP_VER_SZ-1:0] PF1_SRIOV_CAP_VER_REG = PF1_SRIOV_CAP_VER;
reg [`PCIE40E5__PF1_SRIOV_FIRST_VF_OFFSET_SZ-1:0] PF1_SRIOV_FIRST_VF_OFFSET_REG = PF1_SRIOV_FIRST_VF_OFFSET;
reg [`PCIE40E5__PF1_SRIOV_FUNC_DEP_LINK_SZ-1:0] PF1_SRIOV_FUNC_DEP_LINK_REG = PF1_SRIOV_FUNC_DEP_LINK;
reg [`PCIE40E5__PF1_SRIOV_SUPPORTED_PAGE_SIZE_SZ-1:0] PF1_SRIOV_SUPPORTED_PAGE_SIZE_REG = PF1_SRIOV_SUPPORTED_PAGE_SIZE;
reg [`PCIE40E5__PF1_SRIOV_VF_DEVICE_ID_SZ-1:0] PF1_SRIOV_VF_DEVICE_ID_REG = PF1_SRIOV_VF_DEVICE_ID;
reg [`PCIE40E5__PF1_TPHR_CAP_NEXTPTR_SZ-1:0] PF1_TPHR_CAP_NEXTPTR_REG = PF1_TPHR_CAP_NEXTPTR;
reg [`PCIE40E5__PF1_TPHR_CAP_ST_MODE_SEL_SZ-1:0] PF1_TPHR_CAP_ST_MODE_SEL_REG = PF1_TPHR_CAP_ST_MODE_SEL;
reg [`PCIE40E5__PF2_AER_CAP_NEXTPTR_SZ-1:0] PF2_AER_CAP_NEXTPTR_REG = PF2_AER_CAP_NEXTPTR;
reg [`PCIE40E5__PF2_ARI_CAP_NEXTPTR_SZ-1:0] PF2_ARI_CAP_NEXTPTR_REG = PF2_ARI_CAP_NEXTPTR;
reg [`PCIE40E5__PF2_ARI_CAP_NEXT_FUNC_SZ-1:0] PF2_ARI_CAP_NEXT_FUNC_REG = PF2_ARI_CAP_NEXT_FUNC;
reg [`PCIE40E5__PF2_ATS_CAP_INV_QUEUE_DEPTH_SZ-1:0] PF2_ATS_CAP_INV_QUEUE_DEPTH_REG = PF2_ATS_CAP_INV_QUEUE_DEPTH;
reg [`PCIE40E5__PF2_ATS_CAP_NEXTPTR_SZ-1:0] PF2_ATS_CAP_NEXTPTR_REG = PF2_ATS_CAP_NEXTPTR;
reg [`PCIE40E5__PF2_ATS_CAP_ON_SZ:1] PF2_ATS_CAP_ON_REG = PF2_ATS_CAP_ON;
reg [`PCIE40E5__PF2_BAR0_APERTURE_SIZE_SZ-1:0] PF2_BAR0_APERTURE_SIZE_REG = PF2_BAR0_APERTURE_SIZE;
reg [`PCIE40E5__PF2_BAR0_CONTROL_SZ-1:0] PF2_BAR0_CONTROL_REG = PF2_BAR0_CONTROL;
reg [`PCIE40E5__PF2_BAR1_APERTURE_SIZE_SZ-1:0] PF2_BAR1_APERTURE_SIZE_REG = PF2_BAR1_APERTURE_SIZE;
reg [`PCIE40E5__PF2_BAR1_CONTROL_SZ-1:0] PF2_BAR1_CONTROL_REG = PF2_BAR1_CONTROL;
reg [`PCIE40E5__PF2_BAR2_APERTURE_SIZE_SZ-1:0] PF2_BAR2_APERTURE_SIZE_REG = PF2_BAR2_APERTURE_SIZE;
reg [`PCIE40E5__PF2_BAR2_CONTROL_SZ-1:0] PF2_BAR2_CONTROL_REG = PF2_BAR2_CONTROL;
reg [`PCIE40E5__PF2_BAR3_APERTURE_SIZE_SZ-1:0] PF2_BAR3_APERTURE_SIZE_REG = PF2_BAR3_APERTURE_SIZE;
reg [`PCIE40E5__PF2_BAR3_CONTROL_SZ-1:0] PF2_BAR3_CONTROL_REG = PF2_BAR3_CONTROL;
reg [`PCIE40E5__PF2_BAR4_APERTURE_SIZE_SZ-1:0] PF2_BAR4_APERTURE_SIZE_REG = PF2_BAR4_APERTURE_SIZE;
reg [`PCIE40E5__PF2_BAR4_CONTROL_SZ-1:0] PF2_BAR4_CONTROL_REG = PF2_BAR4_CONTROL;
reg [`PCIE40E5__PF2_BAR5_APERTURE_SIZE_SZ-1:0] PF2_BAR5_APERTURE_SIZE_REG = PF2_BAR5_APERTURE_SIZE;
reg [`PCIE40E5__PF2_BAR5_CONTROL_SZ-1:0] PF2_BAR5_CONTROL_REG = PF2_BAR5_CONTROL;
reg [`PCIE40E5__PF2_CAPABILITY_POINTER_SZ-1:0] PF2_CAPABILITY_POINTER_REG = PF2_CAPABILITY_POINTER;
reg [`PCIE40E5__PF2_CLASS_CODE_SZ-1:0] PF2_CLASS_CODE_REG = PF2_CLASS_CODE;
reg [`PCIE40E5__PF2_DEV_CAP_MAX_PAYLOAD_SIZE_SZ-1:0] PF2_DEV_CAP_MAX_PAYLOAD_SIZE_REG = PF2_DEV_CAP_MAX_PAYLOAD_SIZE;
reg [`PCIE40E5__PF2_DLL_FEATURE_CAP_NEXTPTR_SZ-1:0] PF2_DLL_FEATURE_CAP_NEXTPTR_REG = PF2_DLL_FEATURE_CAP_NEXTPTR;
reg [`PCIE40E5__PF2_DSN_CAP_NEXTPTR_SZ-1:0] PF2_DSN_CAP_NEXTPTR_REG = PF2_DSN_CAP_NEXTPTR;
reg [`PCIE40E5__PF2_EXPANSION_ROM_APERTURE_SIZE_SZ-1:0] PF2_EXPANSION_ROM_APERTURE_SIZE_REG = PF2_EXPANSION_ROM_APERTURE_SIZE;
reg [`PCIE40E5__PF2_EXPANSION_ROM_ENABLE_SZ:1] PF2_EXPANSION_ROM_ENABLE_REG = PF2_EXPANSION_ROM_ENABLE;
reg [`PCIE40E5__PF2_INTERRUPT_PIN_SZ-1:0] PF2_INTERRUPT_PIN_REG = PF2_INTERRUPT_PIN;
reg [`PCIE40E5__PF2_MSIX_CAP_NEXTPTR_SZ-1:0] PF2_MSIX_CAP_NEXTPTR_REG = PF2_MSIX_CAP_NEXTPTR;
reg [`PCIE40E5__PF2_MSIX_CAP_PBA_BIR_SZ-1:0] PF2_MSIX_CAP_PBA_BIR_REG = PF2_MSIX_CAP_PBA_BIR;
reg [`PCIE40E5__PF2_MSIX_CAP_PBA_OFFSET_SZ-1:0] PF2_MSIX_CAP_PBA_OFFSET_REG = PF2_MSIX_CAP_PBA_OFFSET;
reg [`PCIE40E5__PF2_MSIX_CAP_TABLE_BIR_SZ-1:0] PF2_MSIX_CAP_TABLE_BIR_REG = PF2_MSIX_CAP_TABLE_BIR;
reg [`PCIE40E5__PF2_MSIX_CAP_TABLE_OFFSET_SZ-1:0] PF2_MSIX_CAP_TABLE_OFFSET_REG = PF2_MSIX_CAP_TABLE_OFFSET;
reg [`PCIE40E5__PF2_MSIX_CAP_TABLE_SIZE_SZ-1:0] PF2_MSIX_CAP_TABLE_SIZE_REG = PF2_MSIX_CAP_TABLE_SIZE;
reg [`PCIE40E5__PF2_MSI_CAP_MULTIMSGCAP_SZ-1:0] PF2_MSI_CAP_MULTIMSGCAP_REG = PF2_MSI_CAP_MULTIMSGCAP;
reg [`PCIE40E5__PF2_MSI_CAP_NEXTPTR_SZ-1:0] PF2_MSI_CAP_NEXTPTR_REG = PF2_MSI_CAP_NEXTPTR;
reg [`PCIE40E5__PF2_MSI_CAP_PERVECMASKCAP_SZ:1] PF2_MSI_CAP_PERVECMASKCAP_REG = PF2_MSI_CAP_PERVECMASKCAP;
reg PF2_PASID_CAP_EXEC_PERM_SUPP_REG = PF2_PASID_CAP_EXEC_PERM_SUPP;
reg [`PCIE40E5__PF2_PASID_CAP_MAX_PASID_WIDTH_SZ-1:0] PF2_PASID_CAP_MAX_PASID_WIDTH_REG = PF2_PASID_CAP_MAX_PASID_WIDTH;
reg [`PCIE40E5__PF2_PASID_CAP_NEXTPTR_SZ-1:0] PF2_PASID_CAP_NEXTPTR_REG = PF2_PASID_CAP_NEXTPTR;
reg PF2_PASID_CAP_PRIVIL_MODE_SUPP_REG = PF2_PASID_CAP_PRIVIL_MODE_SUPP;
reg [`PCIE40E5__PF2_PCIE_CAP_NEXTPTR_SZ-1:0] PF2_PCIE_CAP_NEXTPTR_REG = PF2_PCIE_CAP_NEXTPTR;
reg [`PCIE40E5__PF2_PM_CAP_NEXTPTR_SZ-1:0] PF2_PM_CAP_NEXTPTR_REG = PF2_PM_CAP_NEXTPTR;
reg [`PCIE40E5__PF2_PRI_CAP_NEXTPTR_SZ-1:0] PF2_PRI_CAP_NEXTPTR_REG = PF2_PRI_CAP_NEXTPTR;
reg [`PCIE40E5__PF2_PRI_CAP_ON_SZ:1] PF2_PRI_CAP_ON_REG = PF2_PRI_CAP_ON;
reg [`PCIE40E5__PF2_PRI_OST_PR_CAPACITY_SZ-1:0] PF2_PRI_OST_PR_CAPACITY_REG = PF2_PRI_OST_PR_CAPACITY;
reg [`PCIE40E5__PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED_SZ:1] PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED_REG = PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED;
reg [`PCIE40E5__PF2_SRIOV_BAR0_APERTURE_SIZE_SZ-1:0] PF2_SRIOV_BAR0_APERTURE_SIZE_REG = PF2_SRIOV_BAR0_APERTURE_SIZE;
reg [`PCIE40E5__PF2_SRIOV_BAR0_CONTROL_SZ-1:0] PF2_SRIOV_BAR0_CONTROL_REG = PF2_SRIOV_BAR0_CONTROL;
reg [`PCIE40E5__PF2_SRIOV_BAR1_APERTURE_SIZE_SZ-1:0] PF2_SRIOV_BAR1_APERTURE_SIZE_REG = PF2_SRIOV_BAR1_APERTURE_SIZE;
reg [`PCIE40E5__PF2_SRIOV_BAR1_CONTROL_SZ-1:0] PF2_SRIOV_BAR1_CONTROL_REG = PF2_SRIOV_BAR1_CONTROL;
reg [`PCIE40E5__PF2_SRIOV_BAR2_APERTURE_SIZE_SZ-1:0] PF2_SRIOV_BAR2_APERTURE_SIZE_REG = PF2_SRIOV_BAR2_APERTURE_SIZE;
reg [`PCIE40E5__PF2_SRIOV_BAR2_CONTROL_SZ-1:0] PF2_SRIOV_BAR2_CONTROL_REG = PF2_SRIOV_BAR2_CONTROL;
reg [`PCIE40E5__PF2_SRIOV_BAR3_APERTURE_SIZE_SZ-1:0] PF2_SRIOV_BAR3_APERTURE_SIZE_REG = PF2_SRIOV_BAR3_APERTURE_SIZE;
reg [`PCIE40E5__PF2_SRIOV_BAR3_CONTROL_SZ-1:0] PF2_SRIOV_BAR3_CONTROL_REG = PF2_SRIOV_BAR3_CONTROL;
reg [`PCIE40E5__PF2_SRIOV_BAR4_APERTURE_SIZE_SZ-1:0] PF2_SRIOV_BAR4_APERTURE_SIZE_REG = PF2_SRIOV_BAR4_APERTURE_SIZE;
reg [`PCIE40E5__PF2_SRIOV_BAR4_CONTROL_SZ-1:0] PF2_SRIOV_BAR4_CONTROL_REG = PF2_SRIOV_BAR4_CONTROL;
reg [`PCIE40E5__PF2_SRIOV_BAR5_APERTURE_SIZE_SZ-1:0] PF2_SRIOV_BAR5_APERTURE_SIZE_REG = PF2_SRIOV_BAR5_APERTURE_SIZE;
reg [`PCIE40E5__PF2_SRIOV_BAR5_CONTROL_SZ-1:0] PF2_SRIOV_BAR5_CONTROL_REG = PF2_SRIOV_BAR5_CONTROL;
reg [`PCIE40E5__PF2_SRIOV_CAP_INITIAL_VF_SZ-1:0] PF2_SRIOV_CAP_INITIAL_VF_REG = PF2_SRIOV_CAP_INITIAL_VF;
reg [`PCIE40E5__PF2_SRIOV_CAP_NEXTPTR_SZ-1:0] PF2_SRIOV_CAP_NEXTPTR_REG = PF2_SRIOV_CAP_NEXTPTR;
reg [`PCIE40E5__PF2_SRIOV_CAP_TOTAL_VF_SZ-1:0] PF2_SRIOV_CAP_TOTAL_VF_REG = PF2_SRIOV_CAP_TOTAL_VF;
reg [`PCIE40E5__PF2_SRIOV_CAP_VER_SZ-1:0] PF2_SRIOV_CAP_VER_REG = PF2_SRIOV_CAP_VER;
reg [`PCIE40E5__PF2_SRIOV_FIRST_VF_OFFSET_SZ-1:0] PF2_SRIOV_FIRST_VF_OFFSET_REG = PF2_SRIOV_FIRST_VF_OFFSET;
reg [`PCIE40E5__PF2_SRIOV_FUNC_DEP_LINK_SZ-1:0] PF2_SRIOV_FUNC_DEP_LINK_REG = PF2_SRIOV_FUNC_DEP_LINK;
reg [`PCIE40E5__PF2_SRIOV_SUPPORTED_PAGE_SIZE_SZ-1:0] PF2_SRIOV_SUPPORTED_PAGE_SIZE_REG = PF2_SRIOV_SUPPORTED_PAGE_SIZE;
reg [`PCIE40E5__PF2_SRIOV_VF_DEVICE_ID_SZ-1:0] PF2_SRIOV_VF_DEVICE_ID_REG = PF2_SRIOV_VF_DEVICE_ID;
reg [`PCIE40E5__PF2_TPHR_CAP_NEXTPTR_SZ-1:0] PF2_TPHR_CAP_NEXTPTR_REG = PF2_TPHR_CAP_NEXTPTR;
reg [`PCIE40E5__PF2_TPHR_CAP_ST_MODE_SEL_SZ-1:0] PF2_TPHR_CAP_ST_MODE_SEL_REG = PF2_TPHR_CAP_ST_MODE_SEL;
reg [`PCIE40E5__PF3_AER_CAP_NEXTPTR_SZ-1:0] PF3_AER_CAP_NEXTPTR_REG = PF3_AER_CAP_NEXTPTR;
reg [`PCIE40E5__PF3_ARI_CAP_NEXTPTR_SZ-1:0] PF3_ARI_CAP_NEXTPTR_REG = PF3_ARI_CAP_NEXTPTR;
reg [`PCIE40E5__PF3_ARI_CAP_NEXT_FUNC_SZ-1:0] PF3_ARI_CAP_NEXT_FUNC_REG = PF3_ARI_CAP_NEXT_FUNC;
reg [`PCIE40E5__PF3_ATS_CAP_INV_QUEUE_DEPTH_SZ-1:0] PF3_ATS_CAP_INV_QUEUE_DEPTH_REG = PF3_ATS_CAP_INV_QUEUE_DEPTH;
reg [`PCIE40E5__PF3_ATS_CAP_NEXTPTR_SZ-1:0] PF3_ATS_CAP_NEXTPTR_REG = PF3_ATS_CAP_NEXTPTR;
reg [`PCIE40E5__PF3_ATS_CAP_ON_SZ:1] PF3_ATS_CAP_ON_REG = PF3_ATS_CAP_ON;
reg [`PCIE40E5__PF3_BAR0_APERTURE_SIZE_SZ-1:0] PF3_BAR0_APERTURE_SIZE_REG = PF3_BAR0_APERTURE_SIZE;
reg [`PCIE40E5__PF3_BAR0_CONTROL_SZ-1:0] PF3_BAR0_CONTROL_REG = PF3_BAR0_CONTROL;
reg [`PCIE40E5__PF3_BAR1_APERTURE_SIZE_SZ-1:0] PF3_BAR1_APERTURE_SIZE_REG = PF3_BAR1_APERTURE_SIZE;
reg [`PCIE40E5__PF3_BAR1_CONTROL_SZ-1:0] PF3_BAR1_CONTROL_REG = PF3_BAR1_CONTROL;
reg [`PCIE40E5__PF3_BAR2_APERTURE_SIZE_SZ-1:0] PF3_BAR2_APERTURE_SIZE_REG = PF3_BAR2_APERTURE_SIZE;
reg [`PCIE40E5__PF3_BAR2_CONTROL_SZ-1:0] PF3_BAR2_CONTROL_REG = PF3_BAR2_CONTROL;
reg [`PCIE40E5__PF3_BAR3_APERTURE_SIZE_SZ-1:0] PF3_BAR3_APERTURE_SIZE_REG = PF3_BAR3_APERTURE_SIZE;
reg [`PCIE40E5__PF3_BAR3_CONTROL_SZ-1:0] PF3_BAR3_CONTROL_REG = PF3_BAR3_CONTROL;
reg [`PCIE40E5__PF3_BAR4_APERTURE_SIZE_SZ-1:0] PF3_BAR4_APERTURE_SIZE_REG = PF3_BAR4_APERTURE_SIZE;
reg [`PCIE40E5__PF3_BAR4_CONTROL_SZ-1:0] PF3_BAR4_CONTROL_REG = PF3_BAR4_CONTROL;
reg [`PCIE40E5__PF3_BAR5_APERTURE_SIZE_SZ-1:0] PF3_BAR5_APERTURE_SIZE_REG = PF3_BAR5_APERTURE_SIZE;
reg [`PCIE40E5__PF3_BAR5_CONTROL_SZ-1:0] PF3_BAR5_CONTROL_REG = PF3_BAR5_CONTROL;
reg [`PCIE40E5__PF3_CAPABILITY_POINTER_SZ-1:0] PF3_CAPABILITY_POINTER_REG = PF3_CAPABILITY_POINTER;
reg [`PCIE40E5__PF3_CLASS_CODE_SZ-1:0] PF3_CLASS_CODE_REG = PF3_CLASS_CODE;
reg [`PCIE40E5__PF3_DEV_CAP_MAX_PAYLOAD_SIZE_SZ-1:0] PF3_DEV_CAP_MAX_PAYLOAD_SIZE_REG = PF3_DEV_CAP_MAX_PAYLOAD_SIZE;
reg [`PCIE40E5__PF3_DLL_FEATURE_CAP_NEXTPTR_SZ-1:0] PF3_DLL_FEATURE_CAP_NEXTPTR_REG = PF3_DLL_FEATURE_CAP_NEXTPTR;
reg [`PCIE40E5__PF3_DSN_CAP_NEXTPTR_SZ-1:0] PF3_DSN_CAP_NEXTPTR_REG = PF3_DSN_CAP_NEXTPTR;
reg [`PCIE40E5__PF3_EXPANSION_ROM_APERTURE_SIZE_SZ-1:0] PF3_EXPANSION_ROM_APERTURE_SIZE_REG = PF3_EXPANSION_ROM_APERTURE_SIZE;
reg [`PCIE40E5__PF3_EXPANSION_ROM_ENABLE_SZ:1] PF3_EXPANSION_ROM_ENABLE_REG = PF3_EXPANSION_ROM_ENABLE;
reg [`PCIE40E5__PF3_INTERRUPT_PIN_SZ-1:0] PF3_INTERRUPT_PIN_REG = PF3_INTERRUPT_PIN;
reg [`PCIE40E5__PF3_MSIX_CAP_NEXTPTR_SZ-1:0] PF3_MSIX_CAP_NEXTPTR_REG = PF3_MSIX_CAP_NEXTPTR;
reg [`PCIE40E5__PF3_MSIX_CAP_PBA_BIR_SZ-1:0] PF3_MSIX_CAP_PBA_BIR_REG = PF3_MSIX_CAP_PBA_BIR;
reg [`PCIE40E5__PF3_MSIX_CAP_PBA_OFFSET_SZ-1:0] PF3_MSIX_CAP_PBA_OFFSET_REG = PF3_MSIX_CAP_PBA_OFFSET;
reg [`PCIE40E5__PF3_MSIX_CAP_TABLE_BIR_SZ-1:0] PF3_MSIX_CAP_TABLE_BIR_REG = PF3_MSIX_CAP_TABLE_BIR;
reg [`PCIE40E5__PF3_MSIX_CAP_TABLE_OFFSET_SZ-1:0] PF3_MSIX_CAP_TABLE_OFFSET_REG = PF3_MSIX_CAP_TABLE_OFFSET;
reg [`PCIE40E5__PF3_MSIX_CAP_TABLE_SIZE_SZ-1:0] PF3_MSIX_CAP_TABLE_SIZE_REG = PF3_MSIX_CAP_TABLE_SIZE;
reg [`PCIE40E5__PF3_MSI_CAP_MULTIMSGCAP_SZ-1:0] PF3_MSI_CAP_MULTIMSGCAP_REG = PF3_MSI_CAP_MULTIMSGCAP;
reg [`PCIE40E5__PF3_MSI_CAP_NEXTPTR_SZ-1:0] PF3_MSI_CAP_NEXTPTR_REG = PF3_MSI_CAP_NEXTPTR;
reg [`PCIE40E5__PF3_MSI_CAP_PERVECMASKCAP_SZ:1] PF3_MSI_CAP_PERVECMASKCAP_REG = PF3_MSI_CAP_PERVECMASKCAP;
reg PF3_PASID_CAP_EXEC_PERM_SUPP_REG = PF3_PASID_CAP_EXEC_PERM_SUPP;
reg [`PCIE40E5__PF3_PASID_CAP_MAX_PASID_WIDTH_SZ-1:0] PF3_PASID_CAP_MAX_PASID_WIDTH_REG = PF3_PASID_CAP_MAX_PASID_WIDTH;
reg [`PCIE40E5__PF3_PASID_CAP_NEXTPTR_SZ-1:0] PF3_PASID_CAP_NEXTPTR_REG = PF3_PASID_CAP_NEXTPTR;
reg PF3_PASID_CAP_PRIVIL_MODE_SUPP_REG = PF3_PASID_CAP_PRIVIL_MODE_SUPP;
reg [`PCIE40E5__PF3_PCIE_CAP_NEXTPTR_SZ-1:0] PF3_PCIE_CAP_NEXTPTR_REG = PF3_PCIE_CAP_NEXTPTR;
reg [`PCIE40E5__PF3_PM_CAP_NEXTPTR_SZ-1:0] PF3_PM_CAP_NEXTPTR_REG = PF3_PM_CAP_NEXTPTR;
reg [`PCIE40E5__PF3_PRI_CAP_NEXTPTR_SZ-1:0] PF3_PRI_CAP_NEXTPTR_REG = PF3_PRI_CAP_NEXTPTR;
reg [`PCIE40E5__PF3_PRI_CAP_ON_SZ:1] PF3_PRI_CAP_ON_REG = PF3_PRI_CAP_ON;
reg [`PCIE40E5__PF3_PRI_OST_PR_CAPACITY_SZ-1:0] PF3_PRI_OST_PR_CAPACITY_REG = PF3_PRI_OST_PR_CAPACITY;
reg [`PCIE40E5__PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED_SZ:1] PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED_REG = PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED;
reg [`PCIE40E5__PF3_SRIOV_BAR0_APERTURE_SIZE_SZ-1:0] PF3_SRIOV_BAR0_APERTURE_SIZE_REG = PF3_SRIOV_BAR0_APERTURE_SIZE;
reg [`PCIE40E5__PF3_SRIOV_BAR0_CONTROL_SZ-1:0] PF3_SRIOV_BAR0_CONTROL_REG = PF3_SRIOV_BAR0_CONTROL;
reg [`PCIE40E5__PF3_SRIOV_BAR1_APERTURE_SIZE_SZ-1:0] PF3_SRIOV_BAR1_APERTURE_SIZE_REG = PF3_SRIOV_BAR1_APERTURE_SIZE;
reg [`PCIE40E5__PF3_SRIOV_BAR1_CONTROL_SZ-1:0] PF3_SRIOV_BAR1_CONTROL_REG = PF3_SRIOV_BAR1_CONTROL;
reg [`PCIE40E5__PF3_SRIOV_BAR2_APERTURE_SIZE_SZ-1:0] PF3_SRIOV_BAR2_APERTURE_SIZE_REG = PF3_SRIOV_BAR2_APERTURE_SIZE;
reg [`PCIE40E5__PF3_SRIOV_BAR2_CONTROL_SZ-1:0] PF3_SRIOV_BAR2_CONTROL_REG = PF3_SRIOV_BAR2_CONTROL;
reg [`PCIE40E5__PF3_SRIOV_BAR3_APERTURE_SIZE_SZ-1:0] PF3_SRIOV_BAR3_APERTURE_SIZE_REG = PF3_SRIOV_BAR3_APERTURE_SIZE;
reg [`PCIE40E5__PF3_SRIOV_BAR3_CONTROL_SZ-1:0] PF3_SRIOV_BAR3_CONTROL_REG = PF3_SRIOV_BAR3_CONTROL;
reg [`PCIE40E5__PF3_SRIOV_BAR4_APERTURE_SIZE_SZ-1:0] PF3_SRIOV_BAR4_APERTURE_SIZE_REG = PF3_SRIOV_BAR4_APERTURE_SIZE;
reg [`PCIE40E5__PF3_SRIOV_BAR4_CONTROL_SZ-1:0] PF3_SRIOV_BAR4_CONTROL_REG = PF3_SRIOV_BAR4_CONTROL;
reg [`PCIE40E5__PF3_SRIOV_BAR5_APERTURE_SIZE_SZ-1:0] PF3_SRIOV_BAR5_APERTURE_SIZE_REG = PF3_SRIOV_BAR5_APERTURE_SIZE;
reg [`PCIE40E5__PF3_SRIOV_BAR5_CONTROL_SZ-1:0] PF3_SRIOV_BAR5_CONTROL_REG = PF3_SRIOV_BAR5_CONTROL;
reg [`PCIE40E5__PF3_SRIOV_CAP_INITIAL_VF_SZ-1:0] PF3_SRIOV_CAP_INITIAL_VF_REG = PF3_SRIOV_CAP_INITIAL_VF;
reg [`PCIE40E5__PF3_SRIOV_CAP_NEXTPTR_SZ-1:0] PF3_SRIOV_CAP_NEXTPTR_REG = PF3_SRIOV_CAP_NEXTPTR;
reg [`PCIE40E5__PF3_SRIOV_CAP_TOTAL_VF_SZ-1:0] PF3_SRIOV_CAP_TOTAL_VF_REG = PF3_SRIOV_CAP_TOTAL_VF;
reg [`PCIE40E5__PF3_SRIOV_CAP_VER_SZ-1:0] PF3_SRIOV_CAP_VER_REG = PF3_SRIOV_CAP_VER;
reg [`PCIE40E5__PF3_SRIOV_FIRST_VF_OFFSET_SZ-1:0] PF3_SRIOV_FIRST_VF_OFFSET_REG = PF3_SRIOV_FIRST_VF_OFFSET;
reg [`PCIE40E5__PF3_SRIOV_FUNC_DEP_LINK_SZ-1:0] PF3_SRIOV_FUNC_DEP_LINK_REG = PF3_SRIOV_FUNC_DEP_LINK;
reg [`PCIE40E5__PF3_SRIOV_SUPPORTED_PAGE_SIZE_SZ-1:0] PF3_SRIOV_SUPPORTED_PAGE_SIZE_REG = PF3_SRIOV_SUPPORTED_PAGE_SIZE;
reg [`PCIE40E5__PF3_SRIOV_VF_DEVICE_ID_SZ-1:0] PF3_SRIOV_VF_DEVICE_ID_REG = PF3_SRIOV_VF_DEVICE_ID;
reg [`PCIE40E5__PF3_TPHR_CAP_NEXTPTR_SZ-1:0] PF3_TPHR_CAP_NEXTPTR_REG = PF3_TPHR_CAP_NEXTPTR;
reg [`PCIE40E5__PF3_TPHR_CAP_ST_MODE_SEL_SZ-1:0] PF3_TPHR_CAP_ST_MODE_SEL_REG = PF3_TPHR_CAP_ST_MODE_SEL;
reg [`PCIE40E5__PL_CCIX_ESM_CALIBRATION_TIMEOUT_SZ-1:0] PL_CCIX_ESM_CALIBRATION_TIMEOUT_REG = PL_CCIX_ESM_CALIBRATION_TIMEOUT;
reg [`PCIE40E5__PL_CCIX_ESM_EXTENDED_EQ_TIMEOUT_SZ-1:0] PL_CCIX_ESM_EXTENDED_EQ_TIMEOUT_REG = PL_CCIX_ESM_EXTENDED_EQ_TIMEOUT;
reg [`PCIE40E5__PL_CFG_STATE_ROBUSTNESS_ENABLE_SZ:1] PL_CFG_STATE_ROBUSTNESS_ENABLE_REG = PL_CFG_STATE_ROBUSTNESS_ENABLE;
reg [`PCIE40E5__PL_CTRL_SKP_GEN_ENABLE_SZ:1] PL_CTRL_SKP_GEN_ENABLE_REG = PL_CTRL_SKP_GEN_ENABLE;
reg [`PCIE40E5__PL_CTRL_SKP_PARITY_AND_CRC_CHECK_DISABLE_SZ:1] PL_CTRL_SKP_PARITY_AND_CRC_CHECK_DISABLE_REG = PL_CTRL_SKP_PARITY_AND_CRC_CHECK_DISABLE;
reg [`PCIE40E5__PL_DEEMPH_SOURCE_SELECT_SZ:1] PL_DEEMPH_SOURCE_SELECT_REG = PL_DEEMPH_SOURCE_SELECT;
reg [`PCIE40E5__PL_DESKEW_ON_SKIP_IN_GEN12_SZ:1] PL_DESKEW_ON_SKIP_IN_GEN12_REG = PL_DESKEW_ON_SKIP_IN_GEN12;
reg [`PCIE40E5__PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3_SZ:1] PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3_REG = PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3;
reg [`PCIE40E5__PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4_SZ:1] PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4_REG = PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4;
reg [`PCIE40E5__PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2_SZ:1] PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2_REG = PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2;
reg [`PCIE40E5__PL_DISABLE_DC_BALANCE_SZ:1] PL_DISABLE_DC_BALANCE_REG = PL_DISABLE_DC_BALANCE;
reg [`PCIE40E5__PL_DISABLE_EI_INFER_IN_L0_SZ:1] PL_DISABLE_EI_INFER_IN_L0_REG = PL_DISABLE_EI_INFER_IN_L0;
reg [`PCIE40E5__PL_DISABLE_LANE_REVERSAL_SZ:1] PL_DISABLE_LANE_REVERSAL_REG = PL_DISABLE_LANE_REVERSAL;
reg [`PCIE40E5__PL_DISABLE_LFSR_UPDATE_ON_SKP_SZ-1:0] PL_DISABLE_LFSR_UPDATE_ON_SKP_REG = PL_DISABLE_LFSR_UPDATE_ON_SKP;
reg [`PCIE40E5__PL_DISABLE_RETRAIN_ON_EB_ERROR_SZ:1] PL_DISABLE_RETRAIN_ON_EB_ERROR_REG = PL_DISABLE_RETRAIN_ON_EB_ERROR;
reg [`PCIE40E5__PL_DISABLE_RETRAIN_ON_FRAMING_ERROR_SZ:1] PL_DISABLE_RETRAIN_ON_FRAMING_ERROR_REG = PL_DISABLE_RETRAIN_ON_FRAMING_ERROR;
reg [`PCIE40E5__PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR_SZ-1:0] PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR_REG = PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR;
reg [`PCIE40E5__PL_DISABLE_UPCONFIG_CAPABLE_SZ:1] PL_DISABLE_UPCONFIG_CAPABLE_REG = PL_DISABLE_UPCONFIG_CAPABLE;
reg [`PCIE40E5__PL_ENABLE_CCIX_EDR_SZ:1] PL_ENABLE_CCIX_EDR_REG = PL_ENABLE_CCIX_EDR;
reg [`PCIE40E5__PL_ENABLE_CCIX_EDR_REACH_MODE_SZ-1:0] PL_ENABLE_CCIX_EDR_REACH_MODE_REG = PL_ENABLE_CCIX_EDR_REACH_MODE;
reg [`PCIE40E5__PL_EQ_ADAPT_DISABLE_COEFF_CHECK_SZ-1:0] PL_EQ_ADAPT_DISABLE_COEFF_CHECK_REG = PL_EQ_ADAPT_DISABLE_COEFF_CHECK;
reg [`PCIE40E5__PL_EQ_ADAPT_DISABLE_PRESET_CHECK_SZ-1:0] PL_EQ_ADAPT_DISABLE_PRESET_CHECK_REG = PL_EQ_ADAPT_DISABLE_PRESET_CHECK;
reg [`PCIE40E5__PL_EQ_ADAPT_ITER_COUNT_SZ-1:0] PL_EQ_ADAPT_ITER_COUNT_REG = PL_EQ_ADAPT_ITER_COUNT;
reg [`PCIE40E5__PL_EQ_ADAPT_REJECT_RETRY_COUNT_SZ-1:0] PL_EQ_ADAPT_REJECT_RETRY_COUNT_REG = PL_EQ_ADAPT_REJECT_RETRY_COUNT;
reg [`PCIE40E5__PL_EQ_BYPASS_PHASE23_SZ-1:0] PL_EQ_BYPASS_PHASE23_REG = PL_EQ_BYPASS_PHASE23;
reg [`PCIE40E5__PL_EQ_DEFAULT_CCIX_EDR_TX_PRESET_SZ-1:0] PL_EQ_DEFAULT_CCIX_EDR_TX_PRESET_REG = PL_EQ_DEFAULT_CCIX_EDR_TX_PRESET;
reg [`PCIE40E5__PL_EQ_DEFAULT_RX_PRESET_HINT_SZ-1:0] PL_EQ_DEFAULT_RX_PRESET_HINT_REG = PL_EQ_DEFAULT_RX_PRESET_HINT;
reg [`PCIE40E5__PL_EQ_DEFAULT_TX_PRESET_SZ-1:0] PL_EQ_DEFAULT_TX_PRESET_REG = PL_EQ_DEFAULT_TX_PRESET;
reg [`PCIE40E5__PL_EQ_DISABLE_MISMATCH_CHECK_SZ:1] PL_EQ_DISABLE_MISMATCH_CHECK_REG = PL_EQ_DISABLE_MISMATCH_CHECK;
reg [`PCIE40E5__PL_EQ_FS_SZ-1:0] PL_EQ_FS_REG = PL_EQ_FS;
reg [`PCIE40E5__PL_EQ_LF_SZ-1:0] PL_EQ_LF_REG = PL_EQ_LF;
reg [`PCIE40E5__PL_EQ_LP_TXPRESET_SZ-1:0] PL_EQ_LP_TXPRESET_REG = PL_EQ_LP_TXPRESET;
reg [`PCIE40E5__PL_EQ_LP_TXPRESET2_SZ-1:0] PL_EQ_LP_TXPRESET2_REG = PL_EQ_LP_TXPRESET2;
reg [`PCIE40E5__PL_EQ_RX_ADAPTATION_MODE_SZ-1:0] PL_EQ_RX_ADAPTATION_MODE_REG = PL_EQ_RX_ADAPTATION_MODE;
reg [`PCIE40E5__PL_EQ_RX_ADAPT_EQ_PHASE0_SZ-1:0] PL_EQ_RX_ADAPT_EQ_PHASE0_REG = PL_EQ_RX_ADAPT_EQ_PHASE0;
reg [`PCIE40E5__PL_EQ_RX_ADAPT_EQ_PHASE1_SZ-1:0] PL_EQ_RX_ADAPT_EQ_PHASE1_REG = PL_EQ_RX_ADAPT_EQ_PHASE1;
reg [`PCIE40E5__PL_EQ_RX_ADAPT_SIM_ENABLE_SZ:1] PL_EQ_RX_ADAPT_SIM_ENABLE_REG = PL_EQ_RX_ADAPT_SIM_ENABLE;
reg [`PCIE40E5__PL_EQ_RX_ADAPT_TIMER_SZ-1:0] PL_EQ_RX_ADAPT_TIMER_REG = PL_EQ_RX_ADAPT_TIMER;
reg [`PCIE40E5__PL_EQ_RX_ADAPT_TIMER_SIM_SZ-1:0] PL_EQ_RX_ADAPT_TIMER_SIM_REG = PL_EQ_RX_ADAPT_TIMER_SIM;
reg [`PCIE40E5__PL_EQ_RX_ADV_EQ_PER_DATA_RATE_ENABLE_SZ-1:0] PL_EQ_RX_ADV_EQ_PER_DATA_RATE_ENABLE_REG = PL_EQ_RX_ADV_EQ_PER_DATA_RATE_ENABLE;
reg [`PCIE40E5__PL_EQ_SHORT_ADAPT_PHASE_SZ:1] PL_EQ_SHORT_ADAPT_PHASE_REG = PL_EQ_SHORT_ADAPT_PHASE;
reg [`PCIE40E5__PL_EQ_TX_8G_EQ_TS2_ENABLE_SZ:1] PL_EQ_TX_8G_EQ_TS2_ENABLE_REG = PL_EQ_TX_8G_EQ_TS2_ENABLE;
reg [`PCIE40E5__PL_EQ_TX_MAINCUR_0_SZ-1:0] PL_EQ_TX_MAINCUR_0_REG = PL_EQ_TX_MAINCUR_0;
reg [`PCIE40E5__PL_EQ_TX_MAINCUR_1_SZ-1:0] PL_EQ_TX_MAINCUR_1_REG = PL_EQ_TX_MAINCUR_1;
reg [`PCIE40E5__PL_EQ_TX_MAINCUR_2_SZ-1:0] PL_EQ_TX_MAINCUR_2_REG = PL_EQ_TX_MAINCUR_2;
reg [`PCIE40E5__PL_EQ_TX_MAINCUR_3_SZ-1:0] PL_EQ_TX_MAINCUR_3_REG = PL_EQ_TX_MAINCUR_3;
reg [`PCIE40E5__PL_EQ_TX_MAINCUR_4_SZ-1:0] PL_EQ_TX_MAINCUR_4_REG = PL_EQ_TX_MAINCUR_4;
reg [`PCIE40E5__PL_EQ_TX_MAINCUR_5_SZ-1:0] PL_EQ_TX_MAINCUR_5_REG = PL_EQ_TX_MAINCUR_5;
reg [`PCIE40E5__PL_EQ_TX_MAINCUR_6_SZ-1:0] PL_EQ_TX_MAINCUR_6_REG = PL_EQ_TX_MAINCUR_6;
reg [`PCIE40E5__PL_EQ_TX_MAINCUR_7_SZ-1:0] PL_EQ_TX_MAINCUR_7_REG = PL_EQ_TX_MAINCUR_7;
reg [`PCIE40E5__PL_EQ_TX_MAINCUR_8_SZ-1:0] PL_EQ_TX_MAINCUR_8_REG = PL_EQ_TX_MAINCUR_8;
reg [`PCIE40E5__PL_EQ_TX_MAINCUR_9_SZ-1:0] PL_EQ_TX_MAINCUR_9_REG = PL_EQ_TX_MAINCUR_9;
reg [`PCIE40E5__PL_EQ_TX_MAINCUR_A_SZ-1:0] PL_EQ_TX_MAINCUR_A_REG = PL_EQ_TX_MAINCUR_A;
reg [`PCIE40E5__PL_EQ_TX_MAINCUR_B_SZ-1:0] PL_EQ_TX_MAINCUR_B_REG = PL_EQ_TX_MAINCUR_B;
reg [`PCIE40E5__PL_EQ_TX_MAINCUR_C_SZ-1:0] PL_EQ_TX_MAINCUR_C_REG = PL_EQ_TX_MAINCUR_C;
reg [`PCIE40E5__PL_EQ_TX_MAINCUR_D_SZ-1:0] PL_EQ_TX_MAINCUR_D_REG = PL_EQ_TX_MAINCUR_D;
reg [`PCIE40E5__PL_EQ_TX_MAINCUR_E_SZ-1:0] PL_EQ_TX_MAINCUR_E_REG = PL_EQ_TX_MAINCUR_E;
reg [`PCIE40E5__PL_EQ_TX_MAINCUR_F_SZ-1:0] PL_EQ_TX_MAINCUR_F_REG = PL_EQ_TX_MAINCUR_F;
reg [`PCIE40E5__PL_EQ_TX_POSTCUR_0_SZ-1:0] PL_EQ_TX_POSTCUR_0_REG = PL_EQ_TX_POSTCUR_0;
reg [`PCIE40E5__PL_EQ_TX_POSTCUR_1_SZ-1:0] PL_EQ_TX_POSTCUR_1_REG = PL_EQ_TX_POSTCUR_1;
reg [`PCIE40E5__PL_EQ_TX_POSTCUR_2_SZ-1:0] PL_EQ_TX_POSTCUR_2_REG = PL_EQ_TX_POSTCUR_2;
reg [`PCIE40E5__PL_EQ_TX_POSTCUR_3_SZ-1:0] PL_EQ_TX_POSTCUR_3_REG = PL_EQ_TX_POSTCUR_3;
reg [`PCIE40E5__PL_EQ_TX_POSTCUR_4_SZ-1:0] PL_EQ_TX_POSTCUR_4_REG = PL_EQ_TX_POSTCUR_4;
reg [`PCIE40E5__PL_EQ_TX_POSTCUR_5_SZ-1:0] PL_EQ_TX_POSTCUR_5_REG = PL_EQ_TX_POSTCUR_5;
reg [`PCIE40E5__PL_EQ_TX_POSTCUR_6_SZ-1:0] PL_EQ_TX_POSTCUR_6_REG = PL_EQ_TX_POSTCUR_6;
reg [`PCIE40E5__PL_EQ_TX_POSTCUR_7_SZ-1:0] PL_EQ_TX_POSTCUR_7_REG = PL_EQ_TX_POSTCUR_7;
reg [`PCIE40E5__PL_EQ_TX_POSTCUR_8_SZ-1:0] PL_EQ_TX_POSTCUR_8_REG = PL_EQ_TX_POSTCUR_8;
reg [`PCIE40E5__PL_EQ_TX_POSTCUR_9_SZ-1:0] PL_EQ_TX_POSTCUR_9_REG = PL_EQ_TX_POSTCUR_9;
reg [`PCIE40E5__PL_EQ_TX_POSTCUR_A_SZ-1:0] PL_EQ_TX_POSTCUR_A_REG = PL_EQ_TX_POSTCUR_A;
reg [`PCIE40E5__PL_EQ_TX_POSTCUR_B_SZ-1:0] PL_EQ_TX_POSTCUR_B_REG = PL_EQ_TX_POSTCUR_B;
reg [`PCIE40E5__PL_EQ_TX_POSTCUR_C_SZ-1:0] PL_EQ_TX_POSTCUR_C_REG = PL_EQ_TX_POSTCUR_C;
reg [`PCIE40E5__PL_EQ_TX_POSTCUR_D_SZ-1:0] PL_EQ_TX_POSTCUR_D_REG = PL_EQ_TX_POSTCUR_D;
reg [`PCIE40E5__PL_EQ_TX_POSTCUR_E_SZ-1:0] PL_EQ_TX_POSTCUR_E_REG = PL_EQ_TX_POSTCUR_E;
reg [`PCIE40E5__PL_EQ_TX_POSTCUR_F_SZ-1:0] PL_EQ_TX_POSTCUR_F_REG = PL_EQ_TX_POSTCUR_F;
reg [`PCIE40E5__PL_EQ_TX_PRECUR_0_SZ-1:0] PL_EQ_TX_PRECUR_0_REG = PL_EQ_TX_PRECUR_0;
reg [`PCIE40E5__PL_EQ_TX_PRECUR_1_SZ-1:0] PL_EQ_TX_PRECUR_1_REG = PL_EQ_TX_PRECUR_1;
reg [`PCIE40E5__PL_EQ_TX_PRECUR_2_SZ-1:0] PL_EQ_TX_PRECUR_2_REG = PL_EQ_TX_PRECUR_2;
reg [`PCIE40E5__PL_EQ_TX_PRECUR_3_SZ-1:0] PL_EQ_TX_PRECUR_3_REG = PL_EQ_TX_PRECUR_3;
reg [`PCIE40E5__PL_EQ_TX_PRECUR_4_SZ-1:0] PL_EQ_TX_PRECUR_4_REG = PL_EQ_TX_PRECUR_4;
reg [`PCIE40E5__PL_EQ_TX_PRECUR_5_SZ-1:0] PL_EQ_TX_PRECUR_5_REG = PL_EQ_TX_PRECUR_5;
reg [`PCIE40E5__PL_EQ_TX_PRECUR_6_SZ-1:0] PL_EQ_TX_PRECUR_6_REG = PL_EQ_TX_PRECUR_6;
reg [`PCIE40E5__PL_EQ_TX_PRECUR_7_SZ-1:0] PL_EQ_TX_PRECUR_7_REG = PL_EQ_TX_PRECUR_7;
reg [`PCIE40E5__PL_EQ_TX_PRECUR_8_SZ-1:0] PL_EQ_TX_PRECUR_8_REG = PL_EQ_TX_PRECUR_8;
reg [`PCIE40E5__PL_EQ_TX_PRECUR_9_SZ-1:0] PL_EQ_TX_PRECUR_9_REG = PL_EQ_TX_PRECUR_9;
reg [`PCIE40E5__PL_EQ_TX_PRECUR_A_SZ-1:0] PL_EQ_TX_PRECUR_A_REG = PL_EQ_TX_PRECUR_A;
reg [`PCIE40E5__PL_EQ_TX_PRECUR_B_SZ-1:0] PL_EQ_TX_PRECUR_B_REG = PL_EQ_TX_PRECUR_B;
reg [`PCIE40E5__PL_EQ_TX_PRECUR_C_SZ-1:0] PL_EQ_TX_PRECUR_C_REG = PL_EQ_TX_PRECUR_C;
reg [`PCIE40E5__PL_EQ_TX_PRECUR_D_SZ-1:0] PL_EQ_TX_PRECUR_D_REG = PL_EQ_TX_PRECUR_D;
reg [`PCIE40E5__PL_EQ_TX_PRECUR_E_SZ-1:0] PL_EQ_TX_PRECUR_E_REG = PL_EQ_TX_PRECUR_E;
reg [`PCIE40E5__PL_EQ_TX_PRECUR_F_SZ-1:0] PL_EQ_TX_PRECUR_F_REG = PL_EQ_TX_PRECUR_F;
reg [`PCIE40E5__PL_EXIT_LOOPBACK_ON_EI_ENTRY_SZ:1] PL_EXIT_LOOPBACK_ON_EI_ENTRY_REG = PL_EXIT_LOOPBACK_ON_EI_ENTRY;
reg [`PCIE40E5__PL_INFER_EI_DISABLE_LPBK_ACTIVE_SZ:1] PL_INFER_EI_DISABLE_LPBK_ACTIVE_REG = PL_INFER_EI_DISABLE_LPBK_ACTIVE;
reg [`PCIE40E5__PL_INFER_EI_DISABLE_REC_RC_SZ:1] PL_INFER_EI_DISABLE_REC_RC_REG = PL_INFER_EI_DISABLE_REC_RC;
reg [`PCIE40E5__PL_INFER_EI_DISABLE_REC_SPD_SZ:1] PL_INFER_EI_DISABLE_REC_SPD_REG = PL_INFER_EI_DISABLE_REC_SPD;
reg [`PCIE40E5__PL_LANE0_CCIX_EDR_EQ_CONTROL_SZ-1:0] PL_LANE0_CCIX_EDR_EQ_CONTROL_REG = PL_LANE0_CCIX_EDR_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE0_EQ_CONTROL_SZ-1:0] PL_LANE0_EQ_CONTROL_REG = PL_LANE0_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE10_EQ_CONTROL_SZ-1:0] PL_LANE10_EQ_CONTROL_REG = PL_LANE10_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE11_EQ_CONTROL_SZ-1:0] PL_LANE11_EQ_CONTROL_REG = PL_LANE11_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE12_EQ_CONTROL_SZ-1:0] PL_LANE12_EQ_CONTROL_REG = PL_LANE12_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE13_EQ_CONTROL_SZ-1:0] PL_LANE13_EQ_CONTROL_REG = PL_LANE13_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE14_EQ_CONTROL_SZ-1:0] PL_LANE14_EQ_CONTROL_REG = PL_LANE14_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE15_EQ_CONTROL_SZ-1:0] PL_LANE15_EQ_CONTROL_REG = PL_LANE15_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE1_CCIX_EDR_EQ_CONTROL_SZ-1:0] PL_LANE1_CCIX_EDR_EQ_CONTROL_REG = PL_LANE1_CCIX_EDR_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE1_EQ_CONTROL_SZ-1:0] PL_LANE1_EQ_CONTROL_REG = PL_LANE1_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE2_CCIX_EDR_EQ_CONTROL_SZ-1:0] PL_LANE2_CCIX_EDR_EQ_CONTROL_REG = PL_LANE2_CCIX_EDR_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE2_EQ_CONTROL_SZ-1:0] PL_LANE2_EQ_CONTROL_REG = PL_LANE2_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE3_CCIX_EDR_EQ_CONTROL_SZ-1:0] PL_LANE3_CCIX_EDR_EQ_CONTROL_REG = PL_LANE3_CCIX_EDR_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE3_EQ_CONTROL_SZ-1:0] PL_LANE3_EQ_CONTROL_REG = PL_LANE3_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE4_CCIX_EDR_EQ_CONTROL_SZ-1:0] PL_LANE4_CCIX_EDR_EQ_CONTROL_REG = PL_LANE4_CCIX_EDR_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE4_EQ_CONTROL_SZ-1:0] PL_LANE4_EQ_CONTROL_REG = PL_LANE4_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE5_CCIX_EDR_EQ_CONTROL_SZ-1:0] PL_LANE5_CCIX_EDR_EQ_CONTROL_REG = PL_LANE5_CCIX_EDR_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE5_EQ_CONTROL_SZ-1:0] PL_LANE5_EQ_CONTROL_REG = PL_LANE5_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE6_CCIX_EDR_EQ_CONTROL_SZ-1:0] PL_LANE6_CCIX_EDR_EQ_CONTROL_REG = PL_LANE6_CCIX_EDR_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE6_EQ_CONTROL_SZ-1:0] PL_LANE6_EQ_CONTROL_REG = PL_LANE6_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE7_CCIX_EDR_EQ_CONTROL_SZ-1:0] PL_LANE7_CCIX_EDR_EQ_CONTROL_REG = PL_LANE7_CCIX_EDR_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE7_EQ_CONTROL_SZ-1:0] PL_LANE7_EQ_CONTROL_REG = PL_LANE7_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE8_EQ_CONTROL_SZ-1:0] PL_LANE8_EQ_CONTROL_REG = PL_LANE8_EQ_CONTROL;
reg [`PCIE40E5__PL_LANE9_EQ_CONTROL_SZ-1:0] PL_LANE9_EQ_CONTROL_REG = PL_LANE9_EQ_CONTROL;
reg [`PCIE40E5__PL_LINK_CAP_MAX_LINK_SPEED_SZ-1:0] PL_LINK_CAP_MAX_LINK_SPEED_REG = PL_LINK_CAP_MAX_LINK_SPEED;
reg [`PCIE40E5__PL_LINK_CAP_MAX_LINK_WIDTH_SZ-1:0] PL_LINK_CAP_MAX_LINK_WIDTH_REG = PL_LINK_CAP_MAX_LINK_WIDTH;
reg [`PCIE40E5__PL_N_FTS_SZ-1:0] PL_N_FTS_REG = PL_N_FTS;
reg [`PCIE40E5__PL_QUIESCE_GUARANTEE_DISABLE_SZ:1] PL_QUIESCE_GUARANTEE_DISABLE_REG = PL_QUIESCE_GUARANTEE_DISABLE;
reg [`PCIE40E5__PL_RECALIBRATION_NEEDED_ON_ESM_RATE01_PROGRAMMING_CHANGE_SZ:1] PL_RECALIBRATION_NEEDED_ON_ESM_RATE01_PROGRAMMING_CHANGE_REG = PL_RECALIBRATION_NEEDED_ON_ESM_RATE01_PROGRAMMING_CHANGE;
reg [`PCIE40E5__PL_REDO_EQ_SOURCE_SELECT_SZ:1] PL_REDO_EQ_SOURCE_SELECT_REG = PL_REDO_EQ_SOURCE_SELECT;
reg [`PCIE40E5__PL_REPORT_ALL_PHY_ERRORS_SZ-1:0] PL_REPORT_ALL_PHY_ERRORS_REG = PL_REPORT_ALL_PHY_ERRORS;
reg [`PCIE40E5__PL_RETIMER_PRESENCE_DETECTION_SUPPORTED_SZ:1] PL_RETIMER_PRESENCE_DETECTION_SUPPORTED_REG = PL_RETIMER_PRESENCE_DETECTION_SUPPORTED;
reg [`PCIE40E5__PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS_SZ-1:0] PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS_REG = PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS;
reg [`PCIE40E5__PL_RX_ADAPT_TIMER_CLWS_GEN3_SZ-1:0] PL_RX_ADAPT_TIMER_CLWS_GEN3_REG = PL_RX_ADAPT_TIMER_CLWS_GEN3;
reg [`PCIE40E5__PL_RX_ADAPT_TIMER_CLWS_GEN4_SZ-1:0] PL_RX_ADAPT_TIMER_CLWS_GEN4_REG = PL_RX_ADAPT_TIMER_CLWS_GEN4;
reg [`PCIE40E5__PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS_SZ-1:0] PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS_REG = PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS;
reg [`PCIE40E5__PL_RX_ADAPT_TIMER_RRL_GEN3_SZ-1:0] PL_RX_ADAPT_TIMER_RRL_GEN3_REG = PL_RX_ADAPT_TIMER_RRL_GEN3;
reg [`PCIE40E5__PL_RX_ADAPT_TIMER_RRL_GEN4_SZ-1:0] PL_RX_ADAPT_TIMER_RRL_GEN4_REG = PL_RX_ADAPT_TIMER_RRL_GEN4;
reg [`PCIE40E5__PL_RX_L0S_EXIT_TO_RECOVERY_SZ-1:0] PL_RX_L0S_EXIT_TO_RECOVERY_REG = PL_RX_L0S_EXIT_TO_RECOVERY;
reg [`PCIE40E5__PL_SELF_TRAIN_SZ:1] PL_SELF_TRAIN_REG = PL_SELF_TRAIN;
reg [`PCIE40E5__PL_SIM_FAST_LINK_TRAINING_SZ-1:0] PL_SIM_FAST_LINK_TRAINING_REG = PL_SIM_FAST_LINK_TRAINING;
reg [`PCIE40E5__PL_SRIS_ENABLE_SZ:1] PL_SRIS_ENABLE_REG = PL_SRIS_ENABLE;
reg [`PCIE40E5__PL_SRIS_SKPOS_GEN_SPD_VEC_SZ-1:0] PL_SRIS_SKPOS_GEN_SPD_VEC_REG = PL_SRIS_SKPOS_GEN_SPD_VEC;
reg [`PCIE40E5__PL_SRIS_SKPOS_REC_SPD_VEC_SZ-1:0] PL_SRIS_SKPOS_REC_SPD_VEC_REG = PL_SRIS_SKPOS_REC_SPD_VEC;
reg [`PCIE40E5__PL_TWO_RETIMER_PRESENCE_DETECTION_SUPPORTED_SZ:1] PL_TWO_RETIMER_PRESENCE_DETECTION_SUPPORTED_REG = PL_TWO_RETIMER_PRESENCE_DETECTION_SUPPORTED;
reg [`PCIE40E5__PL_UPSTREAM_FACING_SZ:1] PL_UPSTREAM_FACING_REG = PL_UPSTREAM_FACING;
reg [`PCIE40E5__PL_USER_SPARE_SZ-1:0] PL_USER_SPARE_REG = PL_USER_SPARE;
reg [`PCIE40E5__PL_USER_SPARE2_SZ-1:0] PL_USER_SPARE2_REG = PL_USER_SPARE2;
reg [`PCIE40E5__PL_USER_SPARE3_SZ-1:0] PL_USER_SPARE3_REG = PL_USER_SPARE3;
reg [`PCIE40E5__PM_ASPML0S_TIMEOUT_SZ-1:0] PM_ASPML0S_TIMEOUT_REG = PM_ASPML0S_TIMEOUT;
reg [`PCIE40E5__PM_ASPML1_ENTRY_DELAY_SZ-1:0] PM_ASPML1_ENTRY_DELAY_REG = PM_ASPML1_ENTRY_DELAY;
reg [`PCIE40E5__PM_ENABLE_L23_ENTRY_SZ:1] PM_ENABLE_L23_ENTRY_REG = PM_ENABLE_L23_ENTRY;
reg [`PCIE40E5__PM_ENABLE_SLOT_POWER_CAPTURE_SZ:1] PM_ENABLE_SLOT_POWER_CAPTURE_REG = PM_ENABLE_SLOT_POWER_CAPTURE;
reg [`PCIE40E5__PM_L1_REENTRY_DELAY_SZ-1:0] PM_L1_REENTRY_DELAY_REG = PM_L1_REENTRY_DELAY;
reg [`PCIE40E5__PM_PME_TURNOFF_ACK_DELAY_SZ-1:0] PM_PME_TURNOFF_ACK_DELAY_REG = PM_PME_TURNOFF_ACK_DELAY;
reg [`PCIE40E5__ROOT_CAP_CRS_SW_VISIBILITY_SZ:1] ROOT_CAP_CRS_SW_VISIBILITY_REG = ROOT_CAP_CRS_SW_VISIBILITY;
reg [`PCIE40E5__SIM_DEVICE_SZ:1] SIM_DEVICE_REG = SIM_DEVICE;
reg [`PCIE40E5__SPARE_BIT0_SZ:1] SPARE_BIT0_REG = SPARE_BIT0;
reg SPARE_BIT1_REG = SPARE_BIT1;
reg SPARE_BIT2_REG = SPARE_BIT2;
reg [`PCIE40E5__SPARE_BIT3_SZ:1] SPARE_BIT3_REG = SPARE_BIT3;
reg SPARE_BIT4_REG = SPARE_BIT4;
reg SPARE_BIT5_REG = SPARE_BIT5;
reg SPARE_BIT6_REG = SPARE_BIT6;
reg SPARE_BIT7_REG = SPARE_BIT7;
reg SPARE_BIT8_REG = SPARE_BIT8;
reg [`PCIE40E5__SPARE_BYTE0_SZ-1:0] SPARE_BYTE0_REG = SPARE_BYTE0;
reg [`PCIE40E5__SPARE_BYTE1_SZ-1:0] SPARE_BYTE1_REG = SPARE_BYTE1;
reg [`PCIE40E5__SPARE_BYTE2_SZ-1:0] SPARE_BYTE2_REG = SPARE_BYTE2;
reg [`PCIE40E5__SPARE_BYTE3_SZ-1:0] SPARE_BYTE3_REG = SPARE_BYTE3;
reg [`PCIE40E5__SPARE_WORD0_SZ-1:0] SPARE_WORD0_REG = SPARE_WORD0;
reg [`PCIE40E5__SPARE_WORD1_SZ-1:0] SPARE_WORD1_REG = SPARE_WORD1;
reg [`PCIE40E5__SPARE_WORD2_SZ-1:0] SPARE_WORD2_REG = SPARE_WORD2;
reg [`PCIE40E5__SPARE_WORD3_SZ-1:0] SPARE_WORD3_REG = SPARE_WORD3;
reg [`PCIE40E5__SRIOV_CAP_ENABLE_SZ-1:0] SRIOV_CAP_ENABLE_REG = SRIOV_CAP_ENABLE;
reg [`PCIE40E5__TL2CFG_IF_PARITY_CHK_SZ:1] TL2CFG_IF_PARITY_CHK_REG = TL2CFG_IF_PARITY_CHK;
reg [`PCIE40E5__TL_COMPLETION_RAM_NUM_TLPS_SZ-1:0] TL_COMPLETION_RAM_NUM_TLPS_REG = TL_COMPLETION_RAM_NUM_TLPS;
reg [`PCIE40E5__TL_COMPLETION_RAM_SIZE_SZ-1:0] TL_COMPLETION_RAM_SIZE_REG = TL_COMPLETION_RAM_SIZE;
reg [`PCIE40E5__TL_CREDITS_CD_SZ-1:0] TL_CREDITS_CD_REG = TL_CREDITS_CD;
reg [`PCIE40E5__TL_CREDITS_CD_VC1_SZ-1:0] TL_CREDITS_CD_VC1_REG = TL_CREDITS_CD_VC1;
reg [`PCIE40E5__TL_CREDITS_CH_SZ-1:0] TL_CREDITS_CH_REG = TL_CREDITS_CH;
reg [`PCIE40E5__TL_CREDITS_CH_VC1_SZ-1:0] TL_CREDITS_CH_VC1_REG = TL_CREDITS_CH_VC1;
reg [`PCIE40E5__TL_CREDITS_NPD_SZ-1:0] TL_CREDITS_NPD_REG = TL_CREDITS_NPD;
reg [`PCIE40E5__TL_CREDITS_NPD_VC1_SZ-1:0] TL_CREDITS_NPD_VC1_REG = TL_CREDITS_NPD_VC1;
reg [`PCIE40E5__TL_CREDITS_NPH_SZ-1:0] TL_CREDITS_NPH_REG = TL_CREDITS_NPH;
reg [`PCIE40E5__TL_CREDITS_NPH_VC1_SZ-1:0] TL_CREDITS_NPH_VC1_REG = TL_CREDITS_NPH_VC1;
reg [`PCIE40E5__TL_CREDITS_PD_SZ-1:0] TL_CREDITS_PD_REG = TL_CREDITS_PD;
reg [`PCIE40E5__TL_CREDITS_PD_VC1_SZ-1:0] TL_CREDITS_PD_VC1_REG = TL_CREDITS_PD_VC1;
reg [`PCIE40E5__TL_CREDITS_PH_SZ-1:0] TL_CREDITS_PH_REG = TL_CREDITS_PH;
reg [`PCIE40E5__TL_CREDITS_PH_VC1_SZ-1:0] TL_CREDITS_PH_VC1_REG = TL_CREDITS_PH_VC1;
reg [`PCIE40E5__TL_DISABLE_RX_FLOW_CTL_SZ:1] TL_DISABLE_RX_FLOW_CTL_REG = TL_DISABLE_RX_FLOW_CTL;
reg [`PCIE40E5__TL_FC_UPDATE_MIN_INTERVAL_TIME_SZ-1:0] TL_FC_UPDATE_MIN_INTERVAL_TIME_REG = TL_FC_UPDATE_MIN_INTERVAL_TIME;
reg [`PCIE40E5__TL_FC_UPDATE_MIN_INTERVAL_TIME_VC1_SZ-1:0] TL_FC_UPDATE_MIN_INTERVAL_TIME_VC1_REG = TL_FC_UPDATE_MIN_INTERVAL_TIME_VC1;
reg [`PCIE40E5__TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_SZ-1:0] TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_REG = TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT;
reg [`PCIE40E5__TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_VC1_SZ-1:0] TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_VC1_REG = TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_VC1;
reg [`PCIE40E5__TL_FEATURE_ENABLE_FC_SCALING_SZ:1] TL_FEATURE_ENABLE_FC_SCALING_REG = TL_FEATURE_ENABLE_FC_SCALING;
reg TL_NP_FIFO_NUM_TLPS_REG = TL_NP_FIFO_NUM_TLPS;
reg [`PCIE40E5__TL_PF_ENABLE_REG_SZ-1:0] TL_PF_ENABLE_REG_REG = TL_PF_ENABLE_REG;
reg TL_POSTED_RAM_SIZE_REG = TL_POSTED_RAM_SIZE;
reg [`PCIE40E5__TL_RX_CCIX_FIFO_FROM_RAM_READ_PIPELINE_SZ:1] TL_RX_CCIX_FIFO_FROM_RAM_READ_PIPELINE_REG = TL_RX_CCIX_FIFO_FROM_RAM_READ_PIPELINE;
reg TL_RX_CCIX_FIFO_RAM_SIZE_REG = TL_RX_CCIX_FIFO_RAM_SIZE;
reg [`PCIE40E5__TL_RX_CCIX_FIFO_TO_RAM_READ_PIPELINE_SZ:1] TL_RX_CCIX_FIFO_TO_RAM_READ_PIPELINE_REG = TL_RX_CCIX_FIFO_TO_RAM_READ_PIPELINE;
reg [`PCIE40E5__TL_RX_CCIX_FIFO_TO_RAM_WRITE_PIPELINE_SZ:1] TL_RX_CCIX_FIFO_TO_RAM_WRITE_PIPELINE_REG = TL_RX_CCIX_FIFO_TO_RAM_WRITE_PIPELINE;
reg [`PCIE40E5__TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE_SZ:1] TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE_REG = TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE;
reg [`PCIE40E5__TL_RX_COMPLETION_TO_RAM_READ_PIPELINE_SZ:1] TL_RX_COMPLETION_TO_RAM_READ_PIPELINE_REG = TL_RX_COMPLETION_TO_RAM_READ_PIPELINE;
reg [`PCIE40E5__TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE_SZ:1] TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE_REG = TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE;
reg [`PCIE40E5__TL_RX_POSTED_FROM_RAM_READ_PIPELINE_SZ:1] TL_RX_POSTED_FROM_RAM_READ_PIPELINE_REG = TL_RX_POSTED_FROM_RAM_READ_PIPELINE;
reg [`PCIE40E5__TL_RX_POSTED_TO_RAM_READ_PIPELINE_SZ:1] TL_RX_POSTED_TO_RAM_READ_PIPELINE_REG = TL_RX_POSTED_TO_RAM_READ_PIPELINE;
reg [`PCIE40E5__TL_RX_POSTED_TO_RAM_WRITE_PIPELINE_SZ:1] TL_RX_POSTED_TO_RAM_WRITE_PIPELINE_REG = TL_RX_POSTED_TO_RAM_WRITE_PIPELINE;
reg [`PCIE40E5__TL_TX_MUX_STRICT_PRIORITY_SZ:1] TL_TX_MUX_STRICT_PRIORITY_REG = TL_TX_MUX_STRICT_PRIORITY;
reg [`PCIE40E5__TL_TX_TLP_STRADDLE_ENABLE_SZ:1] TL_TX_TLP_STRADDLE_ENABLE_REG = TL_TX_TLP_STRADDLE_ENABLE;
reg [`PCIE40E5__TL_TX_TLP_TERMINATE_PARITY_SZ:1] TL_TX_TLP_TERMINATE_PARITY_REG = TL_TX_TLP_TERMINATE_PARITY;
reg [`PCIE40E5__TL_USER_SPARE_SZ-1:0] TL_USER_SPARE_REG = TL_USER_SPARE;
reg [`PCIE40E5__TPH_FROM_RAM_PIPELINE_SZ:1] TPH_FROM_RAM_PIPELINE_REG = TPH_FROM_RAM_PIPELINE;
reg [`PCIE40E5__TPH_TO_RAM_PIPELINE_SZ:1] TPH_TO_RAM_PIPELINE_REG = TPH_TO_RAM_PIPELINE;
reg [`PCIE40E5__VC1_BASE_DISABLE_SZ:1] VC1_BASE_DISABLE_REG = VC1_BASE_DISABLE;
reg [`PCIE40E5__VF0_CAPABILITY_POINTER_SZ-1:0] VF0_CAPABILITY_POINTER_REG = VF0_CAPABILITY_POINTER;
reg [`PCIE40E5__VFG0_10B_TAG_REQUESTER_SUPPORTED_SZ:1] VFG0_10B_TAG_REQUESTER_SUPPORTED_REG = VFG0_10B_TAG_REQUESTER_SUPPORTED;
reg [`PCIE40E5__VFG0_ARI_CAP_NEXTPTR_SZ-1:0] VFG0_ARI_CAP_NEXTPTR_REG = VFG0_ARI_CAP_NEXTPTR;
reg [`PCIE40E5__VFG0_ATS_CAP_INV_QUEUE_DEPTH_SZ-1:0] VFG0_ATS_CAP_INV_QUEUE_DEPTH_REG = VFG0_ATS_CAP_INV_QUEUE_DEPTH;
reg [`PCIE40E5__VFG0_ATS_CAP_NEXTPTR_SZ-1:0] VFG0_ATS_CAP_NEXTPTR_REG = VFG0_ATS_CAP_NEXTPTR;
reg [`PCIE40E5__VFG0_ATS_CAP_ON_SZ:1] VFG0_ATS_CAP_ON_REG = VFG0_ATS_CAP_ON;
reg [`PCIE40E5__VFG0_MSIX_CAP_NEXTPTR_SZ-1:0] VFG0_MSIX_CAP_NEXTPTR_REG = VFG0_MSIX_CAP_NEXTPTR;
reg [`PCIE40E5__VFG0_MSIX_CAP_PBA_BIR_SZ-1:0] VFG0_MSIX_CAP_PBA_BIR_REG = VFG0_MSIX_CAP_PBA_BIR;
reg [`PCIE40E5__VFG0_MSIX_CAP_PBA_OFFSET_SZ-1:0] VFG0_MSIX_CAP_PBA_OFFSET_REG = VFG0_MSIX_CAP_PBA_OFFSET;
reg [`PCIE40E5__VFG0_MSIX_CAP_TABLE_BIR_SZ-1:0] VFG0_MSIX_CAP_TABLE_BIR_REG = VFG0_MSIX_CAP_TABLE_BIR;
reg [`PCIE40E5__VFG0_MSIX_CAP_TABLE_OFFSET_SZ-1:0] VFG0_MSIX_CAP_TABLE_OFFSET_REG = VFG0_MSIX_CAP_TABLE_OFFSET;
reg [`PCIE40E5__VFG0_MSIX_CAP_TABLE_SIZE_SZ-1:0] VFG0_MSIX_CAP_TABLE_SIZE_REG = VFG0_MSIX_CAP_TABLE_SIZE;
reg [`PCIE40E5__VFG0_PCIE_CAP_NEXTPTR_SZ-1:0] VFG0_PCIE_CAP_NEXTPTR_REG = VFG0_PCIE_CAP_NEXTPTR;
reg [`PCIE40E5__VFG0_TPHR_CAP_NEXTPTR_SZ-1:0] VFG0_TPHR_CAP_NEXTPTR_REG = VFG0_TPHR_CAP_NEXTPTR;
reg [`PCIE40E5__VFG0_TPHR_CAP_ST_MODE_SEL_SZ-1:0] VFG0_TPHR_CAP_ST_MODE_SEL_REG = VFG0_TPHR_CAP_ST_MODE_SEL;
reg [`PCIE40E5__VFG1_10B_TAG_REQUESTER_SUPPORTED_SZ:1] VFG1_10B_TAG_REQUESTER_SUPPORTED_REG = VFG1_10B_TAG_REQUESTER_SUPPORTED;
reg [`PCIE40E5__VFG1_ARI_CAP_NEXTPTR_SZ-1:0] VFG1_ARI_CAP_NEXTPTR_REG = VFG1_ARI_CAP_NEXTPTR;
reg [`PCIE40E5__VFG1_ATS_CAP_INV_QUEUE_DEPTH_SZ-1:0] VFG1_ATS_CAP_INV_QUEUE_DEPTH_REG = VFG1_ATS_CAP_INV_QUEUE_DEPTH;
reg [`PCIE40E5__VFG1_ATS_CAP_NEXTPTR_SZ-1:0] VFG1_ATS_CAP_NEXTPTR_REG = VFG1_ATS_CAP_NEXTPTR;
reg [`PCIE40E5__VFG1_ATS_CAP_ON_SZ:1] VFG1_ATS_CAP_ON_REG = VFG1_ATS_CAP_ON;
reg [`PCIE40E5__VFG1_MSIX_CAP_NEXTPTR_SZ-1:0] VFG1_MSIX_CAP_NEXTPTR_REG = VFG1_MSIX_CAP_NEXTPTR;
reg [`PCIE40E5__VFG1_MSIX_CAP_PBA_BIR_SZ-1:0] VFG1_MSIX_CAP_PBA_BIR_REG = VFG1_MSIX_CAP_PBA_BIR;
reg [`PCIE40E5__VFG1_MSIX_CAP_PBA_OFFSET_SZ-1:0] VFG1_MSIX_CAP_PBA_OFFSET_REG = VFG1_MSIX_CAP_PBA_OFFSET;
reg [`PCIE40E5__VFG1_MSIX_CAP_TABLE_BIR_SZ-1:0] VFG1_MSIX_CAP_TABLE_BIR_REG = VFG1_MSIX_CAP_TABLE_BIR;
reg [`PCIE40E5__VFG1_MSIX_CAP_TABLE_OFFSET_SZ-1:0] VFG1_MSIX_CAP_TABLE_OFFSET_REG = VFG1_MSIX_CAP_TABLE_OFFSET;
reg [`PCIE40E5__VFG1_MSIX_CAP_TABLE_SIZE_SZ-1:0] VFG1_MSIX_CAP_TABLE_SIZE_REG = VFG1_MSIX_CAP_TABLE_SIZE;
reg [`PCIE40E5__VFG1_PCIE_CAP_NEXTPTR_SZ-1:0] VFG1_PCIE_CAP_NEXTPTR_REG = VFG1_PCIE_CAP_NEXTPTR;
reg [`PCIE40E5__VFG1_TPHR_CAP_NEXTPTR_SZ-1:0] VFG1_TPHR_CAP_NEXTPTR_REG = VFG1_TPHR_CAP_NEXTPTR;
reg [`PCIE40E5__VFG1_TPHR_CAP_ST_MODE_SEL_SZ-1:0] VFG1_TPHR_CAP_ST_MODE_SEL_REG = VFG1_TPHR_CAP_ST_MODE_SEL;
reg [`PCIE40E5__VFG2_10B_TAG_REQUESTER_SUPPORTED_SZ:1] VFG2_10B_TAG_REQUESTER_SUPPORTED_REG = VFG2_10B_TAG_REQUESTER_SUPPORTED;
reg [`PCIE40E5__VFG2_ARI_CAP_NEXTPTR_SZ-1:0] VFG2_ARI_CAP_NEXTPTR_REG = VFG2_ARI_CAP_NEXTPTR;
reg [`PCIE40E5__VFG2_ATS_CAP_INV_QUEUE_DEPTH_SZ-1:0] VFG2_ATS_CAP_INV_QUEUE_DEPTH_REG = VFG2_ATS_CAP_INV_QUEUE_DEPTH;
reg [`PCIE40E5__VFG2_ATS_CAP_NEXTPTR_SZ-1:0] VFG2_ATS_CAP_NEXTPTR_REG = VFG2_ATS_CAP_NEXTPTR;
reg [`PCIE40E5__VFG2_ATS_CAP_ON_SZ:1] VFG2_ATS_CAP_ON_REG = VFG2_ATS_CAP_ON;
reg [`PCIE40E5__VFG2_MSIX_CAP_NEXTPTR_SZ-1:0] VFG2_MSIX_CAP_NEXTPTR_REG = VFG2_MSIX_CAP_NEXTPTR;
reg [`PCIE40E5__VFG2_MSIX_CAP_PBA_BIR_SZ-1:0] VFG2_MSIX_CAP_PBA_BIR_REG = VFG2_MSIX_CAP_PBA_BIR;
reg [`PCIE40E5__VFG2_MSIX_CAP_PBA_OFFSET_SZ-1:0] VFG2_MSIX_CAP_PBA_OFFSET_REG = VFG2_MSIX_CAP_PBA_OFFSET;
reg [`PCIE40E5__VFG2_MSIX_CAP_TABLE_BIR_SZ-1:0] VFG2_MSIX_CAP_TABLE_BIR_REG = VFG2_MSIX_CAP_TABLE_BIR;
reg [`PCIE40E5__VFG2_MSIX_CAP_TABLE_OFFSET_SZ-1:0] VFG2_MSIX_CAP_TABLE_OFFSET_REG = VFG2_MSIX_CAP_TABLE_OFFSET;
reg [`PCIE40E5__VFG2_MSIX_CAP_TABLE_SIZE_SZ-1:0] VFG2_MSIX_CAP_TABLE_SIZE_REG = VFG2_MSIX_CAP_TABLE_SIZE;
reg [`PCIE40E5__VFG2_PCIE_CAP_NEXTPTR_SZ-1:0] VFG2_PCIE_CAP_NEXTPTR_REG = VFG2_PCIE_CAP_NEXTPTR;
reg [`PCIE40E5__VFG2_TPHR_CAP_NEXTPTR_SZ-1:0] VFG2_TPHR_CAP_NEXTPTR_REG = VFG2_TPHR_CAP_NEXTPTR;
reg [`PCIE40E5__VFG2_TPHR_CAP_ST_MODE_SEL_SZ-1:0] VFG2_TPHR_CAP_ST_MODE_SEL_REG = VFG2_TPHR_CAP_ST_MODE_SEL;
reg [`PCIE40E5__VFG3_10B_TAG_REQUESTER_SUPPORTED_SZ:1] VFG3_10B_TAG_REQUESTER_SUPPORTED_REG = VFG3_10B_TAG_REQUESTER_SUPPORTED;
reg [`PCIE40E5__VFG3_ARI_CAP_NEXTPTR_SZ-1:0] VFG3_ARI_CAP_NEXTPTR_REG = VFG3_ARI_CAP_NEXTPTR;
reg [`PCIE40E5__VFG3_ATS_CAP_INV_QUEUE_DEPTH_SZ-1:0] VFG3_ATS_CAP_INV_QUEUE_DEPTH_REG = VFG3_ATS_CAP_INV_QUEUE_DEPTH;
reg [`PCIE40E5__VFG3_ATS_CAP_NEXTPTR_SZ-1:0] VFG3_ATS_CAP_NEXTPTR_REG = VFG3_ATS_CAP_NEXTPTR;
reg [`PCIE40E5__VFG3_ATS_CAP_ON_SZ:1] VFG3_ATS_CAP_ON_REG = VFG3_ATS_CAP_ON;
reg [`PCIE40E5__VFG3_MSIX_CAP_NEXTPTR_SZ-1:0] VFG3_MSIX_CAP_NEXTPTR_REG = VFG3_MSIX_CAP_NEXTPTR;
reg [`PCIE40E5__VFG3_MSIX_CAP_PBA_BIR_SZ-1:0] VFG3_MSIX_CAP_PBA_BIR_REG = VFG3_MSIX_CAP_PBA_BIR;
reg [`PCIE40E5__VFG3_MSIX_CAP_PBA_OFFSET_SZ-1:0] VFG3_MSIX_CAP_PBA_OFFSET_REG = VFG3_MSIX_CAP_PBA_OFFSET;
reg [`PCIE40E5__VFG3_MSIX_CAP_TABLE_BIR_SZ-1:0] VFG3_MSIX_CAP_TABLE_BIR_REG = VFG3_MSIX_CAP_TABLE_BIR;
reg [`PCIE40E5__VFG3_MSIX_CAP_TABLE_OFFSET_SZ-1:0] VFG3_MSIX_CAP_TABLE_OFFSET_REG = VFG3_MSIX_CAP_TABLE_OFFSET;
reg [`PCIE40E5__VFG3_MSIX_CAP_TABLE_SIZE_SZ-1:0] VFG3_MSIX_CAP_TABLE_SIZE_REG = VFG3_MSIX_CAP_TABLE_SIZE;
reg [`PCIE40E5__VFG3_PCIE_CAP_NEXTPTR_SZ-1:0] VFG3_PCIE_CAP_NEXTPTR_REG = VFG3_PCIE_CAP_NEXTPTR;
reg [`PCIE40E5__VFG3_TPHR_CAP_NEXTPTR_SZ-1:0] VFG3_TPHR_CAP_NEXTPTR_REG = VFG3_TPHR_CAP_NEXTPTR;
reg [`PCIE40E5__VFG3_TPHR_CAP_ST_MODE_SEL_SZ-1:0] VFG3_TPHR_CAP_ST_MODE_SEL_REG = VFG3_TPHR_CAP_ST_MODE_SEL;

initial begin
  ATTR[`PCIE40E5__AER_CAP_PERMIT_ROOTERR_UPDATE] = AER_CAP_PERMIT_ROOTERR_UPDATE;
  ATTR[`PCIE40E5__ARI_CAP_ENABLE] = ARI_CAP_ENABLE;
  ATTR[`PCIE40E5__AUTO_FLR_RESPONSE] = AUTO_FLR_RESPONSE;
  ATTR[`PCIE40E5__AXISTEN_IF_CCIX_RX_CREDIT_LIMIT] = AXISTEN_IF_CCIX_RX_CREDIT_LIMIT;
  ATTR[`PCIE40E5__AXISTEN_IF_CCIX_TX_CREDIT_LIMIT] = AXISTEN_IF_CCIX_TX_CREDIT_LIMIT;
  ATTR[`PCIE40E5__AXISTEN_IF_CCIX_TX_REGISTERED_TREADY] = AXISTEN_IF_CCIX_TX_REGISTERED_TREADY;
  ATTR[`PCIE40E5__AXISTEN_IF_CC_ALIGNMENT_MODE] = AXISTEN_IF_CC_ALIGNMENT_MODE;
  ATTR[`PCIE40E5__AXISTEN_IF_COMPL_TIMEOUT_REG0] = AXISTEN_IF_COMPL_TIMEOUT_REG0;
  ATTR[`PCIE40E5__AXISTEN_IF_COMPL_TIMEOUT_REG1] = AXISTEN_IF_COMPL_TIMEOUT_REG1;
  ATTR[`PCIE40E5__AXISTEN_IF_CQ_ALIGNMENT_MODE] = AXISTEN_IF_CQ_ALIGNMENT_MODE;
  ATTR[`PCIE40E5__AXISTEN_IF_CQ_EN_POISONED_MEM_WR] = AXISTEN_IF_CQ_EN_POISONED_MEM_WR;
  ATTR[`PCIE40E5__AXISTEN_IF_CQ_POISON_DISCARD_DISABLE] = AXISTEN_IF_CQ_POISON_DISCARD_DISABLE;
  ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_10B_TAGS] = AXISTEN_IF_ENABLE_10B_TAGS;
  ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_256_TAGS] = AXISTEN_IF_ENABLE_256_TAGS;
  ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_CLIENT_TAG] = AXISTEN_IF_ENABLE_CLIENT_TAG;
  ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE] = AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE;
  ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK] = AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK;
  ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_MSG_ROUTE] = AXISTEN_IF_ENABLE_MSG_ROUTE;
  ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_RX_MSG_INTFC] = AXISTEN_IF_ENABLE_RX_MSG_INTFC;
  ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_RX_TAG_SCALING] = AXISTEN_IF_ENABLE_RX_TAG_SCALING;
  ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_TX_TAG_SCALING] = AXISTEN_IF_ENABLE_TX_TAG_SCALING;
  ATTR[`PCIE40E5__AXISTEN_IF_EXTEND_CPL_TIMEOUT] = AXISTEN_IF_EXTEND_CPL_TIMEOUT;
  ATTR[`PCIE40E5__AXISTEN_IF_EXT_512] = AXISTEN_IF_EXT_512;
  ATTR[`PCIE40E5__AXISTEN_IF_EXT_512_CC_STRADDLE] = AXISTEN_IF_EXT_512_CC_STRADDLE;
  ATTR[`PCIE40E5__AXISTEN_IF_EXT_512_CQ_STRADDLE] = AXISTEN_IF_EXT_512_CQ_STRADDLE;
  ATTR[`PCIE40E5__AXISTEN_IF_EXT_512_RC_STRADDLE] = AXISTEN_IF_EXT_512_RC_STRADDLE;
  ATTR[`PCIE40E5__AXISTEN_IF_EXT_512_RQ_STRADDLE] = AXISTEN_IF_EXT_512_RQ_STRADDLE;
  ATTR[`PCIE40E5__AXISTEN_IF_INTERNAL_MSIX_VECTORS_PER_FUNCTION] = AXISTEN_IF_INTERNAL_MSIX_VECTORS_PER_FUNCTION;
  ATTR[`PCIE40E5__AXISTEN_IF_LEGACY_MODE_ENABLE] = AXISTEN_IF_LEGACY_MODE_ENABLE;
  ATTR[`PCIE40E5__AXISTEN_IF_MSIX_FROM_RAM_PIPELINE] = AXISTEN_IF_MSIX_FROM_RAM_PIPELINE;
  ATTR[`PCIE40E5__AXISTEN_IF_MSIX_RX_PARITY_EN] = AXISTEN_IF_MSIX_RX_PARITY_EN;
  ATTR[`PCIE40E5__AXISTEN_IF_MSIX_TO_RAM_PIPELINE] = AXISTEN_IF_MSIX_TO_RAM_PIPELINE;
  ATTR[`PCIE40E5__AXISTEN_IF_PASID_UR_CHECK_DISABLE] = AXISTEN_IF_PASID_UR_CHECK_DISABLE;
  ATTR[`PCIE40E5__AXISTEN_IF_RC_ALIGNMENT_MODE] = AXISTEN_IF_RC_ALIGNMENT_MODE;
  ATTR[`PCIE40E5__AXISTEN_IF_RC_STRADDLE] = AXISTEN_IF_RC_STRADDLE;
  ATTR[`PCIE40E5__AXISTEN_IF_RQ_ALIGNMENT_MODE] = AXISTEN_IF_RQ_ALIGNMENT_MODE;
  ATTR[`PCIE40E5__AXISTEN_IF_RQ_CC_REGISTERED_TREADY] = AXISTEN_IF_RQ_CC_REGISTERED_TREADY;
  ATTR[`PCIE40E5__AXISTEN_IF_RX_PARITY_EN] = AXISTEN_IF_RX_PARITY_EN;
  ATTR[`PCIE40E5__AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT] = AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT;
  ATTR[`PCIE40E5__AXISTEN_IF_TX_PARITY_EN] = AXISTEN_IF_TX_PARITY_EN;
  ATTR[`PCIE40E5__AXISTEN_IF_WIDTH] = AXISTEN_IF_WIDTH;
  ATTR[`PCIE40E5__AXISTEN_USER_SPARE] = AXISTEN_USER_SPARE;
  ATTR[`PCIE40E5__CCIX_CFG_MGMT_MUX_ENABLE] = CCIX_CFG_MGMT_MUX_ENABLE;
  ATTR[`PCIE40E5__CCIX_DIRECT_ATTACH_MODE] = CCIX_DIRECT_ATTACH_MODE;
  ATTR[`PCIE40E5__CCIX_ENABLE] = CCIX_ENABLE;
  ATTR[`PCIE40E5__CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL] = CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL;
  ATTR[`PCIE40E5__CCIX_PDVSEC_CPL_TIMEOUT] = CCIX_PDVSEC_CPL_TIMEOUT;
  ATTR[`PCIE40E5__CCIX_PROTOCOL_PF0_DVSEC_ENABLE] = CCIX_PROTOCOL_PF0_DVSEC_ENABLE;
  ATTR[`PCIE40E5__CCIX_PROTOCOL_PF1_DVSEC_ENABLE] = CCIX_PROTOCOL_PF1_DVSEC_ENABLE;
  ATTR[`PCIE40E5__CCIX_TRANSPORT_PF0_DVSEC_ENABLE] = CCIX_TRANSPORT_PF0_DVSEC_ENABLE;
  ATTR[`PCIE40E5__CCIX_TX_CREDIT_CHECK_DISABLE] = CCIX_TX_CREDIT_CHECK_DISABLE;
  ATTR[`PCIE40E5__CCIX_VENDOR_ID] = CCIX_VENDOR_ID;
  ATTR[`PCIE40E5__CFG_BYPASS_MODE_ENABLE] = CFG_BYPASS_MODE_ENABLE;
  ATTR[`PCIE40E5__CFG_PRIVATE_SPC] = CFG_PRIVATE_SPC;
  ATTR[`PCIE40E5__CFG_SPEC_4_0] = CFG_SPEC_4_0;
  ATTR[`PCIE40E5__CRM_CORE_CLK_FREQ] = CRM_CORE_CLK_FREQ;
  ATTR[`PCIE40E5__CRM_USER_CLK_FREQ] = CRM_USER_CLK_FREQ;
  ATTR[`PCIE40E5__DEBUG_AXI4ST_SPARE] = DEBUG_AXI4ST_SPARE;
  ATTR[`PCIE40E5__DEBUG_AXIST_DISABLE_FEATURE_BIT] = DEBUG_AXIST_DISABLE_FEATURE_BIT;
  ATTR[`PCIE40E5__DEBUG_CAR_SPARE] = DEBUG_CAR_SPARE;
  ATTR[`PCIE40E5__DEBUG_CFG_SPARE] = DEBUG_CFG_SPARE;
  ATTR[`PCIE40E5__DEBUG_LL_SPARE] = DEBUG_LL_SPARE;
  ATTR[`PCIE40E5__DEBUG_NO_STICKY_RESET] = DEBUG_NO_STICKY_RESET;
  ATTR[`PCIE40E5__DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR] = DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR;
  ATTR[`PCIE40E5__DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR] = DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR;
  ATTR[`PCIE40E5__DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR] = DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR;
  ATTR[`PCIE40E5__DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL] = DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL;
  ATTR[`PCIE40E5__DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW] = DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW;
  ATTR[`PCIE40E5__DEBUG_PL_DISABLE_SCRAMBLING] = DEBUG_PL_DISABLE_SCRAMBLING;
  ATTR[`PCIE40E5__DEBUG_PL_SIM_RESET_LFSR] = DEBUG_PL_SIM_RESET_LFSR;
  ATTR[`PCIE40E5__DEBUG_PL_SPARE] = DEBUG_PL_SPARE;
  ATTR[`PCIE40E5__DEBUG_TL_DISABLE_FC_TIMEOUT] = DEBUG_TL_DISABLE_FC_TIMEOUT;
  ATTR[`PCIE40E5__DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS] = DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS;
  ATTR[`PCIE40E5__DEBUG_TL_SPARE] = DEBUG_TL_SPARE;
  ATTR[`PCIE40E5__DELAYED_FLR] = DELAYED_FLR;
  ATTR[`PCIE40E5__DNSTREAM_LINK_NUM] = DNSTREAM_LINK_NUM;
  ATTR[`PCIE40E5__DSN_CAP_ENABLE] = DSN_CAP_ENABLE;
  ATTR[`PCIE40E5__EXTENDED_CFG_EXTEND_INTERFACE_ENABLE] = EXTENDED_CFG_EXTEND_INTERFACE_ENABLE;
  ATTR[`PCIE40E5__HEADER_TYPE_OVERRIDE] = HEADER_TYPE_OVERRIDE;
  ATTR[`PCIE40E5__IS_SWITCH_PORT] = IS_SWITCH_PORT;
  ATTR[`PCIE40E5__LEGACY_CFG_EXTEND_INTERFACE_ENABLE] = LEGACY_CFG_EXTEND_INTERFACE_ENABLE;
  ATTR[`PCIE40E5__LINK_CONTROL2_SELECTABLE_DEEMPH] = LINK_CONTROL2_SELECTABLE_DEEMPH;
  ATTR[`PCIE40E5__LL_ACK_TIMEOUT] = LL_ACK_TIMEOUT;
  ATTR[`PCIE40E5__LL_ACK_TIMEOUT_EN] = LL_ACK_TIMEOUT_EN;
  ATTR[`PCIE40E5__LL_ACK_TIMEOUT_FUNC] = LL_ACK_TIMEOUT_FUNC;
  ATTR[`PCIE40E5__LL_DISABLE_SCHED_TX_NAK] = LL_DISABLE_SCHED_TX_NAK;
  ATTR[`PCIE40E5__LL_FEATURE_EN_DLLP_EXCHANGE] = LL_FEATURE_EN_DLLP_EXCHANGE;
  ATTR[`PCIE40E5__LL_FEATURE_EN_FC_SCALING] = LL_FEATURE_EN_FC_SCALING;
  ATTR[`PCIE40E5__LL_FEATURE_EN_FC_SCALING_SCALE_FACTOR_4] = LL_FEATURE_EN_FC_SCALING_SCALE_FACTOR_4;
  ATTR[`PCIE40E5__LL_REPLAY_FROM_RAM_PIPELINE] = LL_REPLAY_FROM_RAM_PIPELINE;
  ATTR[`PCIE40E5__LL_REPLAY_TIMEOUT] = LL_REPLAY_TIMEOUT;
  ATTR[`PCIE40E5__LL_REPLAY_TIMEOUT_EN] = LL_REPLAY_TIMEOUT_EN;
  ATTR[`PCIE40E5__LL_REPLAY_TIMEOUT_FUNC] = LL_REPLAY_TIMEOUT_FUNC;
  ATTR[`PCIE40E5__LL_REPLAY_TIMER40_ENABLE] = LL_REPLAY_TIMER40_ENABLE;
  ATTR[`PCIE40E5__LL_REPLAY_TO_RAM_PIPELINE] = LL_REPLAY_TO_RAM_PIPELINE;
  ATTR[`PCIE40E5__LL_RX_TLP_PARITY_GEN] = LL_RX_TLP_PARITY_GEN;
  ATTR[`PCIE40E5__LL_TX_PARITY_CHECK_CHANGE_DISABLE] = LL_TX_PARITY_CHECK_CHANGE_DISABLE;
  ATTR[`PCIE40E5__LL_TX_STALL_ON_ASPM_L1_ENTRY_DISABLE] = LL_TX_STALL_ON_ASPM_L1_ENTRY_DISABLE;
  ATTR[`PCIE40E5__LL_TX_STALL_ON_PPM_L1_ENTRY_DISABLE] = LL_TX_STALL_ON_PPM_L1_ENTRY_DISABLE;
  ATTR[`PCIE40E5__LL_TX_TLP_PARITY_CHK] = LL_TX_TLP_PARITY_CHK;
  ATTR[`PCIE40E5__LL_UFC_ARBITER_ENABLE] = LL_UFC_ARBITER_ENABLE;
  ATTR[`PCIE40E5__LL_USER_SPARE] = LL_USER_SPARE;
  ATTR[`PCIE40E5__LTR_TX_MESSAGE_MINIMUM_INTERVAL] = LTR_TX_MESSAGE_MINIMUM_INTERVAL;
  ATTR[`PCIE40E5__LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE] = LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE;
  ATTR[`PCIE40E5__LTR_TX_MESSAGE_ON_LTR_ENABLE] = LTR_TX_MESSAGE_ON_LTR_ENABLE;
  ATTR[`PCIE40E5__MCAP_CAP_NEXTPTR] = MCAP_CAP_NEXTPTR;
  ATTR[`PCIE40E5__MCAP_CFG_SLAVE_BLOCK] = MCAP_CFG_SLAVE_BLOCK;
  ATTR[`PCIE40E5__MCAP_CONFIGURE_OVERRIDE] = MCAP_CONFIGURE_OVERRIDE;
  ATTR[`PCIE40E5__MCAP_ENABLE] = MCAP_ENABLE;
  ATTR[`PCIE40E5__MCAP_EOS_DESIGN_SWITCH] = MCAP_EOS_DESIGN_SWITCH;
  ATTR[`PCIE40E5__MCAP_FPGA_BITSTREAM_VERSION] = MCAP_FPGA_BITSTREAM_VERSION;
  ATTR[`PCIE40E5__MCAP_GATE_IO_ENABLE_DESIGN_SWITCH] = MCAP_GATE_IO_ENABLE_DESIGN_SWITCH;
  ATTR[`PCIE40E5__MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH] = MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH;
  ATTR[`PCIE40E5__MCAP_INPUT_GATE_DESIGN_SWITCH] = MCAP_INPUT_GATE_DESIGN_SWITCH;
  ATTR[`PCIE40E5__MCAP_INTERRUPT_ON_MCAP_EOS] = MCAP_INTERRUPT_ON_MCAP_EOS;
  ATTR[`PCIE40E5__MCAP_INTERRUPT_ON_MCAP_ERROR] = MCAP_INTERRUPT_ON_MCAP_ERROR;
  ATTR[`PCIE40E5__MCAP_VSEC_ID] = MCAP_VSEC_ID;
  ATTR[`PCIE40E5__MCAP_VSEC_LEN] = MCAP_VSEC_LEN;
  ATTR[`PCIE40E5__MCAP_VSEC_REV] = MCAP_VSEC_REV;
  ATTR[`PCIE40E5__PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE] = PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE;
  ATTR[`PCIE40E5__PF0_AER_CAP_NEXTPTR] = PF0_AER_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_ARI_CAP_NEXTPTR] = PF0_ARI_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_ARI_CAP_NEXT_FUNC] = PF0_ARI_CAP_NEXT_FUNC;
  ATTR[`PCIE40E5__PF0_ARI_CAP_VER] = PF0_ARI_CAP_VER;
  ATTR[`PCIE40E5__PF0_ATS_CAP_INV_QUEUE_DEPTH] = PF0_ATS_CAP_INV_QUEUE_DEPTH;
  ATTR[`PCIE40E5__PF0_ATS_CAP_NEXTPTR] = PF0_ATS_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_ATS_CAP_ON] = PF0_ATS_CAP_ON;
  ATTR[`PCIE40E5__PF0_BAR0_APERTURE_SIZE] = PF0_BAR0_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF0_BAR0_CONTROL] = PF0_BAR0_CONTROL;
  ATTR[`PCIE40E5__PF0_BAR1_APERTURE_SIZE] = PF0_BAR1_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF0_BAR1_CONTROL] = PF0_BAR1_CONTROL;
  ATTR[`PCIE40E5__PF0_BAR2_APERTURE_SIZE] = PF0_BAR2_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF0_BAR2_CONTROL] = PF0_BAR2_CONTROL;
  ATTR[`PCIE40E5__PF0_BAR3_APERTURE_SIZE] = PF0_BAR3_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF0_BAR3_CONTROL] = PF0_BAR3_CONTROL;
  ATTR[`PCIE40E5__PF0_BAR4_APERTURE_SIZE] = PF0_BAR4_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF0_BAR4_CONTROL] = PF0_BAR4_CONTROL;
  ATTR[`PCIE40E5__PF0_BAR5_APERTURE_SIZE] = PF0_BAR5_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF0_BAR5_CONTROL] = PF0_BAR5_CONTROL;
  ATTR[`PCIE40E5__PF0_CAPABILITY_POINTER] = PF0_CAPABILITY_POINTER;
  ATTR[`PCIE40E5__PF0_CCIX_ESM_QUICK_EQ_TIMEOUT] = PF0_CCIX_ESM_QUICK_EQ_TIMEOUT;
  ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_CAP_ID] = PF0_CCIX_PDVSEC_CAP_ID;
  ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_CAP_LENGTH] = PF0_CCIX_PDVSEC_CAP_LENGTH;
  ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_CAP_NEXTPTR] = PF0_CCIX_PDVSEC_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_CAP_REVISION] = PF0_CCIX_PDVSEC_CAP_REVISION;
  ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_CAP_VENDOR_ID] = PF0_CCIX_PDVSEC_CAP_VENDOR_ID;
  ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_PCR_SIZE] = PF0_CCIX_PDVSEC_PCR_SIZE;
  ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_PCR_START_ADDR] = PF0_CCIX_PDVSEC_PCR_START_ADDR;
  ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_PCSR_SIZE] = PF0_CCIX_PDVSEC_PCSR_SIZE;
  ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_PCSR_START_ADDR] = PF0_CCIX_PDVSEC_PCSR_START_ADDR;
  ATTR[`PCIE40E5__PF0_CCIX_TDVSEC_CAP_ID] = PF0_CCIX_TDVSEC_CAP_ID;
  ATTR[`PCIE40E5__PF0_CCIX_TDVSEC_CAP_LENGTH] = PF0_CCIX_TDVSEC_CAP_LENGTH;
  ATTR[`PCIE40E5__PF0_CCIX_TDVSEC_CAP_NEXTPTR] = PF0_CCIX_TDVSEC_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_CCIX_TDVSEC_CAP_REVISION] = PF0_CCIX_TDVSEC_CAP_REVISION;
  ATTR[`PCIE40E5__PF0_CCIX_TDVSEC_CAP_VENDOR_ID] = PF0_CCIX_TDVSEC_CAP_VENDOR_ID;
  ATTR[`PCIE40E5__PF0_CCIX_TDVSEC_CCIX_VC_BYTE_OFFSET] = PF0_CCIX_TDVSEC_CCIX_VC_BYTE_OFFSET;
  ATTR[`PCIE40E5__PF0_CLASS_CODE] = PF0_CLASS_CODE;
  ATTR[`PCIE40E5__PF0_DEV_CAP2_10B_TAG_COMPLETER_SUPPORTED] = PF0_DEV_CAP2_10B_TAG_COMPLETER_SUPPORTED;
  ATTR[`PCIE40E5__PF0_DEV_CAP2_10B_TAG_REQUESTER_SUPPORTED] = PF0_DEV_CAP2_10B_TAG_REQUESTER_SUPPORTED;
  ATTR[`PCIE40E5__PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT] = PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT;
  ATTR[`PCIE40E5__PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT] = PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT;
  ATTR[`PCIE40E5__PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT] = PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT;
  ATTR[`PCIE40E5__PF0_DEV_CAP2_ARI_FORWARD_ENABLE] = PF0_DEV_CAP2_ARI_FORWARD_ENABLE;
  ATTR[`PCIE40E5__PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE] = PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE;
  ATTR[`PCIE40E5__PF0_DEV_CAP2_LTR_SUPPORT] = PF0_DEV_CAP2_LTR_SUPPORT;
  ATTR[`PCIE40E5__PF0_DEV_CAP2_OBFF_SUPPORT] = PF0_DEV_CAP2_OBFF_SUPPORT;
  ATTR[`PCIE40E5__PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT] = PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT;
  ATTR[`PCIE40E5__PF0_DEV_CAP_ENDPOINT_L0S_LATENCY] = PF0_DEV_CAP_ENDPOINT_L0S_LATENCY;
  ATTR[`PCIE40E5__PF0_DEV_CAP_ENDPOINT_L1_LATENCY] = PF0_DEV_CAP_ENDPOINT_L1_LATENCY;
  ATTR[`PCIE40E5__PF0_DEV_CAP_EXT_TAG_SUPPORTED] = PF0_DEV_CAP_EXT_TAG_SUPPORTED;
  ATTR[`PCIE40E5__PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE] = PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE;
  ATTR[`PCIE40E5__PF0_DEV_CAP_MAX_PAYLOAD_SIZE] = PF0_DEV_CAP_MAX_PAYLOAD_SIZE;
  ATTR[`PCIE40E5__PF0_DEV_CONTROL2_PERMIT_IDO_CPL_EN] = PF0_DEV_CONTROL2_PERMIT_IDO_CPL_EN;
  ATTR[`PCIE40E5__PF0_DEV_CONTROL2_PERMIT_IDO_REQ_EN] = PF0_DEV_CONTROL2_PERMIT_IDO_REQ_EN;
  ATTR[`PCIE40E5__PF0_DLL_FEATURE_CAP_ID] = PF0_DLL_FEATURE_CAP_ID;
  ATTR[`PCIE40E5__PF0_DLL_FEATURE_CAP_NEXTPTR] = PF0_DLL_FEATURE_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_DLL_FEATURE_CAP_ON] = PF0_DLL_FEATURE_CAP_ON;
  ATTR[`PCIE40E5__PF0_DLL_FEATURE_CAP_VER] = PF0_DLL_FEATURE_CAP_VER;
  ATTR[`PCIE40E5__PF0_DSN_CAP_NEXTPTR] = PF0_DSN_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_EXPANSION_ROM_APERTURE_SIZE] = PF0_EXPANSION_ROM_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF0_EXPANSION_ROM_ENABLE] = PF0_EXPANSION_ROM_ENABLE;
  ATTR[`PCIE40E5__PF0_INTERRUPT_PIN] = PF0_INTERRUPT_PIN;
  ATTR[`PCIE40E5__PF0_LINK_CAP_ASPM_SUPPORT] = PF0_LINK_CAP_ASPM_SUPPORT;
  ATTR[`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1] = PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1;
  ATTR[`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2] = PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2;
  ATTR[`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3] = PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3;
  ATTR[`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4] = PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4;
  ATTR[`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1] = PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1;
  ATTR[`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2] = PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2;
  ATTR[`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3] = PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3;
  ATTR[`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4] = PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4;
  ATTR[`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1] = PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1;
  ATTR[`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2] = PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2;
  ATTR[`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3] = PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3;
  ATTR[`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4] = PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4;
  ATTR[`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1] = PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1;
  ATTR[`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2] = PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2;
  ATTR[`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3] = PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3;
  ATTR[`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4] = PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4;
  ATTR[`PCIE40E5__PF0_LINK_CONTROL_RCB] = PF0_LINK_CONTROL_RCB;
  ATTR[`PCIE40E5__PF0_LINK_STATUS_SLOT_CLOCK_CONFIG] = PF0_LINK_STATUS_SLOT_CLOCK_CONFIG;
  ATTR[`PCIE40E5__PF0_LTR_CAP_MAX_NOSNOOP_LAT] = PF0_LTR_CAP_MAX_NOSNOOP_LAT;
  ATTR[`PCIE40E5__PF0_LTR_CAP_MAX_SNOOP_LAT] = PF0_LTR_CAP_MAX_SNOOP_LAT;
  ATTR[`PCIE40E5__PF0_LTR_CAP_NEXTPTR] = PF0_LTR_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_LTR_CAP_VER] = PF0_LTR_CAP_VER;
  ATTR[`PCIE40E5__PF0_MARGINING_CAP_ID] = PF0_MARGINING_CAP_ID;
  ATTR[`PCIE40E5__PF0_MARGINING_CAP_NEXTPTR] = PF0_MARGINING_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_MARGINING_CAP_ON] = PF0_MARGINING_CAP_ON;
  ATTR[`PCIE40E5__PF0_MARGINING_CAP_VER] = PF0_MARGINING_CAP_VER;
  ATTR[`PCIE40E5__PF0_MARGINING_USES_DRVR_SW] = PF0_MARGINING_USES_DRVR_SW;
  ATTR[`PCIE40E5__PF0_MSIX_CAP_NEXTPTR] = PF0_MSIX_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_MSIX_CAP_PBA_BIR] = PF0_MSIX_CAP_PBA_BIR;
  ATTR[`PCIE40E5__PF0_MSIX_CAP_PBA_OFFSET] = PF0_MSIX_CAP_PBA_OFFSET;
  ATTR[`PCIE40E5__PF0_MSIX_CAP_TABLE_BIR] = PF0_MSIX_CAP_TABLE_BIR;
  ATTR[`PCIE40E5__PF0_MSIX_CAP_TABLE_OFFSET] = PF0_MSIX_CAP_TABLE_OFFSET;
  ATTR[`PCIE40E5__PF0_MSIX_CAP_TABLE_SIZE] = PF0_MSIX_CAP_TABLE_SIZE;
  ATTR[`PCIE40E5__PF0_MSIX_VECTOR_COUNT] = PF0_MSIX_VECTOR_COUNT;
  ATTR[`PCIE40E5__PF0_MSI_CAP_MULTIMSGCAP] = PF0_MSI_CAP_MULTIMSGCAP;
  ATTR[`PCIE40E5__PF0_MSI_CAP_NEXTPTR] = PF0_MSI_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_MSI_CAP_PERVECMASKCAP] = PF0_MSI_CAP_PERVECMASKCAP;
  ATTR[`PCIE40E5__PF0_PASID_CAP_EXEC_PERM_SUPP] = PF0_PASID_CAP_EXEC_PERM_SUPP;
  ATTR[`PCIE40E5__PF0_PASID_CAP_MAX_PASID_WIDTH] = PF0_PASID_CAP_MAX_PASID_WIDTH;
  ATTR[`PCIE40E5__PF0_PASID_CAP_NEXTPTR] = PF0_PASID_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_PASID_CAP_ON] = PF0_PASID_CAP_ON;
  ATTR[`PCIE40E5__PF0_PASID_CAP_PRIVIL_MODE_SUPP] = PF0_PASID_CAP_PRIVIL_MODE_SUPP;
  ATTR[`PCIE40E5__PF0_PCIE_CAP_NEXTPTR] = PF0_PCIE_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_PL16_CAP_ID] = PF0_PL16_CAP_ID;
  ATTR[`PCIE40E5__PF0_PL16_CAP_NEXTPTR] = PF0_PL16_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_PL16_CAP_ON] = PF0_PL16_CAP_ON;
  ATTR[`PCIE40E5__PF0_PL16_CAP_VER] = PF0_PL16_CAP_VER;
  ATTR[`PCIE40E5__PF0_PM_CAP_ID] = PF0_PM_CAP_ID;
  ATTR[`PCIE40E5__PF0_PM_CAP_NEXTPTR] = PF0_PM_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_PM_CAP_PMESUPPORT_D0] = PF0_PM_CAP_PMESUPPORT_D0;
  ATTR[`PCIE40E5__PF0_PM_CAP_PMESUPPORT_D1] = PF0_PM_CAP_PMESUPPORT_D1;
  ATTR[`PCIE40E5__PF0_PM_CAP_PMESUPPORT_D3COLD] = PF0_PM_CAP_PMESUPPORT_D3COLD;
  ATTR[`PCIE40E5__PF0_PM_CAP_PMESUPPORT_D3HOT] = PF0_PM_CAP_PMESUPPORT_D3HOT;
  ATTR[`PCIE40E5__PF0_PM_CAP_SUPP_D1_STATE] = PF0_PM_CAP_SUPP_D1_STATE;
  ATTR[`PCIE40E5__PF0_PM_CAP_VER_ID] = PF0_PM_CAP_VER_ID;
  ATTR[`PCIE40E5__PF0_PM_CSR_NOSOFTRESET] = PF0_PM_CSR_NOSOFTRESET;
  ATTR[`PCIE40E5__PF0_PRI_CAP_NEXTPTR] = PF0_PRI_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_PRI_CAP_ON] = PF0_PRI_CAP_ON;
  ATTR[`PCIE40E5__PF0_PRI_OST_PR_CAPACITY] = PF0_PRI_OST_PR_CAPACITY;
  ATTR[`PCIE40E5__PF0_SECONDARY_PCIE_CAP_NEXTPTR] = PF0_SECONDARY_PCIE_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED] = PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED;
  ATTR[`PCIE40E5__PF0_SRIOV_BAR0_APERTURE_SIZE] = PF0_SRIOV_BAR0_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF0_SRIOV_BAR0_CONTROL] = PF0_SRIOV_BAR0_CONTROL;
  ATTR[`PCIE40E5__PF0_SRIOV_BAR1_APERTURE_SIZE] = PF0_SRIOV_BAR1_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF0_SRIOV_BAR1_CONTROL] = PF0_SRIOV_BAR1_CONTROL;
  ATTR[`PCIE40E5__PF0_SRIOV_BAR2_APERTURE_SIZE] = PF0_SRIOV_BAR2_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF0_SRIOV_BAR2_CONTROL] = PF0_SRIOV_BAR2_CONTROL;
  ATTR[`PCIE40E5__PF0_SRIOV_BAR3_APERTURE_SIZE] = PF0_SRIOV_BAR3_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF0_SRIOV_BAR3_CONTROL] = PF0_SRIOV_BAR3_CONTROL;
  ATTR[`PCIE40E5__PF0_SRIOV_BAR4_APERTURE_SIZE] = PF0_SRIOV_BAR4_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF0_SRIOV_BAR4_CONTROL] = PF0_SRIOV_BAR4_CONTROL;
  ATTR[`PCIE40E5__PF0_SRIOV_BAR5_APERTURE_SIZE] = PF0_SRIOV_BAR5_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF0_SRIOV_BAR5_CONTROL] = PF0_SRIOV_BAR5_CONTROL;
  ATTR[`PCIE40E5__PF0_SRIOV_CAP_INITIAL_VF] = PF0_SRIOV_CAP_INITIAL_VF;
  ATTR[`PCIE40E5__PF0_SRIOV_CAP_NEXTPTR] = PF0_SRIOV_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_SRIOV_CAP_TOTAL_VF] = PF0_SRIOV_CAP_TOTAL_VF;
  ATTR[`PCIE40E5__PF0_SRIOV_CAP_VER] = PF0_SRIOV_CAP_VER;
  ATTR[`PCIE40E5__PF0_SRIOV_FIRST_VF_OFFSET] = PF0_SRIOV_FIRST_VF_OFFSET;
  ATTR[`PCIE40E5__PF0_SRIOV_FUNC_DEP_LINK] = PF0_SRIOV_FUNC_DEP_LINK;
  ATTR[`PCIE40E5__PF0_SRIOV_SUPPORTED_PAGE_SIZE] = PF0_SRIOV_SUPPORTED_PAGE_SIZE;
  ATTR[`PCIE40E5__PF0_SRIOV_VF_DEVICE_ID] = PF0_SRIOV_VF_DEVICE_ID;
  ATTR[`PCIE40E5__PF0_TPHR_CAP_DEV_SPECIFIC_MODE] = PF0_TPHR_CAP_DEV_SPECIFIC_MODE;
  ATTR[`PCIE40E5__PF0_TPHR_CAP_ENABLE] = PF0_TPHR_CAP_ENABLE;
  ATTR[`PCIE40E5__PF0_TPHR_CAP_INT_VEC_MODE] = PF0_TPHR_CAP_INT_VEC_MODE;
  ATTR[`PCIE40E5__PF0_TPHR_CAP_NEXTPTR] = PF0_TPHR_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_TPHR_CAP_ST_MODE_SEL] = PF0_TPHR_CAP_ST_MODE_SEL;
  ATTR[`PCIE40E5__PF0_TPHR_CAP_ST_TABLE_LOC] = PF0_TPHR_CAP_ST_TABLE_LOC;
  ATTR[`PCIE40E5__PF0_TPHR_CAP_ST_TABLE_SIZE] = PF0_TPHR_CAP_ST_TABLE_SIZE;
  ATTR[`PCIE40E5__PF0_TPHR_CAP_VER] = PF0_TPHR_CAP_VER;
  ATTR[`PCIE40E5__PF0_VC_ARB_CAPABILITY] = PF0_VC_ARB_CAPABILITY;
  ATTR[`PCIE40E5__PF0_VC_ARB_TBL_OFFSET] = PF0_VC_ARB_TBL_OFFSET;
  ATTR[`PCIE40E5__PF0_VC_CAP_ENABLE] = PF0_VC_CAP_ENABLE;
  ATTR[`PCIE40E5__PF0_VC_CAP_NEXTPTR] = PF0_VC_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF0_VC_CAP_VER] = PF0_VC_CAP_VER;
  ATTR[`PCIE40E5__PF0_VC_EXTENDED_COUNT] = PF0_VC_EXTENDED_COUNT;
  ATTR[`PCIE40E5__PF0_VC_LOW_PRIORITY_EXTENDED_COUNT] = PF0_VC_LOW_PRIORITY_EXTENDED_COUNT;
  ATTR[`PCIE40E5__PF1_AER_CAP_NEXTPTR] = PF1_AER_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF1_ARI_CAP_NEXTPTR] = PF1_ARI_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF1_ARI_CAP_NEXT_FUNC] = PF1_ARI_CAP_NEXT_FUNC;
  ATTR[`PCIE40E5__PF1_ATS_CAP_INV_QUEUE_DEPTH] = PF1_ATS_CAP_INV_QUEUE_DEPTH;
  ATTR[`PCIE40E5__PF1_ATS_CAP_NEXTPTR] = PF1_ATS_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF1_ATS_CAP_ON] = PF1_ATS_CAP_ON;
  ATTR[`PCIE40E5__PF1_BAR0_APERTURE_SIZE] = PF1_BAR0_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF1_BAR0_CONTROL] = PF1_BAR0_CONTROL;
  ATTR[`PCIE40E5__PF1_BAR1_APERTURE_SIZE] = PF1_BAR1_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF1_BAR1_CONTROL] = PF1_BAR1_CONTROL;
  ATTR[`PCIE40E5__PF1_BAR2_APERTURE_SIZE] = PF1_BAR2_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF1_BAR2_CONTROL] = PF1_BAR2_CONTROL;
  ATTR[`PCIE40E5__PF1_BAR3_APERTURE_SIZE] = PF1_BAR3_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF1_BAR3_CONTROL] = PF1_BAR3_CONTROL;
  ATTR[`PCIE40E5__PF1_BAR4_APERTURE_SIZE] = PF1_BAR4_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF1_BAR4_CONTROL] = PF1_BAR4_CONTROL;
  ATTR[`PCIE40E5__PF1_BAR5_APERTURE_SIZE] = PF1_BAR5_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF1_BAR5_CONTROL] = PF1_BAR5_CONTROL;
  ATTR[`PCIE40E5__PF1_CAPABILITY_POINTER] = PF1_CAPABILITY_POINTER;
  ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_CAP_ID] = PF1_CCIX_PDVSEC_CAP_ID;
  ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_CAP_LENGTH] = PF1_CCIX_PDVSEC_CAP_LENGTH;
  ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_CAP_NEXTPTR] = PF1_CCIX_PDVSEC_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_CAP_REVISION] = PF1_CCIX_PDVSEC_CAP_REVISION;
  ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_CAP_VENDOR_ID] = PF1_CCIX_PDVSEC_CAP_VENDOR_ID;
  ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_PCR_SIZE] = PF1_CCIX_PDVSEC_PCR_SIZE;
  ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_PCR_START_ADDR] = PF1_CCIX_PDVSEC_PCR_START_ADDR;
  ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_PCSR_SIZE] = PF1_CCIX_PDVSEC_PCSR_SIZE;
  ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_PCSR_START_ADDR] = PF1_CCIX_PDVSEC_PCSR_START_ADDR;
  ATTR[`PCIE40E5__PF1_CLASS_CODE] = PF1_CLASS_CODE;
  ATTR[`PCIE40E5__PF1_DEV_CAP_MAX_PAYLOAD_SIZE] = PF1_DEV_CAP_MAX_PAYLOAD_SIZE;
  ATTR[`PCIE40E5__PF1_DLL_FEATURE_CAP_NEXTPTR] = PF1_DLL_FEATURE_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF1_DSN_CAP_NEXTPTR] = PF1_DSN_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF1_EXPANSION_ROM_APERTURE_SIZE] = PF1_EXPANSION_ROM_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF1_EXPANSION_ROM_ENABLE] = PF1_EXPANSION_ROM_ENABLE;
  ATTR[`PCIE40E5__PF1_INTERRUPT_PIN] = PF1_INTERRUPT_PIN;
  ATTR[`PCIE40E5__PF1_MSIX_CAP_NEXTPTR] = PF1_MSIX_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF1_MSIX_CAP_PBA_BIR] = PF1_MSIX_CAP_PBA_BIR;
  ATTR[`PCIE40E5__PF1_MSIX_CAP_PBA_OFFSET] = PF1_MSIX_CAP_PBA_OFFSET;
  ATTR[`PCIE40E5__PF1_MSIX_CAP_TABLE_BIR] = PF1_MSIX_CAP_TABLE_BIR;
  ATTR[`PCIE40E5__PF1_MSIX_CAP_TABLE_OFFSET] = PF1_MSIX_CAP_TABLE_OFFSET;
  ATTR[`PCIE40E5__PF1_MSIX_CAP_TABLE_SIZE] = PF1_MSIX_CAP_TABLE_SIZE;
  ATTR[`PCIE40E5__PF1_MSI_CAP_MULTIMSGCAP] = PF1_MSI_CAP_MULTIMSGCAP;
  ATTR[`PCIE40E5__PF1_MSI_CAP_NEXTPTR] = PF1_MSI_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF1_MSI_CAP_PERVECMASKCAP] = PF1_MSI_CAP_PERVECMASKCAP;
  ATTR[`PCIE40E5__PF1_PASID_CAP_EXEC_PERM_SUPP] = PF1_PASID_CAP_EXEC_PERM_SUPP;
  ATTR[`PCIE40E5__PF1_PASID_CAP_MAX_PASID_WIDTH] = PF1_PASID_CAP_MAX_PASID_WIDTH;
  ATTR[`PCIE40E5__PF1_PASID_CAP_NEXTPTR] = PF1_PASID_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF1_PASID_CAP_PRIVIL_MODE_SUPP] = PF1_PASID_CAP_PRIVIL_MODE_SUPP;
  ATTR[`PCIE40E5__PF1_PCIE_CAP_NEXTPTR] = PF1_PCIE_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF1_PM_CAP_NEXTPTR] = PF1_PM_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF1_PRI_CAP_NEXTPTR] = PF1_PRI_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF1_PRI_CAP_ON] = PF1_PRI_CAP_ON;
  ATTR[`PCIE40E5__PF1_PRI_OST_PR_CAPACITY] = PF1_PRI_OST_PR_CAPACITY;
  ATTR[`PCIE40E5__PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED] = PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED;
  ATTR[`PCIE40E5__PF1_SRIOV_BAR0_APERTURE_SIZE] = PF1_SRIOV_BAR0_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF1_SRIOV_BAR0_CONTROL] = PF1_SRIOV_BAR0_CONTROL;
  ATTR[`PCIE40E5__PF1_SRIOV_BAR1_APERTURE_SIZE] = PF1_SRIOV_BAR1_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF1_SRIOV_BAR1_CONTROL] = PF1_SRIOV_BAR1_CONTROL;
  ATTR[`PCIE40E5__PF1_SRIOV_BAR2_APERTURE_SIZE] = PF1_SRIOV_BAR2_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF1_SRIOV_BAR2_CONTROL] = PF1_SRIOV_BAR2_CONTROL;
  ATTR[`PCIE40E5__PF1_SRIOV_BAR3_APERTURE_SIZE] = PF1_SRIOV_BAR3_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF1_SRIOV_BAR3_CONTROL] = PF1_SRIOV_BAR3_CONTROL;
  ATTR[`PCIE40E5__PF1_SRIOV_BAR4_APERTURE_SIZE] = PF1_SRIOV_BAR4_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF1_SRIOV_BAR4_CONTROL] = PF1_SRIOV_BAR4_CONTROL;
  ATTR[`PCIE40E5__PF1_SRIOV_BAR5_APERTURE_SIZE] = PF1_SRIOV_BAR5_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF1_SRIOV_BAR5_CONTROL] = PF1_SRIOV_BAR5_CONTROL;
  ATTR[`PCIE40E5__PF1_SRIOV_CAP_INITIAL_VF] = PF1_SRIOV_CAP_INITIAL_VF;
  ATTR[`PCIE40E5__PF1_SRIOV_CAP_NEXTPTR] = PF1_SRIOV_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF1_SRIOV_CAP_TOTAL_VF] = PF1_SRIOV_CAP_TOTAL_VF;
  ATTR[`PCIE40E5__PF1_SRIOV_CAP_VER] = PF1_SRIOV_CAP_VER;
  ATTR[`PCIE40E5__PF1_SRIOV_FIRST_VF_OFFSET] = PF1_SRIOV_FIRST_VF_OFFSET;
  ATTR[`PCIE40E5__PF1_SRIOV_FUNC_DEP_LINK] = PF1_SRIOV_FUNC_DEP_LINK;
  ATTR[`PCIE40E5__PF1_SRIOV_SUPPORTED_PAGE_SIZE] = PF1_SRIOV_SUPPORTED_PAGE_SIZE;
  ATTR[`PCIE40E5__PF1_SRIOV_VF_DEVICE_ID] = PF1_SRIOV_VF_DEVICE_ID;
  ATTR[`PCIE40E5__PF1_TPHR_CAP_NEXTPTR] = PF1_TPHR_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF1_TPHR_CAP_ST_MODE_SEL] = PF1_TPHR_CAP_ST_MODE_SEL;
  ATTR[`PCIE40E5__PF2_AER_CAP_NEXTPTR] = PF2_AER_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF2_ARI_CAP_NEXTPTR] = PF2_ARI_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF2_ARI_CAP_NEXT_FUNC] = PF2_ARI_CAP_NEXT_FUNC;
  ATTR[`PCIE40E5__PF2_ATS_CAP_INV_QUEUE_DEPTH] = PF2_ATS_CAP_INV_QUEUE_DEPTH;
  ATTR[`PCIE40E5__PF2_ATS_CAP_NEXTPTR] = PF2_ATS_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF2_ATS_CAP_ON] = PF2_ATS_CAP_ON;
  ATTR[`PCIE40E5__PF2_BAR0_APERTURE_SIZE] = PF2_BAR0_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF2_BAR0_CONTROL] = PF2_BAR0_CONTROL;
  ATTR[`PCIE40E5__PF2_BAR1_APERTURE_SIZE] = PF2_BAR1_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF2_BAR1_CONTROL] = PF2_BAR1_CONTROL;
  ATTR[`PCIE40E5__PF2_BAR2_APERTURE_SIZE] = PF2_BAR2_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF2_BAR2_CONTROL] = PF2_BAR2_CONTROL;
  ATTR[`PCIE40E5__PF2_BAR3_APERTURE_SIZE] = PF2_BAR3_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF2_BAR3_CONTROL] = PF2_BAR3_CONTROL;
  ATTR[`PCIE40E5__PF2_BAR4_APERTURE_SIZE] = PF2_BAR4_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF2_BAR4_CONTROL] = PF2_BAR4_CONTROL;
  ATTR[`PCIE40E5__PF2_BAR5_APERTURE_SIZE] = PF2_BAR5_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF2_BAR5_CONTROL] = PF2_BAR5_CONTROL;
  ATTR[`PCIE40E5__PF2_CAPABILITY_POINTER] = PF2_CAPABILITY_POINTER;
  ATTR[`PCIE40E5__PF2_CLASS_CODE] = PF2_CLASS_CODE;
  ATTR[`PCIE40E5__PF2_DEV_CAP_MAX_PAYLOAD_SIZE] = PF2_DEV_CAP_MAX_PAYLOAD_SIZE;
  ATTR[`PCIE40E5__PF2_DLL_FEATURE_CAP_NEXTPTR] = PF2_DLL_FEATURE_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF2_DSN_CAP_NEXTPTR] = PF2_DSN_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF2_EXPANSION_ROM_APERTURE_SIZE] = PF2_EXPANSION_ROM_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF2_EXPANSION_ROM_ENABLE] = PF2_EXPANSION_ROM_ENABLE;
  ATTR[`PCIE40E5__PF2_INTERRUPT_PIN] = PF2_INTERRUPT_PIN;
  ATTR[`PCIE40E5__PF2_MSIX_CAP_NEXTPTR] = PF2_MSIX_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF2_MSIX_CAP_PBA_BIR] = PF2_MSIX_CAP_PBA_BIR;
  ATTR[`PCIE40E5__PF2_MSIX_CAP_PBA_OFFSET] = PF2_MSIX_CAP_PBA_OFFSET;
  ATTR[`PCIE40E5__PF2_MSIX_CAP_TABLE_BIR] = PF2_MSIX_CAP_TABLE_BIR;
  ATTR[`PCIE40E5__PF2_MSIX_CAP_TABLE_OFFSET] = PF2_MSIX_CAP_TABLE_OFFSET;
  ATTR[`PCIE40E5__PF2_MSIX_CAP_TABLE_SIZE] = PF2_MSIX_CAP_TABLE_SIZE;
  ATTR[`PCIE40E5__PF2_MSI_CAP_MULTIMSGCAP] = PF2_MSI_CAP_MULTIMSGCAP;
  ATTR[`PCIE40E5__PF2_MSI_CAP_NEXTPTR] = PF2_MSI_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF2_MSI_CAP_PERVECMASKCAP] = PF2_MSI_CAP_PERVECMASKCAP;
  ATTR[`PCIE40E5__PF2_PASID_CAP_EXEC_PERM_SUPP] = PF2_PASID_CAP_EXEC_PERM_SUPP;
  ATTR[`PCIE40E5__PF2_PASID_CAP_MAX_PASID_WIDTH] = PF2_PASID_CAP_MAX_PASID_WIDTH;
  ATTR[`PCIE40E5__PF2_PASID_CAP_NEXTPTR] = PF2_PASID_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF2_PASID_CAP_PRIVIL_MODE_SUPP] = PF2_PASID_CAP_PRIVIL_MODE_SUPP;
  ATTR[`PCIE40E5__PF2_PCIE_CAP_NEXTPTR] = PF2_PCIE_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF2_PM_CAP_NEXTPTR] = PF2_PM_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF2_PRI_CAP_NEXTPTR] = PF2_PRI_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF2_PRI_CAP_ON] = PF2_PRI_CAP_ON;
  ATTR[`PCIE40E5__PF2_PRI_OST_PR_CAPACITY] = PF2_PRI_OST_PR_CAPACITY;
  ATTR[`PCIE40E5__PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED] = PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED;
  ATTR[`PCIE40E5__PF2_SRIOV_BAR0_APERTURE_SIZE] = PF2_SRIOV_BAR0_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF2_SRIOV_BAR0_CONTROL] = PF2_SRIOV_BAR0_CONTROL;
  ATTR[`PCIE40E5__PF2_SRIOV_BAR1_APERTURE_SIZE] = PF2_SRIOV_BAR1_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF2_SRIOV_BAR1_CONTROL] = PF2_SRIOV_BAR1_CONTROL;
  ATTR[`PCIE40E5__PF2_SRIOV_BAR2_APERTURE_SIZE] = PF2_SRIOV_BAR2_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF2_SRIOV_BAR2_CONTROL] = PF2_SRIOV_BAR2_CONTROL;
  ATTR[`PCIE40E5__PF2_SRIOV_BAR3_APERTURE_SIZE] = PF2_SRIOV_BAR3_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF2_SRIOV_BAR3_CONTROL] = PF2_SRIOV_BAR3_CONTROL;
  ATTR[`PCIE40E5__PF2_SRIOV_BAR4_APERTURE_SIZE] = PF2_SRIOV_BAR4_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF2_SRIOV_BAR4_CONTROL] = PF2_SRIOV_BAR4_CONTROL;
  ATTR[`PCIE40E5__PF2_SRIOV_BAR5_APERTURE_SIZE] = PF2_SRIOV_BAR5_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF2_SRIOV_BAR5_CONTROL] = PF2_SRIOV_BAR5_CONTROL;
  ATTR[`PCIE40E5__PF2_SRIOV_CAP_INITIAL_VF] = PF2_SRIOV_CAP_INITIAL_VF;
  ATTR[`PCIE40E5__PF2_SRIOV_CAP_NEXTPTR] = PF2_SRIOV_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF2_SRIOV_CAP_TOTAL_VF] = PF2_SRIOV_CAP_TOTAL_VF;
  ATTR[`PCIE40E5__PF2_SRIOV_CAP_VER] = PF2_SRIOV_CAP_VER;
  ATTR[`PCIE40E5__PF2_SRIOV_FIRST_VF_OFFSET] = PF2_SRIOV_FIRST_VF_OFFSET;
  ATTR[`PCIE40E5__PF2_SRIOV_FUNC_DEP_LINK] = PF2_SRIOV_FUNC_DEP_LINK;
  ATTR[`PCIE40E5__PF2_SRIOV_SUPPORTED_PAGE_SIZE] = PF2_SRIOV_SUPPORTED_PAGE_SIZE;
  ATTR[`PCIE40E5__PF2_SRIOV_VF_DEVICE_ID] = PF2_SRIOV_VF_DEVICE_ID;
  ATTR[`PCIE40E5__PF2_TPHR_CAP_NEXTPTR] = PF2_TPHR_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF2_TPHR_CAP_ST_MODE_SEL] = PF2_TPHR_CAP_ST_MODE_SEL;
  ATTR[`PCIE40E5__PF3_AER_CAP_NEXTPTR] = PF3_AER_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF3_ARI_CAP_NEXTPTR] = PF3_ARI_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF3_ARI_CAP_NEXT_FUNC] = PF3_ARI_CAP_NEXT_FUNC;
  ATTR[`PCIE40E5__PF3_ATS_CAP_INV_QUEUE_DEPTH] = PF3_ATS_CAP_INV_QUEUE_DEPTH;
  ATTR[`PCIE40E5__PF3_ATS_CAP_NEXTPTR] = PF3_ATS_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF3_ATS_CAP_ON] = PF3_ATS_CAP_ON;
  ATTR[`PCIE40E5__PF3_BAR0_APERTURE_SIZE] = PF3_BAR0_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF3_BAR0_CONTROL] = PF3_BAR0_CONTROL;
  ATTR[`PCIE40E5__PF3_BAR1_APERTURE_SIZE] = PF3_BAR1_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF3_BAR1_CONTROL] = PF3_BAR1_CONTROL;
  ATTR[`PCIE40E5__PF3_BAR2_APERTURE_SIZE] = PF3_BAR2_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF3_BAR2_CONTROL] = PF3_BAR2_CONTROL;
  ATTR[`PCIE40E5__PF3_BAR3_APERTURE_SIZE] = PF3_BAR3_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF3_BAR3_CONTROL] = PF3_BAR3_CONTROL;
  ATTR[`PCIE40E5__PF3_BAR4_APERTURE_SIZE] = PF3_BAR4_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF3_BAR4_CONTROL] = PF3_BAR4_CONTROL;
  ATTR[`PCIE40E5__PF3_BAR5_APERTURE_SIZE] = PF3_BAR5_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF3_BAR5_CONTROL] = PF3_BAR5_CONTROL;
  ATTR[`PCIE40E5__PF3_CAPABILITY_POINTER] = PF3_CAPABILITY_POINTER;
  ATTR[`PCIE40E5__PF3_CLASS_CODE] = PF3_CLASS_CODE;
  ATTR[`PCIE40E5__PF3_DEV_CAP_MAX_PAYLOAD_SIZE] = PF3_DEV_CAP_MAX_PAYLOAD_SIZE;
  ATTR[`PCIE40E5__PF3_DLL_FEATURE_CAP_NEXTPTR] = PF3_DLL_FEATURE_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF3_DSN_CAP_NEXTPTR] = PF3_DSN_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF3_EXPANSION_ROM_APERTURE_SIZE] = PF3_EXPANSION_ROM_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF3_EXPANSION_ROM_ENABLE] = PF3_EXPANSION_ROM_ENABLE;
  ATTR[`PCIE40E5__PF3_INTERRUPT_PIN] = PF3_INTERRUPT_PIN;
  ATTR[`PCIE40E5__PF3_MSIX_CAP_NEXTPTR] = PF3_MSIX_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF3_MSIX_CAP_PBA_BIR] = PF3_MSIX_CAP_PBA_BIR;
  ATTR[`PCIE40E5__PF3_MSIX_CAP_PBA_OFFSET] = PF3_MSIX_CAP_PBA_OFFSET;
  ATTR[`PCIE40E5__PF3_MSIX_CAP_TABLE_BIR] = PF3_MSIX_CAP_TABLE_BIR;
  ATTR[`PCIE40E5__PF3_MSIX_CAP_TABLE_OFFSET] = PF3_MSIX_CAP_TABLE_OFFSET;
  ATTR[`PCIE40E5__PF3_MSIX_CAP_TABLE_SIZE] = PF3_MSIX_CAP_TABLE_SIZE;
  ATTR[`PCIE40E5__PF3_MSI_CAP_MULTIMSGCAP] = PF3_MSI_CAP_MULTIMSGCAP;
  ATTR[`PCIE40E5__PF3_MSI_CAP_NEXTPTR] = PF3_MSI_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF3_MSI_CAP_PERVECMASKCAP] = PF3_MSI_CAP_PERVECMASKCAP;
  ATTR[`PCIE40E5__PF3_PASID_CAP_EXEC_PERM_SUPP] = PF3_PASID_CAP_EXEC_PERM_SUPP;
  ATTR[`PCIE40E5__PF3_PASID_CAP_MAX_PASID_WIDTH] = PF3_PASID_CAP_MAX_PASID_WIDTH;
  ATTR[`PCIE40E5__PF3_PASID_CAP_NEXTPTR] = PF3_PASID_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF3_PASID_CAP_PRIVIL_MODE_SUPP] = PF3_PASID_CAP_PRIVIL_MODE_SUPP;
  ATTR[`PCIE40E5__PF3_PCIE_CAP_NEXTPTR] = PF3_PCIE_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF3_PM_CAP_NEXTPTR] = PF3_PM_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF3_PRI_CAP_NEXTPTR] = PF3_PRI_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF3_PRI_CAP_ON] = PF3_PRI_CAP_ON;
  ATTR[`PCIE40E5__PF3_PRI_OST_PR_CAPACITY] = PF3_PRI_OST_PR_CAPACITY;
  ATTR[`PCIE40E5__PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED] = PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED;
  ATTR[`PCIE40E5__PF3_SRIOV_BAR0_APERTURE_SIZE] = PF3_SRIOV_BAR0_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF3_SRIOV_BAR0_CONTROL] = PF3_SRIOV_BAR0_CONTROL;
  ATTR[`PCIE40E5__PF3_SRIOV_BAR1_APERTURE_SIZE] = PF3_SRIOV_BAR1_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF3_SRIOV_BAR1_CONTROL] = PF3_SRIOV_BAR1_CONTROL;
  ATTR[`PCIE40E5__PF3_SRIOV_BAR2_APERTURE_SIZE] = PF3_SRIOV_BAR2_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF3_SRIOV_BAR2_CONTROL] = PF3_SRIOV_BAR2_CONTROL;
  ATTR[`PCIE40E5__PF3_SRIOV_BAR3_APERTURE_SIZE] = PF3_SRIOV_BAR3_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF3_SRIOV_BAR3_CONTROL] = PF3_SRIOV_BAR3_CONTROL;
  ATTR[`PCIE40E5__PF3_SRIOV_BAR4_APERTURE_SIZE] = PF3_SRIOV_BAR4_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF3_SRIOV_BAR4_CONTROL] = PF3_SRIOV_BAR4_CONTROL;
  ATTR[`PCIE40E5__PF3_SRIOV_BAR5_APERTURE_SIZE] = PF3_SRIOV_BAR5_APERTURE_SIZE;
  ATTR[`PCIE40E5__PF3_SRIOV_BAR5_CONTROL] = PF3_SRIOV_BAR5_CONTROL;
  ATTR[`PCIE40E5__PF3_SRIOV_CAP_INITIAL_VF] = PF3_SRIOV_CAP_INITIAL_VF;
  ATTR[`PCIE40E5__PF3_SRIOV_CAP_NEXTPTR] = PF3_SRIOV_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF3_SRIOV_CAP_TOTAL_VF] = PF3_SRIOV_CAP_TOTAL_VF;
  ATTR[`PCIE40E5__PF3_SRIOV_CAP_VER] = PF3_SRIOV_CAP_VER;
  ATTR[`PCIE40E5__PF3_SRIOV_FIRST_VF_OFFSET] = PF3_SRIOV_FIRST_VF_OFFSET;
  ATTR[`PCIE40E5__PF3_SRIOV_FUNC_DEP_LINK] = PF3_SRIOV_FUNC_DEP_LINK;
  ATTR[`PCIE40E5__PF3_SRIOV_SUPPORTED_PAGE_SIZE] = PF3_SRIOV_SUPPORTED_PAGE_SIZE;
  ATTR[`PCIE40E5__PF3_SRIOV_VF_DEVICE_ID] = PF3_SRIOV_VF_DEVICE_ID;
  ATTR[`PCIE40E5__PF3_TPHR_CAP_NEXTPTR] = PF3_TPHR_CAP_NEXTPTR;
  ATTR[`PCIE40E5__PF3_TPHR_CAP_ST_MODE_SEL] = PF3_TPHR_CAP_ST_MODE_SEL;
  ATTR[`PCIE40E5__PL_CCIX_ESM_CALIBRATION_TIMEOUT] = PL_CCIX_ESM_CALIBRATION_TIMEOUT;
  ATTR[`PCIE40E5__PL_CCIX_ESM_EXTENDED_EQ_TIMEOUT] = PL_CCIX_ESM_EXTENDED_EQ_TIMEOUT;
  ATTR[`PCIE40E5__PL_CFG_STATE_ROBUSTNESS_ENABLE] = PL_CFG_STATE_ROBUSTNESS_ENABLE;
  ATTR[`PCIE40E5__PL_CTRL_SKP_GEN_ENABLE] = PL_CTRL_SKP_GEN_ENABLE;
  ATTR[`PCIE40E5__PL_CTRL_SKP_PARITY_AND_CRC_CHECK_DISABLE] = PL_CTRL_SKP_PARITY_AND_CRC_CHECK_DISABLE;
  ATTR[`PCIE40E5__PL_DEEMPH_SOURCE_SELECT] = PL_DEEMPH_SOURCE_SELECT;
  ATTR[`PCIE40E5__PL_DESKEW_ON_SKIP_IN_GEN12] = PL_DESKEW_ON_SKIP_IN_GEN12;
  ATTR[`PCIE40E5__PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3] = PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3;
  ATTR[`PCIE40E5__PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4] = PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4;
  ATTR[`PCIE40E5__PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2] = PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2;
  ATTR[`PCIE40E5__PL_DISABLE_DC_BALANCE] = PL_DISABLE_DC_BALANCE;
  ATTR[`PCIE40E5__PL_DISABLE_EI_INFER_IN_L0] = PL_DISABLE_EI_INFER_IN_L0;
  ATTR[`PCIE40E5__PL_DISABLE_LANE_REVERSAL] = PL_DISABLE_LANE_REVERSAL;
  ATTR[`PCIE40E5__PL_DISABLE_LFSR_UPDATE_ON_SKP] = PL_DISABLE_LFSR_UPDATE_ON_SKP;
  ATTR[`PCIE40E5__PL_DISABLE_RETRAIN_ON_EB_ERROR] = PL_DISABLE_RETRAIN_ON_EB_ERROR;
  ATTR[`PCIE40E5__PL_DISABLE_RETRAIN_ON_FRAMING_ERROR] = PL_DISABLE_RETRAIN_ON_FRAMING_ERROR;
  ATTR[`PCIE40E5__PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR] = PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR;
  ATTR[`PCIE40E5__PL_DISABLE_UPCONFIG_CAPABLE] = PL_DISABLE_UPCONFIG_CAPABLE;
  ATTR[`PCIE40E5__PL_ENABLE_CCIX_EDR] = PL_ENABLE_CCIX_EDR;
  ATTR[`PCIE40E5__PL_ENABLE_CCIX_EDR_REACH_MODE] = PL_ENABLE_CCIX_EDR_REACH_MODE;
  ATTR[`PCIE40E5__PL_EQ_ADAPT_DISABLE_COEFF_CHECK] = PL_EQ_ADAPT_DISABLE_COEFF_CHECK;
  ATTR[`PCIE40E5__PL_EQ_ADAPT_DISABLE_PRESET_CHECK] = PL_EQ_ADAPT_DISABLE_PRESET_CHECK;
  ATTR[`PCIE40E5__PL_EQ_ADAPT_ITER_COUNT] = PL_EQ_ADAPT_ITER_COUNT;
  ATTR[`PCIE40E5__PL_EQ_ADAPT_REJECT_RETRY_COUNT] = PL_EQ_ADAPT_REJECT_RETRY_COUNT;
  ATTR[`PCIE40E5__PL_EQ_BYPASS_PHASE23] = PL_EQ_BYPASS_PHASE23;
  ATTR[`PCIE40E5__PL_EQ_DEFAULT_CCIX_EDR_TX_PRESET] = PL_EQ_DEFAULT_CCIX_EDR_TX_PRESET;
  ATTR[`PCIE40E5__PL_EQ_DEFAULT_RX_PRESET_HINT] = PL_EQ_DEFAULT_RX_PRESET_HINT;
  ATTR[`PCIE40E5__PL_EQ_DEFAULT_TX_PRESET] = PL_EQ_DEFAULT_TX_PRESET;
  ATTR[`PCIE40E5__PL_EQ_DISABLE_MISMATCH_CHECK] = PL_EQ_DISABLE_MISMATCH_CHECK;
  ATTR[`PCIE40E5__PL_EQ_FS] = PL_EQ_FS;
  ATTR[`PCIE40E5__PL_EQ_LF] = PL_EQ_LF;
  ATTR[`PCIE40E5__PL_EQ_LP_TXPRESET2] = PL_EQ_LP_TXPRESET2;
  ATTR[`PCIE40E5__PL_EQ_LP_TXPRESET] = PL_EQ_LP_TXPRESET;
  ATTR[`PCIE40E5__PL_EQ_RX_ADAPTATION_MODE] = PL_EQ_RX_ADAPTATION_MODE;
  ATTR[`PCIE40E5__PL_EQ_RX_ADAPT_EQ_PHASE0] = PL_EQ_RX_ADAPT_EQ_PHASE0;
  ATTR[`PCIE40E5__PL_EQ_RX_ADAPT_EQ_PHASE1] = PL_EQ_RX_ADAPT_EQ_PHASE1;
  ATTR[`PCIE40E5__PL_EQ_RX_ADAPT_SIM_ENABLE] = PL_EQ_RX_ADAPT_SIM_ENABLE;
  ATTR[`PCIE40E5__PL_EQ_RX_ADAPT_TIMER] = PL_EQ_RX_ADAPT_TIMER;
  ATTR[`PCIE40E5__PL_EQ_RX_ADAPT_TIMER_SIM] = PL_EQ_RX_ADAPT_TIMER_SIM;
  ATTR[`PCIE40E5__PL_EQ_RX_ADV_EQ_PER_DATA_RATE_ENABLE] = PL_EQ_RX_ADV_EQ_PER_DATA_RATE_ENABLE;
  ATTR[`PCIE40E5__PL_EQ_SHORT_ADAPT_PHASE] = PL_EQ_SHORT_ADAPT_PHASE;
  ATTR[`PCIE40E5__PL_EQ_TX_8G_EQ_TS2_ENABLE] = PL_EQ_TX_8G_EQ_TS2_ENABLE;
  ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_0] = PL_EQ_TX_MAINCUR_0;
  ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_1] = PL_EQ_TX_MAINCUR_1;
  ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_2] = PL_EQ_TX_MAINCUR_2;
  ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_3] = PL_EQ_TX_MAINCUR_3;
  ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_4] = PL_EQ_TX_MAINCUR_4;
  ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_5] = PL_EQ_TX_MAINCUR_5;
  ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_6] = PL_EQ_TX_MAINCUR_6;
  ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_7] = PL_EQ_TX_MAINCUR_7;
  ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_8] = PL_EQ_TX_MAINCUR_8;
  ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_9] = PL_EQ_TX_MAINCUR_9;
  ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_A] = PL_EQ_TX_MAINCUR_A;
  ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_B] = PL_EQ_TX_MAINCUR_B;
  ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_C] = PL_EQ_TX_MAINCUR_C;
  ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_D] = PL_EQ_TX_MAINCUR_D;
  ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_E] = PL_EQ_TX_MAINCUR_E;
  ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_F] = PL_EQ_TX_MAINCUR_F;
  ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_0] = PL_EQ_TX_POSTCUR_0;
  ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_1] = PL_EQ_TX_POSTCUR_1;
  ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_2] = PL_EQ_TX_POSTCUR_2;
  ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_3] = PL_EQ_TX_POSTCUR_3;
  ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_4] = PL_EQ_TX_POSTCUR_4;
  ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_5] = PL_EQ_TX_POSTCUR_5;
  ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_6] = PL_EQ_TX_POSTCUR_6;
  ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_7] = PL_EQ_TX_POSTCUR_7;
  ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_8] = PL_EQ_TX_POSTCUR_8;
  ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_9] = PL_EQ_TX_POSTCUR_9;
  ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_A] = PL_EQ_TX_POSTCUR_A;
  ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_B] = PL_EQ_TX_POSTCUR_B;
  ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_C] = PL_EQ_TX_POSTCUR_C;
  ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_D] = PL_EQ_TX_POSTCUR_D;
  ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_E] = PL_EQ_TX_POSTCUR_E;
  ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_F] = PL_EQ_TX_POSTCUR_F;
  ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_0] = PL_EQ_TX_PRECUR_0;
  ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_1] = PL_EQ_TX_PRECUR_1;
  ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_2] = PL_EQ_TX_PRECUR_2;
  ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_3] = PL_EQ_TX_PRECUR_3;
  ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_4] = PL_EQ_TX_PRECUR_4;
  ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_5] = PL_EQ_TX_PRECUR_5;
  ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_6] = PL_EQ_TX_PRECUR_6;
  ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_7] = PL_EQ_TX_PRECUR_7;
  ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_8] = PL_EQ_TX_PRECUR_8;
  ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_9] = PL_EQ_TX_PRECUR_9;
  ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_A] = PL_EQ_TX_PRECUR_A;
  ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_B] = PL_EQ_TX_PRECUR_B;
  ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_C] = PL_EQ_TX_PRECUR_C;
  ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_D] = PL_EQ_TX_PRECUR_D;
  ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_E] = PL_EQ_TX_PRECUR_E;
  ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_F] = PL_EQ_TX_PRECUR_F;
  ATTR[`PCIE40E5__PL_EXIT_LOOPBACK_ON_EI_ENTRY] = PL_EXIT_LOOPBACK_ON_EI_ENTRY;
  ATTR[`PCIE40E5__PL_INFER_EI_DISABLE_LPBK_ACTIVE] = PL_INFER_EI_DISABLE_LPBK_ACTIVE;
  ATTR[`PCIE40E5__PL_INFER_EI_DISABLE_REC_RC] = PL_INFER_EI_DISABLE_REC_RC;
  ATTR[`PCIE40E5__PL_INFER_EI_DISABLE_REC_SPD] = PL_INFER_EI_DISABLE_REC_SPD;
  ATTR[`PCIE40E5__PL_LANE0_CCIX_EDR_EQ_CONTROL] = PL_LANE0_CCIX_EDR_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE0_EQ_CONTROL] = PL_LANE0_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE10_EQ_CONTROL] = PL_LANE10_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE11_EQ_CONTROL] = PL_LANE11_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE12_EQ_CONTROL] = PL_LANE12_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE13_EQ_CONTROL] = PL_LANE13_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE14_EQ_CONTROL] = PL_LANE14_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE15_EQ_CONTROL] = PL_LANE15_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE1_CCIX_EDR_EQ_CONTROL] = PL_LANE1_CCIX_EDR_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE1_EQ_CONTROL] = PL_LANE1_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE2_CCIX_EDR_EQ_CONTROL] = PL_LANE2_CCIX_EDR_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE2_EQ_CONTROL] = PL_LANE2_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE3_CCIX_EDR_EQ_CONTROL] = PL_LANE3_CCIX_EDR_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE3_EQ_CONTROL] = PL_LANE3_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE4_CCIX_EDR_EQ_CONTROL] = PL_LANE4_CCIX_EDR_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE4_EQ_CONTROL] = PL_LANE4_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE5_CCIX_EDR_EQ_CONTROL] = PL_LANE5_CCIX_EDR_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE5_EQ_CONTROL] = PL_LANE5_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE6_CCIX_EDR_EQ_CONTROL] = PL_LANE6_CCIX_EDR_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE6_EQ_CONTROL] = PL_LANE6_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE7_CCIX_EDR_EQ_CONTROL] = PL_LANE7_CCIX_EDR_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE7_EQ_CONTROL] = PL_LANE7_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE8_EQ_CONTROL] = PL_LANE8_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LANE9_EQ_CONTROL] = PL_LANE9_EQ_CONTROL;
  ATTR[`PCIE40E5__PL_LINK_CAP_MAX_LINK_SPEED] = PL_LINK_CAP_MAX_LINK_SPEED;
  ATTR[`PCIE40E5__PL_LINK_CAP_MAX_LINK_WIDTH] = PL_LINK_CAP_MAX_LINK_WIDTH;
  ATTR[`PCIE40E5__PL_N_FTS] = PL_N_FTS;
  ATTR[`PCIE40E5__PL_QUIESCE_GUARANTEE_DISABLE] = PL_QUIESCE_GUARANTEE_DISABLE;
  ATTR[`PCIE40E5__PL_RECALIBRATION_NEEDED_ON_ESM_RATE01_PROGRAMMING_CHANGE] = PL_RECALIBRATION_NEEDED_ON_ESM_RATE01_PROGRAMMING_CHANGE;
  ATTR[`PCIE40E5__PL_REDO_EQ_SOURCE_SELECT] = PL_REDO_EQ_SOURCE_SELECT;
  ATTR[`PCIE40E5__PL_REPORT_ALL_PHY_ERRORS] = PL_REPORT_ALL_PHY_ERRORS;
  ATTR[`PCIE40E5__PL_RETIMER_PRESENCE_DETECTION_SUPPORTED] = PL_RETIMER_PRESENCE_DETECTION_SUPPORTED;
  ATTR[`PCIE40E5__PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS] = PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS;
  ATTR[`PCIE40E5__PL_RX_ADAPT_TIMER_CLWS_GEN3] = PL_RX_ADAPT_TIMER_CLWS_GEN3;
  ATTR[`PCIE40E5__PL_RX_ADAPT_TIMER_CLWS_GEN4] = PL_RX_ADAPT_TIMER_CLWS_GEN4;
  ATTR[`PCIE40E5__PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS] = PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS;
  ATTR[`PCIE40E5__PL_RX_ADAPT_TIMER_RRL_GEN3] = PL_RX_ADAPT_TIMER_RRL_GEN3;
  ATTR[`PCIE40E5__PL_RX_ADAPT_TIMER_RRL_GEN4] = PL_RX_ADAPT_TIMER_RRL_GEN4;
  ATTR[`PCIE40E5__PL_RX_L0S_EXIT_TO_RECOVERY] = PL_RX_L0S_EXIT_TO_RECOVERY;
  ATTR[`PCIE40E5__PL_SELF_TRAIN] = PL_SELF_TRAIN;
  ATTR[`PCIE40E5__PL_SIM_FAST_LINK_TRAINING] = PL_SIM_FAST_LINK_TRAINING;
  ATTR[`PCIE40E5__PL_SRIS_ENABLE] = PL_SRIS_ENABLE;
  ATTR[`PCIE40E5__PL_SRIS_SKPOS_GEN_SPD_VEC] = PL_SRIS_SKPOS_GEN_SPD_VEC;
  ATTR[`PCIE40E5__PL_SRIS_SKPOS_REC_SPD_VEC] = PL_SRIS_SKPOS_REC_SPD_VEC;
  ATTR[`PCIE40E5__PL_TWO_RETIMER_PRESENCE_DETECTION_SUPPORTED] = PL_TWO_RETIMER_PRESENCE_DETECTION_SUPPORTED;
  ATTR[`PCIE40E5__PL_UPSTREAM_FACING] = PL_UPSTREAM_FACING;
  ATTR[`PCIE40E5__PL_USER_SPARE2] = PL_USER_SPARE2;
  ATTR[`PCIE40E5__PL_USER_SPARE3] = PL_USER_SPARE3;
  ATTR[`PCIE40E5__PL_USER_SPARE] = PL_USER_SPARE;
  ATTR[`PCIE40E5__PM_ASPML0S_TIMEOUT] = PM_ASPML0S_TIMEOUT;
  ATTR[`PCIE40E5__PM_ASPML1_ENTRY_DELAY] = PM_ASPML1_ENTRY_DELAY;
  ATTR[`PCIE40E5__PM_ENABLE_L23_ENTRY] = PM_ENABLE_L23_ENTRY;
  ATTR[`PCIE40E5__PM_ENABLE_SLOT_POWER_CAPTURE] = PM_ENABLE_SLOT_POWER_CAPTURE;
  ATTR[`PCIE40E5__PM_L1_REENTRY_DELAY] = PM_L1_REENTRY_DELAY;
  ATTR[`PCIE40E5__PM_PME_TURNOFF_ACK_DELAY] = PM_PME_TURNOFF_ACK_DELAY;
  ATTR[`PCIE40E5__ROOT_CAP_CRS_SW_VISIBILITY] = ROOT_CAP_CRS_SW_VISIBILITY;
  ATTR[`PCIE40E5__SIM_DEVICE] = SIM_DEVICE;
  ATTR[`PCIE40E5__SPARE_BIT0] = SPARE_BIT0;
  ATTR[`PCIE40E5__SPARE_BIT1] = SPARE_BIT1;
  ATTR[`PCIE40E5__SPARE_BIT2] = SPARE_BIT2;
  ATTR[`PCIE40E5__SPARE_BIT3] = SPARE_BIT3;
  ATTR[`PCIE40E5__SPARE_BIT4] = SPARE_BIT4;
  ATTR[`PCIE40E5__SPARE_BIT5] = SPARE_BIT5;
  ATTR[`PCIE40E5__SPARE_BIT6] = SPARE_BIT6;
  ATTR[`PCIE40E5__SPARE_BIT7] = SPARE_BIT7;
  ATTR[`PCIE40E5__SPARE_BIT8] = SPARE_BIT8;
  ATTR[`PCIE40E5__SPARE_BYTE0] = SPARE_BYTE0;
  ATTR[`PCIE40E5__SPARE_BYTE1] = SPARE_BYTE1;
  ATTR[`PCIE40E5__SPARE_BYTE2] = SPARE_BYTE2;
  ATTR[`PCIE40E5__SPARE_BYTE3] = SPARE_BYTE3;
  ATTR[`PCIE40E5__SPARE_WORD0] = SPARE_WORD0;
  ATTR[`PCIE40E5__SPARE_WORD1] = SPARE_WORD1;
  ATTR[`PCIE40E5__SPARE_WORD2] = SPARE_WORD2;
  ATTR[`PCIE40E5__SPARE_WORD3] = SPARE_WORD3;
  ATTR[`PCIE40E5__SRIOV_CAP_ENABLE] = SRIOV_CAP_ENABLE;
  ATTR[`PCIE40E5__TL2CFG_IF_PARITY_CHK] = TL2CFG_IF_PARITY_CHK;
  ATTR[`PCIE40E5__TL_COMPLETION_RAM_NUM_TLPS] = TL_COMPLETION_RAM_NUM_TLPS;
  ATTR[`PCIE40E5__TL_COMPLETION_RAM_SIZE] = TL_COMPLETION_RAM_SIZE;
  ATTR[`PCIE40E5__TL_CREDITS_CD] = TL_CREDITS_CD;
  ATTR[`PCIE40E5__TL_CREDITS_CD_VC1] = TL_CREDITS_CD_VC1;
  ATTR[`PCIE40E5__TL_CREDITS_CH] = TL_CREDITS_CH;
  ATTR[`PCIE40E5__TL_CREDITS_CH_VC1] = TL_CREDITS_CH_VC1;
  ATTR[`PCIE40E5__TL_CREDITS_NPD] = TL_CREDITS_NPD;
  ATTR[`PCIE40E5__TL_CREDITS_NPD_VC1] = TL_CREDITS_NPD_VC1;
  ATTR[`PCIE40E5__TL_CREDITS_NPH] = TL_CREDITS_NPH;
  ATTR[`PCIE40E5__TL_CREDITS_NPH_VC1] = TL_CREDITS_NPH_VC1;
  ATTR[`PCIE40E5__TL_CREDITS_PD] = TL_CREDITS_PD;
  ATTR[`PCIE40E5__TL_CREDITS_PD_VC1] = TL_CREDITS_PD_VC1;
  ATTR[`PCIE40E5__TL_CREDITS_PH] = TL_CREDITS_PH;
  ATTR[`PCIE40E5__TL_CREDITS_PH_VC1] = TL_CREDITS_PH_VC1;
  ATTR[`PCIE40E5__TL_DISABLE_RX_FLOW_CTL] = TL_DISABLE_RX_FLOW_CTL;
  ATTR[`PCIE40E5__TL_FC_UPDATE_MIN_INTERVAL_TIME] = TL_FC_UPDATE_MIN_INTERVAL_TIME;
  ATTR[`PCIE40E5__TL_FC_UPDATE_MIN_INTERVAL_TIME_VC1] = TL_FC_UPDATE_MIN_INTERVAL_TIME_VC1;
  ATTR[`PCIE40E5__TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT] = TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT;
  ATTR[`PCIE40E5__TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_VC1] = TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_VC1;
  ATTR[`PCIE40E5__TL_FEATURE_ENABLE_FC_SCALING] = TL_FEATURE_ENABLE_FC_SCALING;
  ATTR[`PCIE40E5__TL_NP_FIFO_NUM_TLPS] = TL_NP_FIFO_NUM_TLPS;
  ATTR[`PCIE40E5__TL_PF_ENABLE_REG] = TL_PF_ENABLE_REG;
  ATTR[`PCIE40E5__TL_POSTED_RAM_SIZE] = TL_POSTED_RAM_SIZE;
  ATTR[`PCIE40E5__TL_RX_CCIX_FIFO_FROM_RAM_READ_PIPELINE] = TL_RX_CCIX_FIFO_FROM_RAM_READ_PIPELINE;
  ATTR[`PCIE40E5__TL_RX_CCIX_FIFO_RAM_SIZE] = TL_RX_CCIX_FIFO_RAM_SIZE;
  ATTR[`PCIE40E5__TL_RX_CCIX_FIFO_TO_RAM_READ_PIPELINE] = TL_RX_CCIX_FIFO_TO_RAM_READ_PIPELINE;
  ATTR[`PCIE40E5__TL_RX_CCIX_FIFO_TO_RAM_WRITE_PIPELINE] = TL_RX_CCIX_FIFO_TO_RAM_WRITE_PIPELINE;
  ATTR[`PCIE40E5__TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE] = TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE;
  ATTR[`PCIE40E5__TL_RX_COMPLETION_TO_RAM_READ_PIPELINE] = TL_RX_COMPLETION_TO_RAM_READ_PIPELINE;
  ATTR[`PCIE40E5__TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE] = TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE;
  ATTR[`PCIE40E5__TL_RX_POSTED_FROM_RAM_READ_PIPELINE] = TL_RX_POSTED_FROM_RAM_READ_PIPELINE;
  ATTR[`PCIE40E5__TL_RX_POSTED_TO_RAM_READ_PIPELINE] = TL_RX_POSTED_TO_RAM_READ_PIPELINE;
  ATTR[`PCIE40E5__TL_RX_POSTED_TO_RAM_WRITE_PIPELINE] = TL_RX_POSTED_TO_RAM_WRITE_PIPELINE;
  ATTR[`PCIE40E5__TL_TX_MUX_STRICT_PRIORITY] = TL_TX_MUX_STRICT_PRIORITY;
  ATTR[`PCIE40E5__TL_TX_TLP_STRADDLE_ENABLE] = TL_TX_TLP_STRADDLE_ENABLE;
  ATTR[`PCIE40E5__TL_TX_TLP_TERMINATE_PARITY] = TL_TX_TLP_TERMINATE_PARITY;
  ATTR[`PCIE40E5__TL_USER_SPARE] = TL_USER_SPARE;
  ATTR[`PCIE40E5__TPH_FROM_RAM_PIPELINE] = TPH_FROM_RAM_PIPELINE;
  ATTR[`PCIE40E5__TPH_TO_RAM_PIPELINE] = TPH_TO_RAM_PIPELINE;
  ATTR[`PCIE40E5__VC1_BASE_DISABLE] = VC1_BASE_DISABLE;
  ATTR[`PCIE40E5__VF0_CAPABILITY_POINTER] = VF0_CAPABILITY_POINTER;
  ATTR[`PCIE40E5__VFG0_10B_TAG_REQUESTER_SUPPORTED] = VFG0_10B_TAG_REQUESTER_SUPPORTED;
  ATTR[`PCIE40E5__VFG0_ARI_CAP_NEXTPTR] = VFG0_ARI_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG0_ATS_CAP_INV_QUEUE_DEPTH] = VFG0_ATS_CAP_INV_QUEUE_DEPTH;
  ATTR[`PCIE40E5__VFG0_ATS_CAP_NEXTPTR] = VFG0_ATS_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG0_ATS_CAP_ON] = VFG0_ATS_CAP_ON;
  ATTR[`PCIE40E5__VFG0_MSIX_CAP_NEXTPTR] = VFG0_MSIX_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG0_MSIX_CAP_PBA_BIR] = VFG0_MSIX_CAP_PBA_BIR;
  ATTR[`PCIE40E5__VFG0_MSIX_CAP_PBA_OFFSET] = VFG0_MSIX_CAP_PBA_OFFSET;
  ATTR[`PCIE40E5__VFG0_MSIX_CAP_TABLE_BIR] = VFG0_MSIX_CAP_TABLE_BIR;
  ATTR[`PCIE40E5__VFG0_MSIX_CAP_TABLE_OFFSET] = VFG0_MSIX_CAP_TABLE_OFFSET;
  ATTR[`PCIE40E5__VFG0_MSIX_CAP_TABLE_SIZE] = VFG0_MSIX_CAP_TABLE_SIZE;
  ATTR[`PCIE40E5__VFG0_PCIE_CAP_NEXTPTR] = VFG0_PCIE_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG0_TPHR_CAP_NEXTPTR] = VFG0_TPHR_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG0_TPHR_CAP_ST_MODE_SEL] = VFG0_TPHR_CAP_ST_MODE_SEL;
  ATTR[`PCIE40E5__VFG1_10B_TAG_REQUESTER_SUPPORTED] = VFG1_10B_TAG_REQUESTER_SUPPORTED;
  ATTR[`PCIE40E5__VFG1_ARI_CAP_NEXTPTR] = VFG1_ARI_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG1_ATS_CAP_INV_QUEUE_DEPTH] = VFG1_ATS_CAP_INV_QUEUE_DEPTH;
  ATTR[`PCIE40E5__VFG1_ATS_CAP_NEXTPTR] = VFG1_ATS_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG1_ATS_CAP_ON] = VFG1_ATS_CAP_ON;
  ATTR[`PCIE40E5__VFG1_MSIX_CAP_NEXTPTR] = VFG1_MSIX_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG1_MSIX_CAP_PBA_BIR] = VFG1_MSIX_CAP_PBA_BIR;
  ATTR[`PCIE40E5__VFG1_MSIX_CAP_PBA_OFFSET] = VFG1_MSIX_CAP_PBA_OFFSET;
  ATTR[`PCIE40E5__VFG1_MSIX_CAP_TABLE_BIR] = VFG1_MSIX_CAP_TABLE_BIR;
  ATTR[`PCIE40E5__VFG1_MSIX_CAP_TABLE_OFFSET] = VFG1_MSIX_CAP_TABLE_OFFSET;
  ATTR[`PCIE40E5__VFG1_MSIX_CAP_TABLE_SIZE] = VFG1_MSIX_CAP_TABLE_SIZE;
  ATTR[`PCIE40E5__VFG1_PCIE_CAP_NEXTPTR] = VFG1_PCIE_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG1_TPHR_CAP_NEXTPTR] = VFG1_TPHR_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG1_TPHR_CAP_ST_MODE_SEL] = VFG1_TPHR_CAP_ST_MODE_SEL;
  ATTR[`PCIE40E5__VFG2_10B_TAG_REQUESTER_SUPPORTED] = VFG2_10B_TAG_REQUESTER_SUPPORTED;
  ATTR[`PCIE40E5__VFG2_ARI_CAP_NEXTPTR] = VFG2_ARI_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG2_ATS_CAP_INV_QUEUE_DEPTH] = VFG2_ATS_CAP_INV_QUEUE_DEPTH;
  ATTR[`PCIE40E5__VFG2_ATS_CAP_NEXTPTR] = VFG2_ATS_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG2_ATS_CAP_ON] = VFG2_ATS_CAP_ON;
  ATTR[`PCIE40E5__VFG2_MSIX_CAP_NEXTPTR] = VFG2_MSIX_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG2_MSIX_CAP_PBA_BIR] = VFG2_MSIX_CAP_PBA_BIR;
  ATTR[`PCIE40E5__VFG2_MSIX_CAP_PBA_OFFSET] = VFG2_MSIX_CAP_PBA_OFFSET;
  ATTR[`PCIE40E5__VFG2_MSIX_CAP_TABLE_BIR] = VFG2_MSIX_CAP_TABLE_BIR;
  ATTR[`PCIE40E5__VFG2_MSIX_CAP_TABLE_OFFSET] = VFG2_MSIX_CAP_TABLE_OFFSET;
  ATTR[`PCIE40E5__VFG2_MSIX_CAP_TABLE_SIZE] = VFG2_MSIX_CAP_TABLE_SIZE;
  ATTR[`PCIE40E5__VFG2_PCIE_CAP_NEXTPTR] = VFG2_PCIE_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG2_TPHR_CAP_NEXTPTR] = VFG2_TPHR_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG2_TPHR_CAP_ST_MODE_SEL] = VFG2_TPHR_CAP_ST_MODE_SEL;
  ATTR[`PCIE40E5__VFG3_10B_TAG_REQUESTER_SUPPORTED] = VFG3_10B_TAG_REQUESTER_SUPPORTED;
  ATTR[`PCIE40E5__VFG3_ARI_CAP_NEXTPTR] = VFG3_ARI_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG3_ATS_CAP_INV_QUEUE_DEPTH] = VFG3_ATS_CAP_INV_QUEUE_DEPTH;
  ATTR[`PCIE40E5__VFG3_ATS_CAP_NEXTPTR] = VFG3_ATS_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG3_ATS_CAP_ON] = VFG3_ATS_CAP_ON;
  ATTR[`PCIE40E5__VFG3_MSIX_CAP_NEXTPTR] = VFG3_MSIX_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG3_MSIX_CAP_PBA_BIR] = VFG3_MSIX_CAP_PBA_BIR;
  ATTR[`PCIE40E5__VFG3_MSIX_CAP_PBA_OFFSET] = VFG3_MSIX_CAP_PBA_OFFSET;
  ATTR[`PCIE40E5__VFG3_MSIX_CAP_TABLE_BIR] = VFG3_MSIX_CAP_TABLE_BIR;
  ATTR[`PCIE40E5__VFG3_MSIX_CAP_TABLE_OFFSET] = VFG3_MSIX_CAP_TABLE_OFFSET;
  ATTR[`PCIE40E5__VFG3_MSIX_CAP_TABLE_SIZE] = VFG3_MSIX_CAP_TABLE_SIZE;
  ATTR[`PCIE40E5__VFG3_PCIE_CAP_NEXTPTR] = VFG3_PCIE_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG3_TPHR_CAP_NEXTPTR] = VFG3_TPHR_CAP_NEXTPTR;
  ATTR[`PCIE40E5__VFG3_TPHR_CAP_ST_MODE_SEL] = VFG3_TPHR_CAP_ST_MODE_SEL;
end

always @(trig_attr) begin
  AER_CAP_PERMIT_ROOTERR_UPDATE_REG = ATTR[`PCIE40E5__AER_CAP_PERMIT_ROOTERR_UPDATE];
  ARI_CAP_ENABLE_REG = ATTR[`PCIE40E5__ARI_CAP_ENABLE];
  AUTO_FLR_RESPONSE_REG = ATTR[`PCIE40E5__AUTO_FLR_RESPONSE];
  AXISTEN_IF_CCIX_RX_CREDIT_LIMIT_REG = ATTR[`PCIE40E5__AXISTEN_IF_CCIX_RX_CREDIT_LIMIT];
  AXISTEN_IF_CCIX_TX_CREDIT_LIMIT_REG = ATTR[`PCIE40E5__AXISTEN_IF_CCIX_TX_CREDIT_LIMIT];
  AXISTEN_IF_CCIX_TX_REGISTERED_TREADY_REG = ATTR[`PCIE40E5__AXISTEN_IF_CCIX_TX_REGISTERED_TREADY];
  AXISTEN_IF_CC_ALIGNMENT_MODE_REG = ATTR[`PCIE40E5__AXISTEN_IF_CC_ALIGNMENT_MODE];
  AXISTEN_IF_COMPL_TIMEOUT_REG0_REG = ATTR[`PCIE40E5__AXISTEN_IF_COMPL_TIMEOUT_REG0];
  AXISTEN_IF_COMPL_TIMEOUT_REG1_REG = ATTR[`PCIE40E5__AXISTEN_IF_COMPL_TIMEOUT_REG1];
  AXISTEN_IF_CQ_ALIGNMENT_MODE_REG = ATTR[`PCIE40E5__AXISTEN_IF_CQ_ALIGNMENT_MODE];
  AXISTEN_IF_CQ_EN_POISONED_MEM_WR_REG = ATTR[`PCIE40E5__AXISTEN_IF_CQ_EN_POISONED_MEM_WR];
  AXISTEN_IF_CQ_POISON_DISCARD_DISABLE_REG = ATTR[`PCIE40E5__AXISTEN_IF_CQ_POISON_DISCARD_DISABLE];
  AXISTEN_IF_ENABLE_10B_TAGS_REG = ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_10B_TAGS];
  AXISTEN_IF_ENABLE_256_TAGS_REG = ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_256_TAGS];
  AXISTEN_IF_ENABLE_CLIENT_TAG_REG = ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_CLIENT_TAG];
  AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE_REG = ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE];
  AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK_REG = ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK];
  AXISTEN_IF_ENABLE_MSG_ROUTE_REG = ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_MSG_ROUTE];
  AXISTEN_IF_ENABLE_RX_MSG_INTFC_REG = ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_RX_MSG_INTFC];
  AXISTEN_IF_ENABLE_RX_TAG_SCALING_REG = ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_RX_TAG_SCALING];
  AXISTEN_IF_ENABLE_TX_TAG_SCALING_REG = ATTR[`PCIE40E5__AXISTEN_IF_ENABLE_TX_TAG_SCALING];
  AXISTEN_IF_EXTEND_CPL_TIMEOUT_REG = ATTR[`PCIE40E5__AXISTEN_IF_EXTEND_CPL_TIMEOUT];
  AXISTEN_IF_EXT_512_CC_STRADDLE_REG = ATTR[`PCIE40E5__AXISTEN_IF_EXT_512_CC_STRADDLE];
  AXISTEN_IF_EXT_512_CQ_STRADDLE_REG = ATTR[`PCIE40E5__AXISTEN_IF_EXT_512_CQ_STRADDLE];
  AXISTEN_IF_EXT_512_RC_STRADDLE_REG = ATTR[`PCIE40E5__AXISTEN_IF_EXT_512_RC_STRADDLE];
  AXISTEN_IF_EXT_512_REG = ATTR[`PCIE40E5__AXISTEN_IF_EXT_512];
  AXISTEN_IF_EXT_512_RQ_STRADDLE_REG = ATTR[`PCIE40E5__AXISTEN_IF_EXT_512_RQ_STRADDLE];
  AXISTEN_IF_INTERNAL_MSIX_VECTORS_PER_FUNCTION_REG = ATTR[`PCIE40E5__AXISTEN_IF_INTERNAL_MSIX_VECTORS_PER_FUNCTION];
  AXISTEN_IF_LEGACY_MODE_ENABLE_REG = ATTR[`PCIE40E5__AXISTEN_IF_LEGACY_MODE_ENABLE];
  AXISTEN_IF_MSIX_FROM_RAM_PIPELINE_REG = ATTR[`PCIE40E5__AXISTEN_IF_MSIX_FROM_RAM_PIPELINE];
  AXISTEN_IF_MSIX_RX_PARITY_EN_REG = ATTR[`PCIE40E5__AXISTEN_IF_MSIX_RX_PARITY_EN];
  AXISTEN_IF_MSIX_TO_RAM_PIPELINE_REG = ATTR[`PCIE40E5__AXISTEN_IF_MSIX_TO_RAM_PIPELINE];
  AXISTEN_IF_PASID_UR_CHECK_DISABLE_REG = ATTR[`PCIE40E5__AXISTEN_IF_PASID_UR_CHECK_DISABLE];
  AXISTEN_IF_RC_ALIGNMENT_MODE_REG = ATTR[`PCIE40E5__AXISTEN_IF_RC_ALIGNMENT_MODE];
  AXISTEN_IF_RC_STRADDLE_REG = ATTR[`PCIE40E5__AXISTEN_IF_RC_STRADDLE];
  AXISTEN_IF_RQ_ALIGNMENT_MODE_REG = ATTR[`PCIE40E5__AXISTEN_IF_RQ_ALIGNMENT_MODE];
  AXISTEN_IF_RQ_CC_REGISTERED_TREADY_REG = ATTR[`PCIE40E5__AXISTEN_IF_RQ_CC_REGISTERED_TREADY];
  AXISTEN_IF_RX_PARITY_EN_REG = ATTR[`PCIE40E5__AXISTEN_IF_RX_PARITY_EN];
  AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT_REG = ATTR[`PCIE40E5__AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT];
  AXISTEN_IF_TX_PARITY_EN_REG = ATTR[`PCIE40E5__AXISTEN_IF_TX_PARITY_EN];
  AXISTEN_IF_WIDTH_REG = ATTR[`PCIE40E5__AXISTEN_IF_WIDTH];
  AXISTEN_USER_SPARE_REG = ATTR[`PCIE40E5__AXISTEN_USER_SPARE];
  CCIX_CFG_MGMT_MUX_ENABLE_REG = ATTR[`PCIE40E5__CCIX_CFG_MGMT_MUX_ENABLE];
  CCIX_DIRECT_ATTACH_MODE_REG = ATTR[`PCIE40E5__CCIX_DIRECT_ATTACH_MODE];
  CCIX_ENABLE_REG = ATTR[`PCIE40E5__CCIX_ENABLE];
  CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL_REG = ATTR[`PCIE40E5__CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL];
  CCIX_PDVSEC_CPL_TIMEOUT_REG = ATTR[`PCIE40E5__CCIX_PDVSEC_CPL_TIMEOUT];
  CCIX_PROTOCOL_PF0_DVSEC_ENABLE_REG = ATTR[`PCIE40E5__CCIX_PROTOCOL_PF0_DVSEC_ENABLE];
  CCIX_PROTOCOL_PF1_DVSEC_ENABLE_REG = ATTR[`PCIE40E5__CCIX_PROTOCOL_PF1_DVSEC_ENABLE];
  CCIX_TRANSPORT_PF0_DVSEC_ENABLE_REG = ATTR[`PCIE40E5__CCIX_TRANSPORT_PF0_DVSEC_ENABLE];
  CCIX_TX_CREDIT_CHECK_DISABLE_REG = ATTR[`PCIE40E5__CCIX_TX_CREDIT_CHECK_DISABLE];
  CCIX_VENDOR_ID_REG = ATTR[`PCIE40E5__CCIX_VENDOR_ID];
  CFG_BYPASS_MODE_ENABLE_REG = ATTR[`PCIE40E5__CFG_BYPASS_MODE_ENABLE];
  CFG_PRIVATE_SPC_REG = ATTR[`PCIE40E5__CFG_PRIVATE_SPC];
  CFG_SPEC_4_0_REG = ATTR[`PCIE40E5__CFG_SPEC_4_0];
  CRM_CORE_CLK_FREQ_REG = ATTR[`PCIE40E5__CRM_CORE_CLK_FREQ];
  CRM_USER_CLK_FREQ_REG = ATTR[`PCIE40E5__CRM_USER_CLK_FREQ];
  DEBUG_AXI4ST_SPARE_REG = ATTR[`PCIE40E5__DEBUG_AXI4ST_SPARE];
  DEBUG_AXIST_DISABLE_FEATURE_BIT_REG = ATTR[`PCIE40E5__DEBUG_AXIST_DISABLE_FEATURE_BIT];
  DEBUG_CAR_SPARE_REG = ATTR[`PCIE40E5__DEBUG_CAR_SPARE];
  DEBUG_CFG_SPARE_REG = ATTR[`PCIE40E5__DEBUG_CFG_SPARE];
  DEBUG_LL_SPARE_REG = ATTR[`PCIE40E5__DEBUG_LL_SPARE];
  DEBUG_NO_STICKY_RESET_REG = ATTR[`PCIE40E5__DEBUG_NO_STICKY_RESET];
  DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR_REG = ATTR[`PCIE40E5__DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR];
  DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR_REG = ATTR[`PCIE40E5__DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR];
  DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR_REG = ATTR[`PCIE40E5__DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR];
  DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL_REG = ATTR[`PCIE40E5__DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL];
  DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW_REG = ATTR[`PCIE40E5__DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW];
  DEBUG_PL_DISABLE_SCRAMBLING_REG = ATTR[`PCIE40E5__DEBUG_PL_DISABLE_SCRAMBLING];
  DEBUG_PL_SIM_RESET_LFSR_REG = ATTR[`PCIE40E5__DEBUG_PL_SIM_RESET_LFSR];
  DEBUG_PL_SPARE_REG = ATTR[`PCIE40E5__DEBUG_PL_SPARE];
  DEBUG_TL_DISABLE_FC_TIMEOUT_REG = ATTR[`PCIE40E5__DEBUG_TL_DISABLE_FC_TIMEOUT];
  DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS_REG = ATTR[`PCIE40E5__DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS];
  DEBUG_TL_SPARE_REG = ATTR[`PCIE40E5__DEBUG_TL_SPARE];
  DELAYED_FLR_REG = ATTR[`PCIE40E5__DELAYED_FLR];
  DNSTREAM_LINK_NUM_REG = ATTR[`PCIE40E5__DNSTREAM_LINK_NUM];
  DSN_CAP_ENABLE_REG = ATTR[`PCIE40E5__DSN_CAP_ENABLE];
  EXTENDED_CFG_EXTEND_INTERFACE_ENABLE_REG = ATTR[`PCIE40E5__EXTENDED_CFG_EXTEND_INTERFACE_ENABLE];
  HEADER_TYPE_OVERRIDE_REG = ATTR[`PCIE40E5__HEADER_TYPE_OVERRIDE];
  IS_SWITCH_PORT_REG = ATTR[`PCIE40E5__IS_SWITCH_PORT];
  LEGACY_CFG_EXTEND_INTERFACE_ENABLE_REG = ATTR[`PCIE40E5__LEGACY_CFG_EXTEND_INTERFACE_ENABLE];
  LINK_CONTROL2_SELECTABLE_DEEMPH_REG = ATTR[`PCIE40E5__LINK_CONTROL2_SELECTABLE_DEEMPH];
  LL_ACK_TIMEOUT_EN_REG = ATTR[`PCIE40E5__LL_ACK_TIMEOUT_EN];
  LL_ACK_TIMEOUT_FUNC_REG = ATTR[`PCIE40E5__LL_ACK_TIMEOUT_FUNC];
  LL_ACK_TIMEOUT_REG = ATTR[`PCIE40E5__LL_ACK_TIMEOUT];
  LL_DISABLE_SCHED_TX_NAK_REG = ATTR[`PCIE40E5__LL_DISABLE_SCHED_TX_NAK];
  LL_FEATURE_EN_DLLP_EXCHANGE_REG = ATTR[`PCIE40E5__LL_FEATURE_EN_DLLP_EXCHANGE];
  LL_FEATURE_EN_FC_SCALING_REG = ATTR[`PCIE40E5__LL_FEATURE_EN_FC_SCALING];
  LL_FEATURE_EN_FC_SCALING_SCALE_FACTOR_4_REG = ATTR[`PCIE40E5__LL_FEATURE_EN_FC_SCALING_SCALE_FACTOR_4];
  LL_REPLAY_FROM_RAM_PIPELINE_REG = ATTR[`PCIE40E5__LL_REPLAY_FROM_RAM_PIPELINE];
  LL_REPLAY_TIMEOUT_EN_REG = ATTR[`PCIE40E5__LL_REPLAY_TIMEOUT_EN];
  LL_REPLAY_TIMEOUT_FUNC_REG = ATTR[`PCIE40E5__LL_REPLAY_TIMEOUT_FUNC];
  LL_REPLAY_TIMEOUT_REG = ATTR[`PCIE40E5__LL_REPLAY_TIMEOUT];
  LL_REPLAY_TIMER40_ENABLE_REG = ATTR[`PCIE40E5__LL_REPLAY_TIMER40_ENABLE];
  LL_REPLAY_TO_RAM_PIPELINE_REG = ATTR[`PCIE40E5__LL_REPLAY_TO_RAM_PIPELINE];
  LL_RX_TLP_PARITY_GEN_REG = ATTR[`PCIE40E5__LL_RX_TLP_PARITY_GEN];
  LL_TX_PARITY_CHECK_CHANGE_DISABLE_REG = ATTR[`PCIE40E5__LL_TX_PARITY_CHECK_CHANGE_DISABLE];
  LL_TX_STALL_ON_ASPM_L1_ENTRY_DISABLE_REG = ATTR[`PCIE40E5__LL_TX_STALL_ON_ASPM_L1_ENTRY_DISABLE];
  LL_TX_STALL_ON_PPM_L1_ENTRY_DISABLE_REG = ATTR[`PCIE40E5__LL_TX_STALL_ON_PPM_L1_ENTRY_DISABLE];
  LL_TX_TLP_PARITY_CHK_REG = ATTR[`PCIE40E5__LL_TX_TLP_PARITY_CHK];
  LL_UFC_ARBITER_ENABLE_REG = ATTR[`PCIE40E5__LL_UFC_ARBITER_ENABLE];
  LL_USER_SPARE_REG = ATTR[`PCIE40E5__LL_USER_SPARE];
  LTR_TX_MESSAGE_MINIMUM_INTERVAL_REG = ATTR[`PCIE40E5__LTR_TX_MESSAGE_MINIMUM_INTERVAL];
  LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE_REG = ATTR[`PCIE40E5__LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE];
  LTR_TX_MESSAGE_ON_LTR_ENABLE_REG = ATTR[`PCIE40E5__LTR_TX_MESSAGE_ON_LTR_ENABLE];
  MCAP_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__MCAP_CAP_NEXTPTR];
  MCAP_CFG_SLAVE_BLOCK_REG = ATTR[`PCIE40E5__MCAP_CFG_SLAVE_BLOCK];
  MCAP_CONFIGURE_OVERRIDE_REG = ATTR[`PCIE40E5__MCAP_CONFIGURE_OVERRIDE];
  MCAP_ENABLE_REG = ATTR[`PCIE40E5__MCAP_ENABLE];
  MCAP_EOS_DESIGN_SWITCH_REG = ATTR[`PCIE40E5__MCAP_EOS_DESIGN_SWITCH];
  MCAP_FPGA_BITSTREAM_VERSION_REG = ATTR[`PCIE40E5__MCAP_FPGA_BITSTREAM_VERSION];
  MCAP_GATE_IO_ENABLE_DESIGN_SWITCH_REG = ATTR[`PCIE40E5__MCAP_GATE_IO_ENABLE_DESIGN_SWITCH];
  MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH_REG = ATTR[`PCIE40E5__MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH];
  MCAP_INPUT_GATE_DESIGN_SWITCH_REG = ATTR[`PCIE40E5__MCAP_INPUT_GATE_DESIGN_SWITCH];
  MCAP_INTERRUPT_ON_MCAP_EOS_REG = ATTR[`PCIE40E5__MCAP_INTERRUPT_ON_MCAP_EOS];
  MCAP_INTERRUPT_ON_MCAP_ERROR_REG = ATTR[`PCIE40E5__MCAP_INTERRUPT_ON_MCAP_ERROR];
  MCAP_VSEC_ID_REG = ATTR[`PCIE40E5__MCAP_VSEC_ID];
  MCAP_VSEC_LEN_REG = ATTR[`PCIE40E5__MCAP_VSEC_LEN];
  MCAP_VSEC_REV_REG = ATTR[`PCIE40E5__MCAP_VSEC_REV];
  PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE_REG = ATTR[`PCIE40E5__PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE];
  PF0_AER_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_AER_CAP_NEXTPTR];
  PF0_ARI_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_ARI_CAP_NEXTPTR];
  PF0_ARI_CAP_NEXT_FUNC_REG = ATTR[`PCIE40E5__PF0_ARI_CAP_NEXT_FUNC];
  PF0_ARI_CAP_VER_REG = ATTR[`PCIE40E5__PF0_ARI_CAP_VER];
  PF0_ATS_CAP_INV_QUEUE_DEPTH_REG = ATTR[`PCIE40E5__PF0_ATS_CAP_INV_QUEUE_DEPTH];
  PF0_ATS_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_ATS_CAP_NEXTPTR];
  PF0_ATS_CAP_ON_REG = ATTR[`PCIE40E5__PF0_ATS_CAP_ON];
  PF0_BAR0_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF0_BAR0_APERTURE_SIZE];
  PF0_BAR0_CONTROL_REG = ATTR[`PCIE40E5__PF0_BAR0_CONTROL];
  PF0_BAR1_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF0_BAR1_APERTURE_SIZE];
  PF0_BAR1_CONTROL_REG = ATTR[`PCIE40E5__PF0_BAR1_CONTROL];
  PF0_BAR2_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF0_BAR2_APERTURE_SIZE];
  PF0_BAR2_CONTROL_REG = ATTR[`PCIE40E5__PF0_BAR2_CONTROL];
  PF0_BAR3_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF0_BAR3_APERTURE_SIZE];
  PF0_BAR3_CONTROL_REG = ATTR[`PCIE40E5__PF0_BAR3_CONTROL];
  PF0_BAR4_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF0_BAR4_APERTURE_SIZE];
  PF0_BAR4_CONTROL_REG = ATTR[`PCIE40E5__PF0_BAR4_CONTROL];
  PF0_BAR5_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF0_BAR5_APERTURE_SIZE];
  PF0_BAR5_CONTROL_REG = ATTR[`PCIE40E5__PF0_BAR5_CONTROL];
  PF0_CAPABILITY_POINTER_REG = ATTR[`PCIE40E5__PF0_CAPABILITY_POINTER];
  PF0_CCIX_ESM_QUICK_EQ_TIMEOUT_REG = ATTR[`PCIE40E5__PF0_CCIX_ESM_QUICK_EQ_TIMEOUT];
  PF0_CCIX_PDVSEC_CAP_ID_REG = ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_CAP_ID];
  PF0_CCIX_PDVSEC_CAP_LENGTH_REG = ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_CAP_LENGTH];
  PF0_CCIX_PDVSEC_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_CAP_NEXTPTR];
  PF0_CCIX_PDVSEC_CAP_REVISION_REG = ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_CAP_REVISION];
  PF0_CCIX_PDVSEC_CAP_VENDOR_ID_REG = ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_CAP_VENDOR_ID];
  PF0_CCIX_PDVSEC_PCR_SIZE_REG = ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_PCR_SIZE];
  PF0_CCIX_PDVSEC_PCR_START_ADDR_REG = ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_PCR_START_ADDR];
  PF0_CCIX_PDVSEC_PCSR_SIZE_REG = ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_PCSR_SIZE];
  PF0_CCIX_PDVSEC_PCSR_START_ADDR_REG = ATTR[`PCIE40E5__PF0_CCIX_PDVSEC_PCSR_START_ADDR];
  PF0_CCIX_TDVSEC_CAP_ID_REG = ATTR[`PCIE40E5__PF0_CCIX_TDVSEC_CAP_ID];
  PF0_CCIX_TDVSEC_CAP_LENGTH_REG = ATTR[`PCIE40E5__PF0_CCIX_TDVSEC_CAP_LENGTH];
  PF0_CCIX_TDVSEC_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_CCIX_TDVSEC_CAP_NEXTPTR];
  PF0_CCIX_TDVSEC_CAP_REVISION_REG = ATTR[`PCIE40E5__PF0_CCIX_TDVSEC_CAP_REVISION];
  PF0_CCIX_TDVSEC_CAP_VENDOR_ID_REG = ATTR[`PCIE40E5__PF0_CCIX_TDVSEC_CAP_VENDOR_ID];
  PF0_CCIX_TDVSEC_CCIX_VC_BYTE_OFFSET_REG = ATTR[`PCIE40E5__PF0_CCIX_TDVSEC_CCIX_VC_BYTE_OFFSET];
  PF0_CLASS_CODE_REG = ATTR[`PCIE40E5__PF0_CLASS_CODE];
  PF0_DEV_CAP2_10B_TAG_COMPLETER_SUPPORTED_REG = ATTR[`PCIE40E5__PF0_DEV_CAP2_10B_TAG_COMPLETER_SUPPORTED];
  PF0_DEV_CAP2_10B_TAG_REQUESTER_SUPPORTED_REG = ATTR[`PCIE40E5__PF0_DEV_CAP2_10B_TAG_REQUESTER_SUPPORTED];
  PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT_REG = ATTR[`PCIE40E5__PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT];
  PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT_REG = ATTR[`PCIE40E5__PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT];
  PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT_REG = ATTR[`PCIE40E5__PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT];
  PF0_DEV_CAP2_ARI_FORWARD_ENABLE_REG = ATTR[`PCIE40E5__PF0_DEV_CAP2_ARI_FORWARD_ENABLE];
  PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE_REG = ATTR[`PCIE40E5__PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE];
  PF0_DEV_CAP2_LTR_SUPPORT_REG = ATTR[`PCIE40E5__PF0_DEV_CAP2_LTR_SUPPORT];
  PF0_DEV_CAP2_OBFF_SUPPORT_REG = ATTR[`PCIE40E5__PF0_DEV_CAP2_OBFF_SUPPORT];
  PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT_REG = ATTR[`PCIE40E5__PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT];
  PF0_DEV_CAP_ENDPOINT_L0S_LATENCY_REG = ATTR[`PCIE40E5__PF0_DEV_CAP_ENDPOINT_L0S_LATENCY];
  PF0_DEV_CAP_ENDPOINT_L1_LATENCY_REG = ATTR[`PCIE40E5__PF0_DEV_CAP_ENDPOINT_L1_LATENCY];
  PF0_DEV_CAP_EXT_TAG_SUPPORTED_REG = ATTR[`PCIE40E5__PF0_DEV_CAP_EXT_TAG_SUPPORTED];
  PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE_REG = ATTR[`PCIE40E5__PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE];
  PF0_DEV_CAP_MAX_PAYLOAD_SIZE_REG = ATTR[`PCIE40E5__PF0_DEV_CAP_MAX_PAYLOAD_SIZE];
  PF0_DEV_CONTROL2_PERMIT_IDO_CPL_EN_REG = ATTR[`PCIE40E5__PF0_DEV_CONTROL2_PERMIT_IDO_CPL_EN];
  PF0_DEV_CONTROL2_PERMIT_IDO_REQ_EN_REG = ATTR[`PCIE40E5__PF0_DEV_CONTROL2_PERMIT_IDO_REQ_EN];
  PF0_DLL_FEATURE_CAP_ID_REG = ATTR[`PCIE40E5__PF0_DLL_FEATURE_CAP_ID];
  PF0_DLL_FEATURE_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_DLL_FEATURE_CAP_NEXTPTR];
  PF0_DLL_FEATURE_CAP_ON_REG = ATTR[`PCIE40E5__PF0_DLL_FEATURE_CAP_ON];
  PF0_DLL_FEATURE_CAP_VER_REG = ATTR[`PCIE40E5__PF0_DLL_FEATURE_CAP_VER];
  PF0_DSN_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_DSN_CAP_NEXTPTR];
  PF0_EXPANSION_ROM_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF0_EXPANSION_ROM_APERTURE_SIZE];
  PF0_EXPANSION_ROM_ENABLE_REG = ATTR[`PCIE40E5__PF0_EXPANSION_ROM_ENABLE];
  PF0_INTERRUPT_PIN_REG = ATTR[`PCIE40E5__PF0_INTERRUPT_PIN];
  PF0_LINK_CAP_ASPM_SUPPORT_REG = ATTR[`PCIE40E5__PF0_LINK_CAP_ASPM_SUPPORT];
  PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1_REG = ATTR[`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1];
  PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2_REG = ATTR[`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2];
  PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3_REG = ATTR[`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3];
  PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4_REG = ATTR[`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4];
  PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1_REG = ATTR[`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1];
  PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2_REG = ATTR[`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2];
  PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3_REG = ATTR[`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3];
  PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4_REG = ATTR[`PCIE40E5__PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4];
  PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1_REG = ATTR[`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1];
  PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2_REG = ATTR[`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2];
  PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3_REG = ATTR[`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3];
  PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4_REG = ATTR[`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4];
  PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1_REG = ATTR[`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1];
  PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2_REG = ATTR[`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2];
  PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3_REG = ATTR[`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3];
  PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4_REG = ATTR[`PCIE40E5__PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4];
  PF0_LINK_CONTROL_RCB_REG = ATTR[`PCIE40E5__PF0_LINK_CONTROL_RCB];
  PF0_LINK_STATUS_SLOT_CLOCK_CONFIG_REG = ATTR[`PCIE40E5__PF0_LINK_STATUS_SLOT_CLOCK_CONFIG];
  PF0_LTR_CAP_MAX_NOSNOOP_LAT_REG = ATTR[`PCIE40E5__PF0_LTR_CAP_MAX_NOSNOOP_LAT];
  PF0_LTR_CAP_MAX_SNOOP_LAT_REG = ATTR[`PCIE40E5__PF0_LTR_CAP_MAX_SNOOP_LAT];
  PF0_LTR_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_LTR_CAP_NEXTPTR];
  PF0_LTR_CAP_VER_REG = ATTR[`PCIE40E5__PF0_LTR_CAP_VER];
  PF0_MARGINING_CAP_ID_REG = ATTR[`PCIE40E5__PF0_MARGINING_CAP_ID];
  PF0_MARGINING_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_MARGINING_CAP_NEXTPTR];
  PF0_MARGINING_CAP_ON_REG = ATTR[`PCIE40E5__PF0_MARGINING_CAP_ON];
  PF0_MARGINING_CAP_VER_REG = ATTR[`PCIE40E5__PF0_MARGINING_CAP_VER];
  PF0_MARGINING_USES_DRVR_SW_REG = ATTR[`PCIE40E5__PF0_MARGINING_USES_DRVR_SW];
  PF0_MSIX_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_MSIX_CAP_NEXTPTR];
  PF0_MSIX_CAP_PBA_BIR_REG = ATTR[`PCIE40E5__PF0_MSIX_CAP_PBA_BIR];
  PF0_MSIX_CAP_PBA_OFFSET_REG = ATTR[`PCIE40E5__PF0_MSIX_CAP_PBA_OFFSET];
  PF0_MSIX_CAP_TABLE_BIR_REG = ATTR[`PCIE40E5__PF0_MSIX_CAP_TABLE_BIR];
  PF0_MSIX_CAP_TABLE_OFFSET_REG = ATTR[`PCIE40E5__PF0_MSIX_CAP_TABLE_OFFSET];
  PF0_MSIX_CAP_TABLE_SIZE_REG = ATTR[`PCIE40E5__PF0_MSIX_CAP_TABLE_SIZE];
  PF0_MSIX_VECTOR_COUNT_REG = ATTR[`PCIE40E5__PF0_MSIX_VECTOR_COUNT];
  PF0_MSI_CAP_MULTIMSGCAP_REG = ATTR[`PCIE40E5__PF0_MSI_CAP_MULTIMSGCAP];
  PF0_MSI_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_MSI_CAP_NEXTPTR];
  PF0_MSI_CAP_PERVECMASKCAP_REG = ATTR[`PCIE40E5__PF0_MSI_CAP_PERVECMASKCAP];
  PF0_PASID_CAP_EXEC_PERM_SUPP_REG = ATTR[`PCIE40E5__PF0_PASID_CAP_EXEC_PERM_SUPP];
  PF0_PASID_CAP_MAX_PASID_WIDTH_REG = ATTR[`PCIE40E5__PF0_PASID_CAP_MAX_PASID_WIDTH];
  PF0_PASID_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_PASID_CAP_NEXTPTR];
  PF0_PASID_CAP_ON_REG = ATTR[`PCIE40E5__PF0_PASID_CAP_ON];
  PF0_PASID_CAP_PRIVIL_MODE_SUPP_REG = ATTR[`PCIE40E5__PF0_PASID_CAP_PRIVIL_MODE_SUPP];
  PF0_PCIE_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_PCIE_CAP_NEXTPTR];
  PF0_PL16_CAP_ID_REG = ATTR[`PCIE40E5__PF0_PL16_CAP_ID];
  PF0_PL16_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_PL16_CAP_NEXTPTR];
  PF0_PL16_CAP_ON_REG = ATTR[`PCIE40E5__PF0_PL16_CAP_ON];
  PF0_PL16_CAP_VER_REG = ATTR[`PCIE40E5__PF0_PL16_CAP_VER];
  PF0_PM_CAP_ID_REG = ATTR[`PCIE40E5__PF0_PM_CAP_ID];
  PF0_PM_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_PM_CAP_NEXTPTR];
  PF0_PM_CAP_PMESUPPORT_D0_REG = ATTR[`PCIE40E5__PF0_PM_CAP_PMESUPPORT_D0];
  PF0_PM_CAP_PMESUPPORT_D1_REG = ATTR[`PCIE40E5__PF0_PM_CAP_PMESUPPORT_D1];
  PF0_PM_CAP_PMESUPPORT_D3COLD_REG = ATTR[`PCIE40E5__PF0_PM_CAP_PMESUPPORT_D3COLD];
  PF0_PM_CAP_PMESUPPORT_D3HOT_REG = ATTR[`PCIE40E5__PF0_PM_CAP_PMESUPPORT_D3HOT];
  PF0_PM_CAP_SUPP_D1_STATE_REG = ATTR[`PCIE40E5__PF0_PM_CAP_SUPP_D1_STATE];
  PF0_PM_CAP_VER_ID_REG = ATTR[`PCIE40E5__PF0_PM_CAP_VER_ID];
  PF0_PM_CSR_NOSOFTRESET_REG = ATTR[`PCIE40E5__PF0_PM_CSR_NOSOFTRESET];
  PF0_PRI_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_PRI_CAP_NEXTPTR];
  PF0_PRI_CAP_ON_REG = ATTR[`PCIE40E5__PF0_PRI_CAP_ON];
  PF0_PRI_OST_PR_CAPACITY_REG = ATTR[`PCIE40E5__PF0_PRI_OST_PR_CAPACITY];
  PF0_SECONDARY_PCIE_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_SECONDARY_PCIE_CAP_NEXTPTR];
  PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED_REG = ATTR[`PCIE40E5__PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED];
  PF0_SRIOV_BAR0_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF0_SRIOV_BAR0_APERTURE_SIZE];
  PF0_SRIOV_BAR0_CONTROL_REG = ATTR[`PCIE40E5__PF0_SRIOV_BAR0_CONTROL];
  PF0_SRIOV_BAR1_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF0_SRIOV_BAR1_APERTURE_SIZE];
  PF0_SRIOV_BAR1_CONTROL_REG = ATTR[`PCIE40E5__PF0_SRIOV_BAR1_CONTROL];
  PF0_SRIOV_BAR2_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF0_SRIOV_BAR2_APERTURE_SIZE];
  PF0_SRIOV_BAR2_CONTROL_REG = ATTR[`PCIE40E5__PF0_SRIOV_BAR2_CONTROL];
  PF0_SRIOV_BAR3_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF0_SRIOV_BAR3_APERTURE_SIZE];
  PF0_SRIOV_BAR3_CONTROL_REG = ATTR[`PCIE40E5__PF0_SRIOV_BAR3_CONTROL];
  PF0_SRIOV_BAR4_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF0_SRIOV_BAR4_APERTURE_SIZE];
  PF0_SRIOV_BAR4_CONTROL_REG = ATTR[`PCIE40E5__PF0_SRIOV_BAR4_CONTROL];
  PF0_SRIOV_BAR5_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF0_SRIOV_BAR5_APERTURE_SIZE];
  PF0_SRIOV_BAR5_CONTROL_REG = ATTR[`PCIE40E5__PF0_SRIOV_BAR5_CONTROL];
  PF0_SRIOV_CAP_INITIAL_VF_REG = ATTR[`PCIE40E5__PF0_SRIOV_CAP_INITIAL_VF];
  PF0_SRIOV_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_SRIOV_CAP_NEXTPTR];
  PF0_SRIOV_CAP_TOTAL_VF_REG = ATTR[`PCIE40E5__PF0_SRIOV_CAP_TOTAL_VF];
  PF0_SRIOV_CAP_VER_REG = ATTR[`PCIE40E5__PF0_SRIOV_CAP_VER];
  PF0_SRIOV_FIRST_VF_OFFSET_REG = ATTR[`PCIE40E5__PF0_SRIOV_FIRST_VF_OFFSET];
  PF0_SRIOV_FUNC_DEP_LINK_REG = ATTR[`PCIE40E5__PF0_SRIOV_FUNC_DEP_LINK];
  PF0_SRIOV_SUPPORTED_PAGE_SIZE_REG = ATTR[`PCIE40E5__PF0_SRIOV_SUPPORTED_PAGE_SIZE];
  PF0_SRIOV_VF_DEVICE_ID_REG = ATTR[`PCIE40E5__PF0_SRIOV_VF_DEVICE_ID];
  PF0_TPHR_CAP_DEV_SPECIFIC_MODE_REG = ATTR[`PCIE40E5__PF0_TPHR_CAP_DEV_SPECIFIC_MODE];
  PF0_TPHR_CAP_ENABLE_REG = ATTR[`PCIE40E5__PF0_TPHR_CAP_ENABLE];
  PF0_TPHR_CAP_INT_VEC_MODE_REG = ATTR[`PCIE40E5__PF0_TPHR_CAP_INT_VEC_MODE];
  PF0_TPHR_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_TPHR_CAP_NEXTPTR];
  PF0_TPHR_CAP_ST_MODE_SEL_REG = ATTR[`PCIE40E5__PF0_TPHR_CAP_ST_MODE_SEL];
  PF0_TPHR_CAP_ST_TABLE_LOC_REG = ATTR[`PCIE40E5__PF0_TPHR_CAP_ST_TABLE_LOC];
  PF0_TPHR_CAP_ST_TABLE_SIZE_REG = ATTR[`PCIE40E5__PF0_TPHR_CAP_ST_TABLE_SIZE];
  PF0_TPHR_CAP_VER_REG = ATTR[`PCIE40E5__PF0_TPHR_CAP_VER];
  PF0_VC_ARB_CAPABILITY_REG = ATTR[`PCIE40E5__PF0_VC_ARB_CAPABILITY];
  PF0_VC_ARB_TBL_OFFSET_REG = ATTR[`PCIE40E5__PF0_VC_ARB_TBL_OFFSET];
  PF0_VC_CAP_ENABLE_REG = ATTR[`PCIE40E5__PF0_VC_CAP_ENABLE];
  PF0_VC_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF0_VC_CAP_NEXTPTR];
  PF0_VC_CAP_VER_REG = ATTR[`PCIE40E5__PF0_VC_CAP_VER];
  PF0_VC_EXTENDED_COUNT_REG = ATTR[`PCIE40E5__PF0_VC_EXTENDED_COUNT];
  PF0_VC_LOW_PRIORITY_EXTENDED_COUNT_REG = ATTR[`PCIE40E5__PF0_VC_LOW_PRIORITY_EXTENDED_COUNT];
  PF1_AER_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF1_AER_CAP_NEXTPTR];
  PF1_ARI_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF1_ARI_CAP_NEXTPTR];
  PF1_ARI_CAP_NEXT_FUNC_REG = ATTR[`PCIE40E5__PF1_ARI_CAP_NEXT_FUNC];
  PF1_ATS_CAP_INV_QUEUE_DEPTH_REG = ATTR[`PCIE40E5__PF1_ATS_CAP_INV_QUEUE_DEPTH];
  PF1_ATS_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF1_ATS_CAP_NEXTPTR];
  PF1_ATS_CAP_ON_REG = ATTR[`PCIE40E5__PF1_ATS_CAP_ON];
  PF1_BAR0_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF1_BAR0_APERTURE_SIZE];
  PF1_BAR0_CONTROL_REG = ATTR[`PCIE40E5__PF1_BAR0_CONTROL];
  PF1_BAR1_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF1_BAR1_APERTURE_SIZE];
  PF1_BAR1_CONTROL_REG = ATTR[`PCIE40E5__PF1_BAR1_CONTROL];
  PF1_BAR2_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF1_BAR2_APERTURE_SIZE];
  PF1_BAR2_CONTROL_REG = ATTR[`PCIE40E5__PF1_BAR2_CONTROL];
  PF1_BAR3_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF1_BAR3_APERTURE_SIZE];
  PF1_BAR3_CONTROL_REG = ATTR[`PCIE40E5__PF1_BAR3_CONTROL];
  PF1_BAR4_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF1_BAR4_APERTURE_SIZE];
  PF1_BAR4_CONTROL_REG = ATTR[`PCIE40E5__PF1_BAR4_CONTROL];
  PF1_BAR5_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF1_BAR5_APERTURE_SIZE];
  PF1_BAR5_CONTROL_REG = ATTR[`PCIE40E5__PF1_BAR5_CONTROL];
  PF1_CAPABILITY_POINTER_REG = ATTR[`PCIE40E5__PF1_CAPABILITY_POINTER];
  PF1_CCIX_PDVSEC_CAP_ID_REG = ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_CAP_ID];
  PF1_CCIX_PDVSEC_CAP_LENGTH_REG = ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_CAP_LENGTH];
  PF1_CCIX_PDVSEC_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_CAP_NEXTPTR];
  PF1_CCIX_PDVSEC_CAP_REVISION_REG = ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_CAP_REVISION];
  PF1_CCIX_PDVSEC_CAP_VENDOR_ID_REG = ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_CAP_VENDOR_ID];
  PF1_CCIX_PDVSEC_PCR_SIZE_REG = ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_PCR_SIZE];
  PF1_CCIX_PDVSEC_PCR_START_ADDR_REG = ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_PCR_START_ADDR];
  PF1_CCIX_PDVSEC_PCSR_SIZE_REG = ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_PCSR_SIZE];
  PF1_CCIX_PDVSEC_PCSR_START_ADDR_REG = ATTR[`PCIE40E5__PF1_CCIX_PDVSEC_PCSR_START_ADDR];
  PF1_CLASS_CODE_REG = ATTR[`PCIE40E5__PF1_CLASS_CODE];
  PF1_DEV_CAP_MAX_PAYLOAD_SIZE_REG = ATTR[`PCIE40E5__PF1_DEV_CAP_MAX_PAYLOAD_SIZE];
  PF1_DLL_FEATURE_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF1_DLL_FEATURE_CAP_NEXTPTR];
  PF1_DSN_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF1_DSN_CAP_NEXTPTR];
  PF1_EXPANSION_ROM_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF1_EXPANSION_ROM_APERTURE_SIZE];
  PF1_EXPANSION_ROM_ENABLE_REG = ATTR[`PCIE40E5__PF1_EXPANSION_ROM_ENABLE];
  PF1_INTERRUPT_PIN_REG = ATTR[`PCIE40E5__PF1_INTERRUPT_PIN];
  PF1_MSIX_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF1_MSIX_CAP_NEXTPTR];
  PF1_MSIX_CAP_PBA_BIR_REG = ATTR[`PCIE40E5__PF1_MSIX_CAP_PBA_BIR];
  PF1_MSIX_CAP_PBA_OFFSET_REG = ATTR[`PCIE40E5__PF1_MSIX_CAP_PBA_OFFSET];
  PF1_MSIX_CAP_TABLE_BIR_REG = ATTR[`PCIE40E5__PF1_MSIX_CAP_TABLE_BIR];
  PF1_MSIX_CAP_TABLE_OFFSET_REG = ATTR[`PCIE40E5__PF1_MSIX_CAP_TABLE_OFFSET];
  PF1_MSIX_CAP_TABLE_SIZE_REG = ATTR[`PCIE40E5__PF1_MSIX_CAP_TABLE_SIZE];
  PF1_MSI_CAP_MULTIMSGCAP_REG = ATTR[`PCIE40E5__PF1_MSI_CAP_MULTIMSGCAP];
  PF1_MSI_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF1_MSI_CAP_NEXTPTR];
  PF1_MSI_CAP_PERVECMASKCAP_REG = ATTR[`PCIE40E5__PF1_MSI_CAP_PERVECMASKCAP];
  PF1_PASID_CAP_EXEC_PERM_SUPP_REG = ATTR[`PCIE40E5__PF1_PASID_CAP_EXEC_PERM_SUPP];
  PF1_PASID_CAP_MAX_PASID_WIDTH_REG = ATTR[`PCIE40E5__PF1_PASID_CAP_MAX_PASID_WIDTH];
  PF1_PASID_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF1_PASID_CAP_NEXTPTR];
  PF1_PASID_CAP_PRIVIL_MODE_SUPP_REG = ATTR[`PCIE40E5__PF1_PASID_CAP_PRIVIL_MODE_SUPP];
  PF1_PCIE_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF1_PCIE_CAP_NEXTPTR];
  PF1_PM_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF1_PM_CAP_NEXTPTR];
  PF1_PRI_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF1_PRI_CAP_NEXTPTR];
  PF1_PRI_CAP_ON_REG = ATTR[`PCIE40E5__PF1_PRI_CAP_ON];
  PF1_PRI_OST_PR_CAPACITY_REG = ATTR[`PCIE40E5__PF1_PRI_OST_PR_CAPACITY];
  PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED_REG = ATTR[`PCIE40E5__PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED];
  PF1_SRIOV_BAR0_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF1_SRIOV_BAR0_APERTURE_SIZE];
  PF1_SRIOV_BAR0_CONTROL_REG = ATTR[`PCIE40E5__PF1_SRIOV_BAR0_CONTROL];
  PF1_SRIOV_BAR1_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF1_SRIOV_BAR1_APERTURE_SIZE];
  PF1_SRIOV_BAR1_CONTROL_REG = ATTR[`PCIE40E5__PF1_SRIOV_BAR1_CONTROL];
  PF1_SRIOV_BAR2_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF1_SRIOV_BAR2_APERTURE_SIZE];
  PF1_SRIOV_BAR2_CONTROL_REG = ATTR[`PCIE40E5__PF1_SRIOV_BAR2_CONTROL];
  PF1_SRIOV_BAR3_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF1_SRIOV_BAR3_APERTURE_SIZE];
  PF1_SRIOV_BAR3_CONTROL_REG = ATTR[`PCIE40E5__PF1_SRIOV_BAR3_CONTROL];
  PF1_SRIOV_BAR4_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF1_SRIOV_BAR4_APERTURE_SIZE];
  PF1_SRIOV_BAR4_CONTROL_REG = ATTR[`PCIE40E5__PF1_SRIOV_BAR4_CONTROL];
  PF1_SRIOV_BAR5_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF1_SRIOV_BAR5_APERTURE_SIZE];
  PF1_SRIOV_BAR5_CONTROL_REG = ATTR[`PCIE40E5__PF1_SRIOV_BAR5_CONTROL];
  PF1_SRIOV_CAP_INITIAL_VF_REG = ATTR[`PCIE40E5__PF1_SRIOV_CAP_INITIAL_VF];
  PF1_SRIOV_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF1_SRIOV_CAP_NEXTPTR];
  PF1_SRIOV_CAP_TOTAL_VF_REG = ATTR[`PCIE40E5__PF1_SRIOV_CAP_TOTAL_VF];
  PF1_SRIOV_CAP_VER_REG = ATTR[`PCIE40E5__PF1_SRIOV_CAP_VER];
  PF1_SRIOV_FIRST_VF_OFFSET_REG = ATTR[`PCIE40E5__PF1_SRIOV_FIRST_VF_OFFSET];
  PF1_SRIOV_FUNC_DEP_LINK_REG = ATTR[`PCIE40E5__PF1_SRIOV_FUNC_DEP_LINK];
  PF1_SRIOV_SUPPORTED_PAGE_SIZE_REG = ATTR[`PCIE40E5__PF1_SRIOV_SUPPORTED_PAGE_SIZE];
  PF1_SRIOV_VF_DEVICE_ID_REG = ATTR[`PCIE40E5__PF1_SRIOV_VF_DEVICE_ID];
  PF1_TPHR_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF1_TPHR_CAP_NEXTPTR];
  PF1_TPHR_CAP_ST_MODE_SEL_REG = ATTR[`PCIE40E5__PF1_TPHR_CAP_ST_MODE_SEL];
  PF2_AER_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF2_AER_CAP_NEXTPTR];
  PF2_ARI_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF2_ARI_CAP_NEXTPTR];
  PF2_ARI_CAP_NEXT_FUNC_REG = ATTR[`PCIE40E5__PF2_ARI_CAP_NEXT_FUNC];
  PF2_ATS_CAP_INV_QUEUE_DEPTH_REG = ATTR[`PCIE40E5__PF2_ATS_CAP_INV_QUEUE_DEPTH];
  PF2_ATS_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF2_ATS_CAP_NEXTPTR];
  PF2_ATS_CAP_ON_REG = ATTR[`PCIE40E5__PF2_ATS_CAP_ON];
  PF2_BAR0_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF2_BAR0_APERTURE_SIZE];
  PF2_BAR0_CONTROL_REG = ATTR[`PCIE40E5__PF2_BAR0_CONTROL];
  PF2_BAR1_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF2_BAR1_APERTURE_SIZE];
  PF2_BAR1_CONTROL_REG = ATTR[`PCIE40E5__PF2_BAR1_CONTROL];
  PF2_BAR2_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF2_BAR2_APERTURE_SIZE];
  PF2_BAR2_CONTROL_REG = ATTR[`PCIE40E5__PF2_BAR2_CONTROL];
  PF2_BAR3_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF2_BAR3_APERTURE_SIZE];
  PF2_BAR3_CONTROL_REG = ATTR[`PCIE40E5__PF2_BAR3_CONTROL];
  PF2_BAR4_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF2_BAR4_APERTURE_SIZE];
  PF2_BAR4_CONTROL_REG = ATTR[`PCIE40E5__PF2_BAR4_CONTROL];
  PF2_BAR5_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF2_BAR5_APERTURE_SIZE];
  PF2_BAR5_CONTROL_REG = ATTR[`PCIE40E5__PF2_BAR5_CONTROL];
  PF2_CAPABILITY_POINTER_REG = ATTR[`PCIE40E5__PF2_CAPABILITY_POINTER];
  PF2_CLASS_CODE_REG = ATTR[`PCIE40E5__PF2_CLASS_CODE];
  PF2_DEV_CAP_MAX_PAYLOAD_SIZE_REG = ATTR[`PCIE40E5__PF2_DEV_CAP_MAX_PAYLOAD_SIZE];
  PF2_DLL_FEATURE_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF2_DLL_FEATURE_CAP_NEXTPTR];
  PF2_DSN_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF2_DSN_CAP_NEXTPTR];
  PF2_EXPANSION_ROM_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF2_EXPANSION_ROM_APERTURE_SIZE];
  PF2_EXPANSION_ROM_ENABLE_REG = ATTR[`PCIE40E5__PF2_EXPANSION_ROM_ENABLE];
  PF2_INTERRUPT_PIN_REG = ATTR[`PCIE40E5__PF2_INTERRUPT_PIN];
  PF2_MSIX_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF2_MSIX_CAP_NEXTPTR];
  PF2_MSIX_CAP_PBA_BIR_REG = ATTR[`PCIE40E5__PF2_MSIX_CAP_PBA_BIR];
  PF2_MSIX_CAP_PBA_OFFSET_REG = ATTR[`PCIE40E5__PF2_MSIX_CAP_PBA_OFFSET];
  PF2_MSIX_CAP_TABLE_BIR_REG = ATTR[`PCIE40E5__PF2_MSIX_CAP_TABLE_BIR];
  PF2_MSIX_CAP_TABLE_OFFSET_REG = ATTR[`PCIE40E5__PF2_MSIX_CAP_TABLE_OFFSET];
  PF2_MSIX_CAP_TABLE_SIZE_REG = ATTR[`PCIE40E5__PF2_MSIX_CAP_TABLE_SIZE];
  PF2_MSI_CAP_MULTIMSGCAP_REG = ATTR[`PCIE40E5__PF2_MSI_CAP_MULTIMSGCAP];
  PF2_MSI_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF2_MSI_CAP_NEXTPTR];
  PF2_MSI_CAP_PERVECMASKCAP_REG = ATTR[`PCIE40E5__PF2_MSI_CAP_PERVECMASKCAP];
  PF2_PASID_CAP_EXEC_PERM_SUPP_REG = ATTR[`PCIE40E5__PF2_PASID_CAP_EXEC_PERM_SUPP];
  PF2_PASID_CAP_MAX_PASID_WIDTH_REG = ATTR[`PCIE40E5__PF2_PASID_CAP_MAX_PASID_WIDTH];
  PF2_PASID_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF2_PASID_CAP_NEXTPTR];
  PF2_PASID_CAP_PRIVIL_MODE_SUPP_REG = ATTR[`PCIE40E5__PF2_PASID_CAP_PRIVIL_MODE_SUPP];
  PF2_PCIE_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF2_PCIE_CAP_NEXTPTR];
  PF2_PM_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF2_PM_CAP_NEXTPTR];
  PF2_PRI_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF2_PRI_CAP_NEXTPTR];
  PF2_PRI_CAP_ON_REG = ATTR[`PCIE40E5__PF2_PRI_CAP_ON];
  PF2_PRI_OST_PR_CAPACITY_REG = ATTR[`PCIE40E5__PF2_PRI_OST_PR_CAPACITY];
  PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED_REG = ATTR[`PCIE40E5__PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED];
  PF2_SRIOV_BAR0_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF2_SRIOV_BAR0_APERTURE_SIZE];
  PF2_SRIOV_BAR0_CONTROL_REG = ATTR[`PCIE40E5__PF2_SRIOV_BAR0_CONTROL];
  PF2_SRIOV_BAR1_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF2_SRIOV_BAR1_APERTURE_SIZE];
  PF2_SRIOV_BAR1_CONTROL_REG = ATTR[`PCIE40E5__PF2_SRIOV_BAR1_CONTROL];
  PF2_SRIOV_BAR2_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF2_SRIOV_BAR2_APERTURE_SIZE];
  PF2_SRIOV_BAR2_CONTROL_REG = ATTR[`PCIE40E5__PF2_SRIOV_BAR2_CONTROL];
  PF2_SRIOV_BAR3_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF2_SRIOV_BAR3_APERTURE_SIZE];
  PF2_SRIOV_BAR3_CONTROL_REG = ATTR[`PCIE40E5__PF2_SRIOV_BAR3_CONTROL];
  PF2_SRIOV_BAR4_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF2_SRIOV_BAR4_APERTURE_SIZE];
  PF2_SRIOV_BAR4_CONTROL_REG = ATTR[`PCIE40E5__PF2_SRIOV_BAR4_CONTROL];
  PF2_SRIOV_BAR5_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF2_SRIOV_BAR5_APERTURE_SIZE];
  PF2_SRIOV_BAR5_CONTROL_REG = ATTR[`PCIE40E5__PF2_SRIOV_BAR5_CONTROL];
  PF2_SRIOV_CAP_INITIAL_VF_REG = ATTR[`PCIE40E5__PF2_SRIOV_CAP_INITIAL_VF];
  PF2_SRIOV_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF2_SRIOV_CAP_NEXTPTR];
  PF2_SRIOV_CAP_TOTAL_VF_REG = ATTR[`PCIE40E5__PF2_SRIOV_CAP_TOTAL_VF];
  PF2_SRIOV_CAP_VER_REG = ATTR[`PCIE40E5__PF2_SRIOV_CAP_VER];
  PF2_SRIOV_FIRST_VF_OFFSET_REG = ATTR[`PCIE40E5__PF2_SRIOV_FIRST_VF_OFFSET];
  PF2_SRIOV_FUNC_DEP_LINK_REG = ATTR[`PCIE40E5__PF2_SRIOV_FUNC_DEP_LINK];
  PF2_SRIOV_SUPPORTED_PAGE_SIZE_REG = ATTR[`PCIE40E5__PF2_SRIOV_SUPPORTED_PAGE_SIZE];
  PF2_SRIOV_VF_DEVICE_ID_REG = ATTR[`PCIE40E5__PF2_SRIOV_VF_DEVICE_ID];
  PF2_TPHR_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF2_TPHR_CAP_NEXTPTR];
  PF2_TPHR_CAP_ST_MODE_SEL_REG = ATTR[`PCIE40E5__PF2_TPHR_CAP_ST_MODE_SEL];
  PF3_AER_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF3_AER_CAP_NEXTPTR];
  PF3_ARI_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF3_ARI_CAP_NEXTPTR];
  PF3_ARI_CAP_NEXT_FUNC_REG = ATTR[`PCIE40E5__PF3_ARI_CAP_NEXT_FUNC];
  PF3_ATS_CAP_INV_QUEUE_DEPTH_REG = ATTR[`PCIE40E5__PF3_ATS_CAP_INV_QUEUE_DEPTH];
  PF3_ATS_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF3_ATS_CAP_NEXTPTR];
  PF3_ATS_CAP_ON_REG = ATTR[`PCIE40E5__PF3_ATS_CAP_ON];
  PF3_BAR0_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF3_BAR0_APERTURE_SIZE];
  PF3_BAR0_CONTROL_REG = ATTR[`PCIE40E5__PF3_BAR0_CONTROL];
  PF3_BAR1_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF3_BAR1_APERTURE_SIZE];
  PF3_BAR1_CONTROL_REG = ATTR[`PCIE40E5__PF3_BAR1_CONTROL];
  PF3_BAR2_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF3_BAR2_APERTURE_SIZE];
  PF3_BAR2_CONTROL_REG = ATTR[`PCIE40E5__PF3_BAR2_CONTROL];
  PF3_BAR3_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF3_BAR3_APERTURE_SIZE];
  PF3_BAR3_CONTROL_REG = ATTR[`PCIE40E5__PF3_BAR3_CONTROL];
  PF3_BAR4_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF3_BAR4_APERTURE_SIZE];
  PF3_BAR4_CONTROL_REG = ATTR[`PCIE40E5__PF3_BAR4_CONTROL];
  PF3_BAR5_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF3_BAR5_APERTURE_SIZE];
  PF3_BAR5_CONTROL_REG = ATTR[`PCIE40E5__PF3_BAR5_CONTROL];
  PF3_CAPABILITY_POINTER_REG = ATTR[`PCIE40E5__PF3_CAPABILITY_POINTER];
  PF3_CLASS_CODE_REG = ATTR[`PCIE40E5__PF3_CLASS_CODE];
  PF3_DEV_CAP_MAX_PAYLOAD_SIZE_REG = ATTR[`PCIE40E5__PF3_DEV_CAP_MAX_PAYLOAD_SIZE];
  PF3_DLL_FEATURE_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF3_DLL_FEATURE_CAP_NEXTPTR];
  PF3_DSN_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF3_DSN_CAP_NEXTPTR];
  PF3_EXPANSION_ROM_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF3_EXPANSION_ROM_APERTURE_SIZE];
  PF3_EXPANSION_ROM_ENABLE_REG = ATTR[`PCIE40E5__PF3_EXPANSION_ROM_ENABLE];
  PF3_INTERRUPT_PIN_REG = ATTR[`PCIE40E5__PF3_INTERRUPT_PIN];
  PF3_MSIX_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF3_MSIX_CAP_NEXTPTR];
  PF3_MSIX_CAP_PBA_BIR_REG = ATTR[`PCIE40E5__PF3_MSIX_CAP_PBA_BIR];
  PF3_MSIX_CAP_PBA_OFFSET_REG = ATTR[`PCIE40E5__PF3_MSIX_CAP_PBA_OFFSET];
  PF3_MSIX_CAP_TABLE_BIR_REG = ATTR[`PCIE40E5__PF3_MSIX_CAP_TABLE_BIR];
  PF3_MSIX_CAP_TABLE_OFFSET_REG = ATTR[`PCIE40E5__PF3_MSIX_CAP_TABLE_OFFSET];
  PF3_MSIX_CAP_TABLE_SIZE_REG = ATTR[`PCIE40E5__PF3_MSIX_CAP_TABLE_SIZE];
  PF3_MSI_CAP_MULTIMSGCAP_REG = ATTR[`PCIE40E5__PF3_MSI_CAP_MULTIMSGCAP];
  PF3_MSI_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF3_MSI_CAP_NEXTPTR];
  PF3_MSI_CAP_PERVECMASKCAP_REG = ATTR[`PCIE40E5__PF3_MSI_CAP_PERVECMASKCAP];
  PF3_PASID_CAP_EXEC_PERM_SUPP_REG = ATTR[`PCIE40E5__PF3_PASID_CAP_EXEC_PERM_SUPP];
  PF3_PASID_CAP_MAX_PASID_WIDTH_REG = ATTR[`PCIE40E5__PF3_PASID_CAP_MAX_PASID_WIDTH];
  PF3_PASID_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF3_PASID_CAP_NEXTPTR];
  PF3_PASID_CAP_PRIVIL_MODE_SUPP_REG = ATTR[`PCIE40E5__PF3_PASID_CAP_PRIVIL_MODE_SUPP];
  PF3_PCIE_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF3_PCIE_CAP_NEXTPTR];
  PF3_PM_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF3_PM_CAP_NEXTPTR];
  PF3_PRI_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF3_PRI_CAP_NEXTPTR];
  PF3_PRI_CAP_ON_REG = ATTR[`PCIE40E5__PF3_PRI_CAP_ON];
  PF3_PRI_OST_PR_CAPACITY_REG = ATTR[`PCIE40E5__PF3_PRI_OST_PR_CAPACITY];
  PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED_REG = ATTR[`PCIE40E5__PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED];
  PF3_SRIOV_BAR0_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF3_SRIOV_BAR0_APERTURE_SIZE];
  PF3_SRIOV_BAR0_CONTROL_REG = ATTR[`PCIE40E5__PF3_SRIOV_BAR0_CONTROL];
  PF3_SRIOV_BAR1_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF3_SRIOV_BAR1_APERTURE_SIZE];
  PF3_SRIOV_BAR1_CONTROL_REG = ATTR[`PCIE40E5__PF3_SRIOV_BAR1_CONTROL];
  PF3_SRIOV_BAR2_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF3_SRIOV_BAR2_APERTURE_SIZE];
  PF3_SRIOV_BAR2_CONTROL_REG = ATTR[`PCIE40E5__PF3_SRIOV_BAR2_CONTROL];
  PF3_SRIOV_BAR3_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF3_SRIOV_BAR3_APERTURE_SIZE];
  PF3_SRIOV_BAR3_CONTROL_REG = ATTR[`PCIE40E5__PF3_SRIOV_BAR3_CONTROL];
  PF3_SRIOV_BAR4_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF3_SRIOV_BAR4_APERTURE_SIZE];
  PF3_SRIOV_BAR4_CONTROL_REG = ATTR[`PCIE40E5__PF3_SRIOV_BAR4_CONTROL];
  PF3_SRIOV_BAR5_APERTURE_SIZE_REG = ATTR[`PCIE40E5__PF3_SRIOV_BAR5_APERTURE_SIZE];
  PF3_SRIOV_BAR5_CONTROL_REG = ATTR[`PCIE40E5__PF3_SRIOV_BAR5_CONTROL];
  PF3_SRIOV_CAP_INITIAL_VF_REG = ATTR[`PCIE40E5__PF3_SRIOV_CAP_INITIAL_VF];
  PF3_SRIOV_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF3_SRIOV_CAP_NEXTPTR];
  PF3_SRIOV_CAP_TOTAL_VF_REG = ATTR[`PCIE40E5__PF3_SRIOV_CAP_TOTAL_VF];
  PF3_SRIOV_CAP_VER_REG = ATTR[`PCIE40E5__PF3_SRIOV_CAP_VER];
  PF3_SRIOV_FIRST_VF_OFFSET_REG = ATTR[`PCIE40E5__PF3_SRIOV_FIRST_VF_OFFSET];
  PF3_SRIOV_FUNC_DEP_LINK_REG = ATTR[`PCIE40E5__PF3_SRIOV_FUNC_DEP_LINK];
  PF3_SRIOV_SUPPORTED_PAGE_SIZE_REG = ATTR[`PCIE40E5__PF3_SRIOV_SUPPORTED_PAGE_SIZE];
  PF3_SRIOV_VF_DEVICE_ID_REG = ATTR[`PCIE40E5__PF3_SRIOV_VF_DEVICE_ID];
  PF3_TPHR_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__PF3_TPHR_CAP_NEXTPTR];
  PF3_TPHR_CAP_ST_MODE_SEL_REG = ATTR[`PCIE40E5__PF3_TPHR_CAP_ST_MODE_SEL];
  PL_CCIX_ESM_CALIBRATION_TIMEOUT_REG = ATTR[`PCIE40E5__PL_CCIX_ESM_CALIBRATION_TIMEOUT];
  PL_CCIX_ESM_EXTENDED_EQ_TIMEOUT_REG = ATTR[`PCIE40E5__PL_CCIX_ESM_EXTENDED_EQ_TIMEOUT];
  PL_CFG_STATE_ROBUSTNESS_ENABLE_REG = ATTR[`PCIE40E5__PL_CFG_STATE_ROBUSTNESS_ENABLE];
  PL_CTRL_SKP_GEN_ENABLE_REG = ATTR[`PCIE40E5__PL_CTRL_SKP_GEN_ENABLE];
  PL_CTRL_SKP_PARITY_AND_CRC_CHECK_DISABLE_REG = ATTR[`PCIE40E5__PL_CTRL_SKP_PARITY_AND_CRC_CHECK_DISABLE];
  PL_DEEMPH_SOURCE_SELECT_REG = ATTR[`PCIE40E5__PL_DEEMPH_SOURCE_SELECT];
  PL_DESKEW_ON_SKIP_IN_GEN12_REG = ATTR[`PCIE40E5__PL_DESKEW_ON_SKIP_IN_GEN12];
  PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3_REG = ATTR[`PCIE40E5__PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3];
  PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4_REG = ATTR[`PCIE40E5__PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4];
  PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2_REG = ATTR[`PCIE40E5__PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2];
  PL_DISABLE_DC_BALANCE_REG = ATTR[`PCIE40E5__PL_DISABLE_DC_BALANCE];
  PL_DISABLE_EI_INFER_IN_L0_REG = ATTR[`PCIE40E5__PL_DISABLE_EI_INFER_IN_L0];
  PL_DISABLE_LANE_REVERSAL_REG = ATTR[`PCIE40E5__PL_DISABLE_LANE_REVERSAL];
  PL_DISABLE_LFSR_UPDATE_ON_SKP_REG = ATTR[`PCIE40E5__PL_DISABLE_LFSR_UPDATE_ON_SKP];
  PL_DISABLE_RETRAIN_ON_EB_ERROR_REG = ATTR[`PCIE40E5__PL_DISABLE_RETRAIN_ON_EB_ERROR];
  PL_DISABLE_RETRAIN_ON_FRAMING_ERROR_REG = ATTR[`PCIE40E5__PL_DISABLE_RETRAIN_ON_FRAMING_ERROR];
  PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR_REG = ATTR[`PCIE40E5__PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR];
  PL_DISABLE_UPCONFIG_CAPABLE_REG = ATTR[`PCIE40E5__PL_DISABLE_UPCONFIG_CAPABLE];
  PL_ENABLE_CCIX_EDR_REACH_MODE_REG = ATTR[`PCIE40E5__PL_ENABLE_CCIX_EDR_REACH_MODE];
  PL_ENABLE_CCIX_EDR_REG = ATTR[`PCIE40E5__PL_ENABLE_CCIX_EDR];
  PL_EQ_ADAPT_DISABLE_COEFF_CHECK_REG = ATTR[`PCIE40E5__PL_EQ_ADAPT_DISABLE_COEFF_CHECK];
  PL_EQ_ADAPT_DISABLE_PRESET_CHECK_REG = ATTR[`PCIE40E5__PL_EQ_ADAPT_DISABLE_PRESET_CHECK];
  PL_EQ_ADAPT_ITER_COUNT_REG = ATTR[`PCIE40E5__PL_EQ_ADAPT_ITER_COUNT];
  PL_EQ_ADAPT_REJECT_RETRY_COUNT_REG = ATTR[`PCIE40E5__PL_EQ_ADAPT_REJECT_RETRY_COUNT];
  PL_EQ_BYPASS_PHASE23_REG = ATTR[`PCIE40E5__PL_EQ_BYPASS_PHASE23];
  PL_EQ_DEFAULT_CCIX_EDR_TX_PRESET_REG = ATTR[`PCIE40E5__PL_EQ_DEFAULT_CCIX_EDR_TX_PRESET];
  PL_EQ_DEFAULT_RX_PRESET_HINT_REG = ATTR[`PCIE40E5__PL_EQ_DEFAULT_RX_PRESET_HINT];
  PL_EQ_DEFAULT_TX_PRESET_REG = ATTR[`PCIE40E5__PL_EQ_DEFAULT_TX_PRESET];
  PL_EQ_DISABLE_MISMATCH_CHECK_REG = ATTR[`PCIE40E5__PL_EQ_DISABLE_MISMATCH_CHECK];
  PL_EQ_FS_REG = ATTR[`PCIE40E5__PL_EQ_FS];
  PL_EQ_LF_REG = ATTR[`PCIE40E5__PL_EQ_LF];
  PL_EQ_LP_TXPRESET2_REG = ATTR[`PCIE40E5__PL_EQ_LP_TXPRESET2];
  PL_EQ_LP_TXPRESET_REG = ATTR[`PCIE40E5__PL_EQ_LP_TXPRESET];
  PL_EQ_RX_ADAPTATION_MODE_REG = ATTR[`PCIE40E5__PL_EQ_RX_ADAPTATION_MODE];
  PL_EQ_RX_ADAPT_EQ_PHASE0_REG = ATTR[`PCIE40E5__PL_EQ_RX_ADAPT_EQ_PHASE0];
  PL_EQ_RX_ADAPT_EQ_PHASE1_REG = ATTR[`PCIE40E5__PL_EQ_RX_ADAPT_EQ_PHASE1];
  PL_EQ_RX_ADAPT_SIM_ENABLE_REG = ATTR[`PCIE40E5__PL_EQ_RX_ADAPT_SIM_ENABLE];
  PL_EQ_RX_ADAPT_TIMER_REG = ATTR[`PCIE40E5__PL_EQ_RX_ADAPT_TIMER];
  PL_EQ_RX_ADAPT_TIMER_SIM_REG = ATTR[`PCIE40E5__PL_EQ_RX_ADAPT_TIMER_SIM];
  PL_EQ_RX_ADV_EQ_PER_DATA_RATE_ENABLE_REG = ATTR[`PCIE40E5__PL_EQ_RX_ADV_EQ_PER_DATA_RATE_ENABLE];
  PL_EQ_SHORT_ADAPT_PHASE_REG = ATTR[`PCIE40E5__PL_EQ_SHORT_ADAPT_PHASE];
  PL_EQ_TX_8G_EQ_TS2_ENABLE_REG = ATTR[`PCIE40E5__PL_EQ_TX_8G_EQ_TS2_ENABLE];
  PL_EQ_TX_MAINCUR_0_REG = ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_0];
  PL_EQ_TX_MAINCUR_1_REG = ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_1];
  PL_EQ_TX_MAINCUR_2_REG = ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_2];
  PL_EQ_TX_MAINCUR_3_REG = ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_3];
  PL_EQ_TX_MAINCUR_4_REG = ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_4];
  PL_EQ_TX_MAINCUR_5_REG = ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_5];
  PL_EQ_TX_MAINCUR_6_REG = ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_6];
  PL_EQ_TX_MAINCUR_7_REG = ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_7];
  PL_EQ_TX_MAINCUR_8_REG = ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_8];
  PL_EQ_TX_MAINCUR_9_REG = ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_9];
  PL_EQ_TX_MAINCUR_A_REG = ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_A];
  PL_EQ_TX_MAINCUR_B_REG = ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_B];
  PL_EQ_TX_MAINCUR_C_REG = ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_C];
  PL_EQ_TX_MAINCUR_D_REG = ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_D];
  PL_EQ_TX_MAINCUR_E_REG = ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_E];
  PL_EQ_TX_MAINCUR_F_REG = ATTR[`PCIE40E5__PL_EQ_TX_MAINCUR_F];
  PL_EQ_TX_POSTCUR_0_REG = ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_0];
  PL_EQ_TX_POSTCUR_1_REG = ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_1];
  PL_EQ_TX_POSTCUR_2_REG = ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_2];
  PL_EQ_TX_POSTCUR_3_REG = ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_3];
  PL_EQ_TX_POSTCUR_4_REG = ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_4];
  PL_EQ_TX_POSTCUR_5_REG = ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_5];
  PL_EQ_TX_POSTCUR_6_REG = ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_6];
  PL_EQ_TX_POSTCUR_7_REG = ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_7];
  PL_EQ_TX_POSTCUR_8_REG = ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_8];
  PL_EQ_TX_POSTCUR_9_REG = ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_9];
  PL_EQ_TX_POSTCUR_A_REG = ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_A];
  PL_EQ_TX_POSTCUR_B_REG = ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_B];
  PL_EQ_TX_POSTCUR_C_REG = ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_C];
  PL_EQ_TX_POSTCUR_D_REG = ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_D];
  PL_EQ_TX_POSTCUR_E_REG = ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_E];
  PL_EQ_TX_POSTCUR_F_REG = ATTR[`PCIE40E5__PL_EQ_TX_POSTCUR_F];
  PL_EQ_TX_PRECUR_0_REG = ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_0];
  PL_EQ_TX_PRECUR_1_REG = ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_1];
  PL_EQ_TX_PRECUR_2_REG = ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_2];
  PL_EQ_TX_PRECUR_3_REG = ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_3];
  PL_EQ_TX_PRECUR_4_REG = ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_4];
  PL_EQ_TX_PRECUR_5_REG = ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_5];
  PL_EQ_TX_PRECUR_6_REG = ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_6];
  PL_EQ_TX_PRECUR_7_REG = ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_7];
  PL_EQ_TX_PRECUR_8_REG = ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_8];
  PL_EQ_TX_PRECUR_9_REG = ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_9];
  PL_EQ_TX_PRECUR_A_REG = ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_A];
  PL_EQ_TX_PRECUR_B_REG = ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_B];
  PL_EQ_TX_PRECUR_C_REG = ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_C];
  PL_EQ_TX_PRECUR_D_REG = ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_D];
  PL_EQ_TX_PRECUR_E_REG = ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_E];
  PL_EQ_TX_PRECUR_F_REG = ATTR[`PCIE40E5__PL_EQ_TX_PRECUR_F];
  PL_EXIT_LOOPBACK_ON_EI_ENTRY_REG = ATTR[`PCIE40E5__PL_EXIT_LOOPBACK_ON_EI_ENTRY];
  PL_INFER_EI_DISABLE_LPBK_ACTIVE_REG = ATTR[`PCIE40E5__PL_INFER_EI_DISABLE_LPBK_ACTIVE];
  PL_INFER_EI_DISABLE_REC_RC_REG = ATTR[`PCIE40E5__PL_INFER_EI_DISABLE_REC_RC];
  PL_INFER_EI_DISABLE_REC_SPD_REG = ATTR[`PCIE40E5__PL_INFER_EI_DISABLE_REC_SPD];
  PL_LANE0_CCIX_EDR_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE0_CCIX_EDR_EQ_CONTROL];
  PL_LANE0_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE0_EQ_CONTROL];
  PL_LANE10_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE10_EQ_CONTROL];
  PL_LANE11_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE11_EQ_CONTROL];
  PL_LANE12_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE12_EQ_CONTROL];
  PL_LANE13_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE13_EQ_CONTROL];
  PL_LANE14_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE14_EQ_CONTROL];
  PL_LANE15_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE15_EQ_CONTROL];
  PL_LANE1_CCIX_EDR_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE1_CCIX_EDR_EQ_CONTROL];
  PL_LANE1_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE1_EQ_CONTROL];
  PL_LANE2_CCIX_EDR_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE2_CCIX_EDR_EQ_CONTROL];
  PL_LANE2_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE2_EQ_CONTROL];
  PL_LANE3_CCIX_EDR_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE3_CCIX_EDR_EQ_CONTROL];
  PL_LANE3_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE3_EQ_CONTROL];
  PL_LANE4_CCIX_EDR_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE4_CCIX_EDR_EQ_CONTROL];
  PL_LANE4_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE4_EQ_CONTROL];
  PL_LANE5_CCIX_EDR_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE5_CCIX_EDR_EQ_CONTROL];
  PL_LANE5_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE5_EQ_CONTROL];
  PL_LANE6_CCIX_EDR_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE6_CCIX_EDR_EQ_CONTROL];
  PL_LANE6_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE6_EQ_CONTROL];
  PL_LANE7_CCIX_EDR_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE7_CCIX_EDR_EQ_CONTROL];
  PL_LANE7_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE7_EQ_CONTROL];
  PL_LANE8_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE8_EQ_CONTROL];
  PL_LANE9_EQ_CONTROL_REG = ATTR[`PCIE40E5__PL_LANE9_EQ_CONTROL];
  PL_LINK_CAP_MAX_LINK_SPEED_REG = ATTR[`PCIE40E5__PL_LINK_CAP_MAX_LINK_SPEED];
  PL_LINK_CAP_MAX_LINK_WIDTH_REG = ATTR[`PCIE40E5__PL_LINK_CAP_MAX_LINK_WIDTH];
  PL_N_FTS_REG = ATTR[`PCIE40E5__PL_N_FTS];
  PL_QUIESCE_GUARANTEE_DISABLE_REG = ATTR[`PCIE40E5__PL_QUIESCE_GUARANTEE_DISABLE];
  PL_RECALIBRATION_NEEDED_ON_ESM_RATE01_PROGRAMMING_CHANGE_REG = ATTR[`PCIE40E5__PL_RECALIBRATION_NEEDED_ON_ESM_RATE01_PROGRAMMING_CHANGE];
  PL_REDO_EQ_SOURCE_SELECT_REG = ATTR[`PCIE40E5__PL_REDO_EQ_SOURCE_SELECT];
  PL_REPORT_ALL_PHY_ERRORS_REG = ATTR[`PCIE40E5__PL_REPORT_ALL_PHY_ERRORS];
  PL_RETIMER_PRESENCE_DETECTION_SUPPORTED_REG = ATTR[`PCIE40E5__PL_RETIMER_PRESENCE_DETECTION_SUPPORTED];
  PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS_REG = ATTR[`PCIE40E5__PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS];
  PL_RX_ADAPT_TIMER_CLWS_GEN3_REG = ATTR[`PCIE40E5__PL_RX_ADAPT_TIMER_CLWS_GEN3];
  PL_RX_ADAPT_TIMER_CLWS_GEN4_REG = ATTR[`PCIE40E5__PL_RX_ADAPT_TIMER_CLWS_GEN4];
  PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS_REG = ATTR[`PCIE40E5__PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS];
  PL_RX_ADAPT_TIMER_RRL_GEN3_REG = ATTR[`PCIE40E5__PL_RX_ADAPT_TIMER_RRL_GEN3];
  PL_RX_ADAPT_TIMER_RRL_GEN4_REG = ATTR[`PCIE40E5__PL_RX_ADAPT_TIMER_RRL_GEN4];
  PL_RX_L0S_EXIT_TO_RECOVERY_REG = ATTR[`PCIE40E5__PL_RX_L0S_EXIT_TO_RECOVERY];
  PL_SELF_TRAIN_REG = ATTR[`PCIE40E5__PL_SELF_TRAIN];
  PL_SIM_FAST_LINK_TRAINING_REG = ATTR[`PCIE40E5__PL_SIM_FAST_LINK_TRAINING];
  PL_SRIS_ENABLE_REG = ATTR[`PCIE40E5__PL_SRIS_ENABLE];
  PL_SRIS_SKPOS_GEN_SPD_VEC_REG = ATTR[`PCIE40E5__PL_SRIS_SKPOS_GEN_SPD_VEC];
  PL_SRIS_SKPOS_REC_SPD_VEC_REG = ATTR[`PCIE40E5__PL_SRIS_SKPOS_REC_SPD_VEC];
  PL_TWO_RETIMER_PRESENCE_DETECTION_SUPPORTED_REG = ATTR[`PCIE40E5__PL_TWO_RETIMER_PRESENCE_DETECTION_SUPPORTED];
  PL_UPSTREAM_FACING_REG = ATTR[`PCIE40E5__PL_UPSTREAM_FACING];
  PL_USER_SPARE2_REG = ATTR[`PCIE40E5__PL_USER_SPARE2];
  PL_USER_SPARE3_REG = ATTR[`PCIE40E5__PL_USER_SPARE3];
  PL_USER_SPARE_REG = ATTR[`PCIE40E5__PL_USER_SPARE];
  PM_ASPML0S_TIMEOUT_REG = ATTR[`PCIE40E5__PM_ASPML0S_TIMEOUT];
  PM_ASPML1_ENTRY_DELAY_REG = ATTR[`PCIE40E5__PM_ASPML1_ENTRY_DELAY];
  PM_ENABLE_L23_ENTRY_REG = ATTR[`PCIE40E5__PM_ENABLE_L23_ENTRY];
  PM_ENABLE_SLOT_POWER_CAPTURE_REG = ATTR[`PCIE40E5__PM_ENABLE_SLOT_POWER_CAPTURE];
  PM_L1_REENTRY_DELAY_REG = ATTR[`PCIE40E5__PM_L1_REENTRY_DELAY];
  PM_PME_TURNOFF_ACK_DELAY_REG = ATTR[`PCIE40E5__PM_PME_TURNOFF_ACK_DELAY];
  ROOT_CAP_CRS_SW_VISIBILITY_REG = ATTR[`PCIE40E5__ROOT_CAP_CRS_SW_VISIBILITY];
  SIM_DEVICE_REG = ATTR[`PCIE40E5__SIM_DEVICE];
  SPARE_BIT0_REG = ATTR[`PCIE40E5__SPARE_BIT0];
  SPARE_BIT1_REG = ATTR[`PCIE40E5__SPARE_BIT1];
  SPARE_BIT2_REG = ATTR[`PCIE40E5__SPARE_BIT2];
  SPARE_BIT3_REG = ATTR[`PCIE40E5__SPARE_BIT3];
  SPARE_BIT4_REG = ATTR[`PCIE40E5__SPARE_BIT4];
  SPARE_BIT5_REG = ATTR[`PCIE40E5__SPARE_BIT5];
  SPARE_BIT6_REG = ATTR[`PCIE40E5__SPARE_BIT6];
  SPARE_BIT7_REG = ATTR[`PCIE40E5__SPARE_BIT7];
  SPARE_BIT8_REG = ATTR[`PCIE40E5__SPARE_BIT8];
  SPARE_BYTE0_REG = ATTR[`PCIE40E5__SPARE_BYTE0];
  SPARE_BYTE1_REG = ATTR[`PCIE40E5__SPARE_BYTE1];
  SPARE_BYTE2_REG = ATTR[`PCIE40E5__SPARE_BYTE2];
  SPARE_BYTE3_REG = ATTR[`PCIE40E5__SPARE_BYTE3];
  SPARE_WORD0_REG = ATTR[`PCIE40E5__SPARE_WORD0];
  SPARE_WORD1_REG = ATTR[`PCIE40E5__SPARE_WORD1];
  SPARE_WORD2_REG = ATTR[`PCIE40E5__SPARE_WORD2];
  SPARE_WORD3_REG = ATTR[`PCIE40E5__SPARE_WORD3];
  SRIOV_CAP_ENABLE_REG = ATTR[`PCIE40E5__SRIOV_CAP_ENABLE];
  TL2CFG_IF_PARITY_CHK_REG = ATTR[`PCIE40E5__TL2CFG_IF_PARITY_CHK];
  TL_COMPLETION_RAM_NUM_TLPS_REG = ATTR[`PCIE40E5__TL_COMPLETION_RAM_NUM_TLPS];
  TL_COMPLETION_RAM_SIZE_REG = ATTR[`PCIE40E5__TL_COMPLETION_RAM_SIZE];
  TL_CREDITS_CD_REG = ATTR[`PCIE40E5__TL_CREDITS_CD];
  TL_CREDITS_CD_VC1_REG = ATTR[`PCIE40E5__TL_CREDITS_CD_VC1];
  TL_CREDITS_CH_REG = ATTR[`PCIE40E5__TL_CREDITS_CH];
  TL_CREDITS_CH_VC1_REG = ATTR[`PCIE40E5__TL_CREDITS_CH_VC1];
  TL_CREDITS_NPD_REG = ATTR[`PCIE40E5__TL_CREDITS_NPD];
  TL_CREDITS_NPD_VC1_REG = ATTR[`PCIE40E5__TL_CREDITS_NPD_VC1];
  TL_CREDITS_NPH_REG = ATTR[`PCIE40E5__TL_CREDITS_NPH];
  TL_CREDITS_NPH_VC1_REG = ATTR[`PCIE40E5__TL_CREDITS_NPH_VC1];
  TL_CREDITS_PD_REG = ATTR[`PCIE40E5__TL_CREDITS_PD];
  TL_CREDITS_PD_VC1_REG = ATTR[`PCIE40E5__TL_CREDITS_PD_VC1];
  TL_CREDITS_PH_REG = ATTR[`PCIE40E5__TL_CREDITS_PH];
  TL_CREDITS_PH_VC1_REG = ATTR[`PCIE40E5__TL_CREDITS_PH_VC1];
  TL_DISABLE_RX_FLOW_CTL_REG = ATTR[`PCIE40E5__TL_DISABLE_RX_FLOW_CTL];
  TL_FC_UPDATE_MIN_INTERVAL_TIME_REG = ATTR[`PCIE40E5__TL_FC_UPDATE_MIN_INTERVAL_TIME];
  TL_FC_UPDATE_MIN_INTERVAL_TIME_VC1_REG = ATTR[`PCIE40E5__TL_FC_UPDATE_MIN_INTERVAL_TIME_VC1];
  TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_REG = ATTR[`PCIE40E5__TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT];
  TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_VC1_REG = ATTR[`PCIE40E5__TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_VC1];
  TL_FEATURE_ENABLE_FC_SCALING_REG = ATTR[`PCIE40E5__TL_FEATURE_ENABLE_FC_SCALING];
  TL_NP_FIFO_NUM_TLPS_REG = ATTR[`PCIE40E5__TL_NP_FIFO_NUM_TLPS];
  TL_PF_ENABLE_REG_REG = ATTR[`PCIE40E5__TL_PF_ENABLE_REG];
  TL_POSTED_RAM_SIZE_REG = ATTR[`PCIE40E5__TL_POSTED_RAM_SIZE];
  TL_RX_CCIX_FIFO_FROM_RAM_READ_PIPELINE_REG = ATTR[`PCIE40E5__TL_RX_CCIX_FIFO_FROM_RAM_READ_PIPELINE];
  TL_RX_CCIX_FIFO_RAM_SIZE_REG = ATTR[`PCIE40E5__TL_RX_CCIX_FIFO_RAM_SIZE];
  TL_RX_CCIX_FIFO_TO_RAM_READ_PIPELINE_REG = ATTR[`PCIE40E5__TL_RX_CCIX_FIFO_TO_RAM_READ_PIPELINE];
  TL_RX_CCIX_FIFO_TO_RAM_WRITE_PIPELINE_REG = ATTR[`PCIE40E5__TL_RX_CCIX_FIFO_TO_RAM_WRITE_PIPELINE];
  TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE_REG = ATTR[`PCIE40E5__TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE];
  TL_RX_COMPLETION_TO_RAM_READ_PIPELINE_REG = ATTR[`PCIE40E5__TL_RX_COMPLETION_TO_RAM_READ_PIPELINE];
  TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE_REG = ATTR[`PCIE40E5__TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE];
  TL_RX_POSTED_FROM_RAM_READ_PIPELINE_REG = ATTR[`PCIE40E5__TL_RX_POSTED_FROM_RAM_READ_PIPELINE];
  TL_RX_POSTED_TO_RAM_READ_PIPELINE_REG = ATTR[`PCIE40E5__TL_RX_POSTED_TO_RAM_READ_PIPELINE];
  TL_RX_POSTED_TO_RAM_WRITE_PIPELINE_REG = ATTR[`PCIE40E5__TL_RX_POSTED_TO_RAM_WRITE_PIPELINE];
  TL_TX_MUX_STRICT_PRIORITY_REG = ATTR[`PCIE40E5__TL_TX_MUX_STRICT_PRIORITY];
  TL_TX_TLP_STRADDLE_ENABLE_REG = ATTR[`PCIE40E5__TL_TX_TLP_STRADDLE_ENABLE];
  TL_TX_TLP_TERMINATE_PARITY_REG = ATTR[`PCIE40E5__TL_TX_TLP_TERMINATE_PARITY];
  TL_USER_SPARE_REG = ATTR[`PCIE40E5__TL_USER_SPARE];
  TPH_FROM_RAM_PIPELINE_REG = ATTR[`PCIE40E5__TPH_FROM_RAM_PIPELINE];
  TPH_TO_RAM_PIPELINE_REG = ATTR[`PCIE40E5__TPH_TO_RAM_PIPELINE];
  VC1_BASE_DISABLE_REG = ATTR[`PCIE40E5__VC1_BASE_DISABLE];
  VF0_CAPABILITY_POINTER_REG = ATTR[`PCIE40E5__VF0_CAPABILITY_POINTER];
  VFG0_10B_TAG_REQUESTER_SUPPORTED_REG = ATTR[`PCIE40E5__VFG0_10B_TAG_REQUESTER_SUPPORTED];
  VFG0_ARI_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG0_ARI_CAP_NEXTPTR];
  VFG0_ATS_CAP_INV_QUEUE_DEPTH_REG = ATTR[`PCIE40E5__VFG0_ATS_CAP_INV_QUEUE_DEPTH];
  VFG0_ATS_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG0_ATS_CAP_NEXTPTR];
  VFG0_ATS_CAP_ON_REG = ATTR[`PCIE40E5__VFG0_ATS_CAP_ON];
  VFG0_MSIX_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG0_MSIX_CAP_NEXTPTR];
  VFG0_MSIX_CAP_PBA_BIR_REG = ATTR[`PCIE40E5__VFG0_MSIX_CAP_PBA_BIR];
  VFG0_MSIX_CAP_PBA_OFFSET_REG = ATTR[`PCIE40E5__VFG0_MSIX_CAP_PBA_OFFSET];
  VFG0_MSIX_CAP_TABLE_BIR_REG = ATTR[`PCIE40E5__VFG0_MSIX_CAP_TABLE_BIR];
  VFG0_MSIX_CAP_TABLE_OFFSET_REG = ATTR[`PCIE40E5__VFG0_MSIX_CAP_TABLE_OFFSET];
  VFG0_MSIX_CAP_TABLE_SIZE_REG = ATTR[`PCIE40E5__VFG0_MSIX_CAP_TABLE_SIZE];
  VFG0_PCIE_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG0_PCIE_CAP_NEXTPTR];
  VFG0_TPHR_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG0_TPHR_CAP_NEXTPTR];
  VFG0_TPHR_CAP_ST_MODE_SEL_REG = ATTR[`PCIE40E5__VFG0_TPHR_CAP_ST_MODE_SEL];
  VFG1_10B_TAG_REQUESTER_SUPPORTED_REG = ATTR[`PCIE40E5__VFG1_10B_TAG_REQUESTER_SUPPORTED];
  VFG1_ARI_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG1_ARI_CAP_NEXTPTR];
  VFG1_ATS_CAP_INV_QUEUE_DEPTH_REG = ATTR[`PCIE40E5__VFG1_ATS_CAP_INV_QUEUE_DEPTH];
  VFG1_ATS_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG1_ATS_CAP_NEXTPTR];
  VFG1_ATS_CAP_ON_REG = ATTR[`PCIE40E5__VFG1_ATS_CAP_ON];
  VFG1_MSIX_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG1_MSIX_CAP_NEXTPTR];
  VFG1_MSIX_CAP_PBA_BIR_REG = ATTR[`PCIE40E5__VFG1_MSIX_CAP_PBA_BIR];
  VFG1_MSIX_CAP_PBA_OFFSET_REG = ATTR[`PCIE40E5__VFG1_MSIX_CAP_PBA_OFFSET];
  VFG1_MSIX_CAP_TABLE_BIR_REG = ATTR[`PCIE40E5__VFG1_MSIX_CAP_TABLE_BIR];
  VFG1_MSIX_CAP_TABLE_OFFSET_REG = ATTR[`PCIE40E5__VFG1_MSIX_CAP_TABLE_OFFSET];
  VFG1_MSIX_CAP_TABLE_SIZE_REG = ATTR[`PCIE40E5__VFG1_MSIX_CAP_TABLE_SIZE];
  VFG1_PCIE_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG1_PCIE_CAP_NEXTPTR];
  VFG1_TPHR_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG1_TPHR_CAP_NEXTPTR];
  VFG1_TPHR_CAP_ST_MODE_SEL_REG = ATTR[`PCIE40E5__VFG1_TPHR_CAP_ST_MODE_SEL];
  VFG2_10B_TAG_REQUESTER_SUPPORTED_REG = ATTR[`PCIE40E5__VFG2_10B_TAG_REQUESTER_SUPPORTED];
  VFG2_ARI_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG2_ARI_CAP_NEXTPTR];
  VFG2_ATS_CAP_INV_QUEUE_DEPTH_REG = ATTR[`PCIE40E5__VFG2_ATS_CAP_INV_QUEUE_DEPTH];
  VFG2_ATS_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG2_ATS_CAP_NEXTPTR];
  VFG2_ATS_CAP_ON_REG = ATTR[`PCIE40E5__VFG2_ATS_CAP_ON];
  VFG2_MSIX_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG2_MSIX_CAP_NEXTPTR];
  VFG2_MSIX_CAP_PBA_BIR_REG = ATTR[`PCIE40E5__VFG2_MSIX_CAP_PBA_BIR];
  VFG2_MSIX_CAP_PBA_OFFSET_REG = ATTR[`PCIE40E5__VFG2_MSIX_CAP_PBA_OFFSET];
  VFG2_MSIX_CAP_TABLE_BIR_REG = ATTR[`PCIE40E5__VFG2_MSIX_CAP_TABLE_BIR];
  VFG2_MSIX_CAP_TABLE_OFFSET_REG = ATTR[`PCIE40E5__VFG2_MSIX_CAP_TABLE_OFFSET];
  VFG2_MSIX_CAP_TABLE_SIZE_REG = ATTR[`PCIE40E5__VFG2_MSIX_CAP_TABLE_SIZE];
  VFG2_PCIE_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG2_PCIE_CAP_NEXTPTR];
  VFG2_TPHR_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG2_TPHR_CAP_NEXTPTR];
  VFG2_TPHR_CAP_ST_MODE_SEL_REG = ATTR[`PCIE40E5__VFG2_TPHR_CAP_ST_MODE_SEL];
  VFG3_10B_TAG_REQUESTER_SUPPORTED_REG = ATTR[`PCIE40E5__VFG3_10B_TAG_REQUESTER_SUPPORTED];
  VFG3_ARI_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG3_ARI_CAP_NEXTPTR];
  VFG3_ATS_CAP_INV_QUEUE_DEPTH_REG = ATTR[`PCIE40E5__VFG3_ATS_CAP_INV_QUEUE_DEPTH];
  VFG3_ATS_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG3_ATS_CAP_NEXTPTR];
  VFG3_ATS_CAP_ON_REG = ATTR[`PCIE40E5__VFG3_ATS_CAP_ON];
  VFG3_MSIX_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG3_MSIX_CAP_NEXTPTR];
  VFG3_MSIX_CAP_PBA_BIR_REG = ATTR[`PCIE40E5__VFG3_MSIX_CAP_PBA_BIR];
  VFG3_MSIX_CAP_PBA_OFFSET_REG = ATTR[`PCIE40E5__VFG3_MSIX_CAP_PBA_OFFSET];
  VFG3_MSIX_CAP_TABLE_BIR_REG = ATTR[`PCIE40E5__VFG3_MSIX_CAP_TABLE_BIR];
  VFG3_MSIX_CAP_TABLE_OFFSET_REG = ATTR[`PCIE40E5__VFG3_MSIX_CAP_TABLE_OFFSET];
  VFG3_MSIX_CAP_TABLE_SIZE_REG = ATTR[`PCIE40E5__VFG3_MSIX_CAP_TABLE_SIZE];
  VFG3_PCIE_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG3_PCIE_CAP_NEXTPTR];
  VFG3_TPHR_CAP_NEXTPTR_REG = ATTR[`PCIE40E5__VFG3_TPHR_CAP_NEXTPTR];
  VFG3_TPHR_CAP_ST_MODE_SEL_REG = ATTR[`PCIE40E5__VFG3_TPHR_CAP_ST_MODE_SEL];
end

// procedures to override, read attribute values

task write_attr;
  input  [`PCIE40E5_ADDR_SZ-1:0] addr;
  input  [`PCIE40E5_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`PCIE40E5_DATA_SZ-1:0] read_attr;
  input  [`PCIE40E5_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
