Release 14.6 ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45fgg676-2 -nt timestamp -bm system.bmm
C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projekat
-master/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system.ngc" ...
Loading design module
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_my_peripheral_0_wrapper.ngc"...
Loading design module
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_rs232_wrapper.ngc"...
Loading design module
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_vga_periph_mem_0_wrapper.ngc"...
Loading design module
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_rc5controller_0_wrapper.ngc"...
Loading design module
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_axi_intc_0_wrapper.ngc"...
Loading design module
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_debug_module_wrapper.ngc"...
Loading design module
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_microblaze_0_ilmb_wrapper.ncf" to module
"microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_microblaze_0_dlmb_wrapper.ncf" to module
"microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/materija/RA77-2013/LPRS2_projekat-master/LPRS2_projekat-master/LPRS2_projeka
t-master/implementation/system_axi_intc_0_wrapper.ncf" to module "axi_intc_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'vga_periph_mem_0/vga_periph_mem_0/USER_LOGIC_I/vga_top_i/char_rom_i/BRAM_MEM
   _I/B6/RAMB16BWER' of type RAMB16BWER has been changed from 'SPARTAN3ADSP' to
   'SPARTAN6' to correct post-ngdbuild and timing simulation for this primitive.
    In order for functional simulation to be correct, the value of SIM_DEVICE
   should be changed in this same manner in the source netlist or constraint
   file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_CLK = PERIOD CLK 37.037 ns
   HIGH 50 %;> [system.ucf(41)]: Unable to find an active 'TNM' or 'TimeGrp'
   constraint named 'CLK'.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Total memory usage is 224592 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  44 sec
Total CPU time to NGDBUILD completion:   44 sec

Writing NGDBUILD log file "system.bld"...
