#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Feb 15 14:38:15 2017
# Process ID: 1172
# Current directory: F:/Vivado/lab_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2528 F:\Vivado\lab_3\lab_3.xpr
# Log file: F:/Vivado/lab_3/vivado.log
# Journal file: F:/Vivado/lab_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Vivado/lab_3/lab_3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator.UER-PC/OneDrive - National University of Singapore/Vivado/lab_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 698.570 ; gain = 74.797
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'slow_blink_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj slow_blink_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.srcs/sources_1/new/slow_blinky_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_blinky_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.srcs/sim_1/new/slow_blink_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_blink_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f8716475b68d4cf2a65b731cc99e46b6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot slow_blink_test_behav xil_defaultlib.slow_blink_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.slow_blinky_module
Compiling module xil_defaultlib.slow_blink_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot slow_blink_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Vivado/lab_3/lab_3.sim/sim_1/behav/xsim.dir/slow_blink_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 15 14:42:32 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "slow_blink_test_behav -key {Behavioral:sim_1:Functional:slow_blink_test} -tclbatch {slow_blink_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source slow_blink_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'slow_blink_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 723.313 ; gain = 4.711
add_wave {{/slow_blink_test/dut/COUNT}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 762.734 ; gain = 22.941
INFO: [Common 17-344] 'run' was cancelled
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.srcs/sources_1/new/slow_blinky_module.v" into library work [F:/Vivado/lab_3/lab_3.srcs/sources_1/new/slow_blinky_module.v:1]
[Wed Feb 15 14:45:58 2017] Launched synth_1...
Run output will be captured here: F:/Vivado/lab_3/lab_3.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'slow_blink_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj slow_blink_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.srcs/sources_1/new/slow_blinky_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_blinky_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.srcs/sim_1/new/slow_blink_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_blink_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f8716475b68d4cf2a65b731cc99e46b6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot slow_blink_test_behav xil_defaultlib.slow_blink_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.slow_blinky_module
Compiling module xil_defaultlib.slow_blink_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot slow_blink_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Vivado/lab_3/lab_3.sim/sim_1/behav/xsim.dir/slow_blink_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 15 14:47:00 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "slow_blink_test_behav -key {Behavioral:sim_1:Functional:slow_blink_test} -tclbatch {slow_blink_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source slow_blink_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'slow_blink_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 762.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'slow_blink_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj slow_blink_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.srcs/sources_1/new/slow_blinky_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_blinky_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.srcs/sim_1/new/slow_blink_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_blink_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f8716475b68d4cf2a65b731cc99e46b6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot slow_blink_test_behav xil_defaultlib.slow_blink_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.slow_blinky_module
Compiling module xil_defaultlib.slow_blink_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot slow_blink_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Vivado/lab_3/lab_3.sim/sim_1/behav/xsim.dir/slow_blink_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 15 14:49:58 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "slow_blink_test_behav -key {Behavioral:sim_1:Functional:slow_blink_test} -tclbatch {slow_blink_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source slow_blink_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'slow_blink_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 774.180 ; gain = 0.000
add_wave {{/slow_blink_test/dut/COUNT}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.srcs/sources_1/new/slow_blinky_module.v" into library work [F:/Vivado/lab_3/lab_3.srcs/sources_1/new/slow_blinky_module.v:1]
[Wed Feb 15 14:52:34 2017] Launched synth_1...
Run output will be captured here: F:/Vivado/lab_3/lab_3.runs/synth_1/runme.log
save_wave_config {F:/Vivado/lab_3/slow_blink_test_behav.wcfg}
add_files -fileset sim_1 -norecurse F:/Vivado/lab_3/slow_blink_test_behav.wcfg
set_property xsim.view {F:/Vivado/lab_3/slow_blink_test_behav.wcfg F:/Vivado/lab_3/slow_blink_test_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'slow_blink_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj slow_blink_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.srcs/sources_1/new/slow_blinky_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_blinky_module
ERROR: [VRFC 10-91] LED is not declared [F:/Vivado/lab_3/lab_3.srcs/sources_1/new/slow_blinky_module.v:31]
ERROR: [VRFC 10-1040] module slow_blinky_module ignored due to previous errors [F:/Vivado/lab_3/lab_3.srcs/sources_1/new/slow_blinky_module.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Vivado/lab_3/lab_3.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'slow_blink_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj slow_blink_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.srcs/sources_1/new/slow_blinky_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_blinky_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.srcs/sim_1/new/slow_blink_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_blink_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f8716475b68d4cf2a65b731cc99e46b6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot slow_blink_test_behav xil_defaultlib.slow_blink_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.slow_blinky_module
Compiling module xil_defaultlib.slow_blink_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot slow_blink_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Vivado/lab_3/lab_3.sim/sim_1/behav/xsim.dir/slow_blink_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 15 15:18:39 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "slow_blink_test_behav -key {Behavioral:sim_1:Functional:slow_blink_test} -tclbatch {slow_blink_test.tcl} -view {F:/Vivado/lab_3/slow_blink_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Vivado/lab_3/slow_blink_test_behav.wcfg
source slow_blink_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'slow_blink_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 784.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'slow_blink_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj slow_blink_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.srcs/sources_1/new/slow_blinky_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_blinky_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.srcs/sim_1/new/slow_blink_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_blink_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f8716475b68d4cf2a65b731cc99e46b6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot slow_blink_test_behav xil_defaultlib.slow_blink_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.slow_blinky_module
Compiling module xil_defaultlib.slow_blink_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot slow_blink_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Vivado/lab_3/lab_3.sim/sim_1/behav/xsim.dir/slow_blink_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 15 15:23:57 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "slow_blink_test_behav -key {Behavioral:sim_1:Functional:slow_blink_test} -tclbatch {slow_blink_test.tcl} -view {F:/Vivado/lab_3/slow_blink_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Vivado/lab_3/slow_blink_test_behav.wcfg
source slow_blink_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'slow_blink_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 784.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'slow_blink_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj slow_blink_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.srcs/sources_1/new/slow_blinky_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_blinky_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.srcs/sim_1/new/slow_blink_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_blink_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/lab_3/lab_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f8716475b68d4cf2a65b731cc99e46b6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot slow_blink_test_behav xil_defaultlib.slow_blink_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.slow_blinky_module
Compiling module xil_defaultlib.slow_blink_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot slow_blink_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Vivado/lab_3/lab_3.sim/sim_1/behav/xsim.dir/slow_blink_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 15 15:28:35 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Vivado/lab_3/lab_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "slow_blink_test_behav -key {Behavioral:sim_1:Functional:slow_blink_test} -tclbatch {slow_blink_test.tcl} -view {F:/Vivado/lab_3/slow_blink_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config F:/Vivado/lab_3/slow_blink_test_behav.wcfg
source slow_blink_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'slow_blink_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 784.785 ; gain = 0.000
add_wave {{/slow_blink_test/dut/COUNT}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 787.133 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
update_compile_order -fileset sources_1
remove_files F:/Vivado/lab_3/lab_3.srcs/sources_1/new/blinky.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {F:/Vivado/lab_3/slow_blink_test_behav.wcfg}
remove_files -fileset constrs_1 F:/Vivado/lab_3/lab_3.srcs/constrs_1/new/blinky_constraints.xdc
add_files -fileset constrs_1 -norecurse D:/MyWork/Basys3_Master.xdc
import_files -fileset constrs_1 D:/MyWork/Basys3_Master.xdc
reset_run synth_1
launch_runs impl_1
[Wed Feb 15 15:50:04 2017] Launched synth_1...
Run output will be captured here: F:/Vivado/lab_3/lab_3.runs/synth_1/runme.log
[Wed Feb 15 15:50:04 2017] Launched impl_1...
Run output will be captured here: F:/Vivado/lab_3/lab_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Feb 15 15:51:39 2017] Launched impl_1...
Run output will be captured here: F:/Vivado/lab_3/lab_3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714705A
set_property PROGRAM.FILE {F:/Vivado/lab_3/lab_3.runs/impl_1/slow_blinky_module.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714705A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714705A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/Vivado/lab_3/lab_3.runs/impl_1/slow_blinky_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 15 15:55:30 2017...
