// Seed: 764312869
module module_0 #(
    parameter id_9 = 32'd0
) (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri id_3,
    output supply1 id_4,
    output tri id_5,
    input supply1 id_6,
    output tri id_7
);
  wire [1 : -1] _id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  logic [(  -1  |  id_9  ) : -1  ==  -1] id_19 = id_0;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd83
) (
    input tri _id_0,
    input tri0 id_1,
    input tri1 id_2,
    output tri1 id_3,
    output tri1 id_4,
    input wire id_5,
    input uwire id_6,
    output supply0 id_7,
    output wand id_8,
    input uwire id_9
);
  wire [1  ==  (  id_0  ) : -1] id_11, id_12;
  parameter id_13 = 1 <= 1;
  wire id_14;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_6,
      id_5,
      id_8,
      id_8,
      id_9,
      id_7
  );
  wire id_15;
endmodule
