Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/WPIAPPS/Xilinx/Vitis/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b7a2ccd9264541509d1749f078cbf25b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot writerSIM_behav xil_defaultlib.writerSIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux10to1
Compiling module xil_defaultlib.eflipflop
Compiling module xil_defaultlib.ADCregs
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.writer
Compiling module xil_defaultlib.writerSIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot writerSIM_behav
