; ModuleID = '/home/carl/AnghaBench/linux/drivers/net/wireless/ralink/rt2x00/extr_rt61pci.c_rt61pci_init_registers.c'
source_filename = "/home/carl/AnghaBench/linux/drivers/net/wireless/ralink/rt2x00/extr_rt61pci.c_rt61pci_init_registers.c"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.rt2x00_dev = type { %struct.TYPE_4__* }
%struct.TYPE_4__ = type { %struct.TYPE_3__* }
%struct.TYPE_3__ = type { i64 (%struct.rt2x00_dev*, i32)* }

@TXRX_CSR0 = common dso_local global i32 0, align 4
@TXRX_CSR0_AUTO_TX_SEQ = common dso_local global i32 0, align 4
@TXRX_CSR0_DISABLE_RX = common dso_local global i32 0, align 4
@TXRX_CSR0_TX_WITHOUT_WAITING = common dso_local global i32 0, align 4
@TXRX_CSR1 = common dso_local global i32 0, align 4
@TXRX_CSR1_BBP_ID0 = common dso_local global i32 0, align 4
@TXRX_CSR1_BBP_ID0_VALID = common dso_local global i32 0, align 4
@TXRX_CSR1_BBP_ID1 = common dso_local global i32 0, align 4
@TXRX_CSR1_BBP_ID1_VALID = common dso_local global i32 0, align 4
@TXRX_CSR1_BBP_ID2 = common dso_local global i32 0, align 4
@TXRX_CSR1_BBP_ID2_VALID = common dso_local global i32 0, align 4
@TXRX_CSR1_BBP_ID3 = common dso_local global i32 0, align 4
@TXRX_CSR1_BBP_ID3_VALID = common dso_local global i32 0, align 4
@TXRX_CSR2 = common dso_local global i32 0, align 4
@TXRX_CSR2_BBP_ID0 = common dso_local global i32 0, align 4
@TXRX_CSR2_BBP_ID0_VALID = common dso_local global i32 0, align 4
@TXRX_CSR2_BBP_ID1 = common dso_local global i32 0, align 4
@TXRX_CSR2_BBP_ID1_VALID = common dso_local global i32 0, align 4
@TXRX_CSR2_BBP_ID2 = common dso_local global i32 0, align 4
@TXRX_CSR2_BBP_ID2_VALID = common dso_local global i32 0, align 4
@TXRX_CSR2_BBP_ID3 = common dso_local global i32 0, align 4
@TXRX_CSR2_BBP_ID3_VALID = common dso_local global i32 0, align 4
@TXRX_CSR3 = common dso_local global i32 0, align 4
@TXRX_CSR3_BBP_ID0 = common dso_local global i32 0, align 4
@TXRX_CSR3_BBP_ID0_VALID = common dso_local global i32 0, align 4
@TXRX_CSR3_BBP_ID1 = common dso_local global i32 0, align 4
@TXRX_CSR3_BBP_ID1_VALID = common dso_local global i32 0, align 4
@TXRX_CSR3_BBP_ID2 = common dso_local global i32 0, align 4
@TXRX_CSR3_BBP_ID2_VALID = common dso_local global i32 0, align 4
@TXRX_CSR7 = common dso_local global i32 0, align 4
@TXRX_CSR7_ACK_CTS_6MBS = common dso_local global i32 0, align 4
@TXRX_CSR7_ACK_CTS_9MBS = common dso_local global i32 0, align 4
@TXRX_CSR7_ACK_CTS_12MBS = common dso_local global i32 0, align 4
@TXRX_CSR7_ACK_CTS_18MBS = common dso_local global i32 0, align 4
@TXRX_CSR8 = common dso_local global i32 0, align 4
@TXRX_CSR8_ACK_CTS_24MBS = common dso_local global i32 0, align 4
@TXRX_CSR8_ACK_CTS_36MBS = common dso_local global i32 0, align 4
@TXRX_CSR8_ACK_CTS_48MBS = common dso_local global i32 0, align 4
@TXRX_CSR8_ACK_CTS_54MBS = common dso_local global i32 0, align 4
@TXRX_CSR9 = common dso_local global i32 0, align 4
@TXRX_CSR9_BEACON_INTERVAL = common dso_local global i32 0, align 4
@TXRX_CSR9_TSF_TICKING = common dso_local global i32 0, align 4
@TXRX_CSR9_TSF_SYNC = common dso_local global i32 0, align 4
@TXRX_CSR9_TBTT_ENABLE = common dso_local global i32 0, align 4
@TXRX_CSR9_BEACON_GEN = common dso_local global i32 0, align 4
@TXRX_CSR9_TIMESTAMP_COMPENSATE = common dso_local global i32 0, align 4
@TXRX_CSR15 = common dso_local global i32 0, align 4
@MAC_CSR6 = common dso_local global i32 0, align 4
@MAC_CSR9 = common dso_local global i32 0, align 4
@MAC_CSR9_CW_SELECT = common dso_local global i32 0, align 4
@MAC_CSR10 = common dso_local global i32 0, align 4
@STATE_AWAKE = common dso_local global i32 0, align 4
@EBUSY = common dso_local global i32 0, align 4
@MAC_CSR13 = common dso_local global i32 0, align 4
@SEC_CSR0 = common dso_local global i32 0, align 4
@SEC_CSR1 = common dso_local global i32 0, align 4
@SEC_CSR5 = common dso_local global i32 0, align 4
@PHY_CSR1 = common dso_local global i32 0, align 4
@PHY_CSR5 = common dso_local global i32 0, align 4
@PHY_CSR6 = common dso_local global i32 0, align 4
@PHY_CSR7 = common dso_local global i32 0, align 4
@PCI_CFG_CSR = common dso_local global i32 0, align 4
@TEST_MODE_CSR = common dso_local global i32 0, align 4
@M2H_CMD_DONE_CSR = common dso_local global i32 0, align 4
@HW_BEACON_BASE0 = common dso_local global i32 0, align 4
@HW_BEACON_BASE1 = common dso_local global i32 0, align 4
@HW_BEACON_BASE2 = common dso_local global i32 0, align 4
@HW_BEACON_BASE3 = common dso_local global i32 0, align 4
@STA_CSR0 = common dso_local global i32 0, align 4
@STA_CSR1 = common dso_local global i32 0, align 4
@STA_CSR2 = common dso_local global i32 0, align 4
@MAC_CSR1 = common dso_local global i32 0, align 4
@MAC_CSR1_SOFT_RESET = common dso_local global i32 0, align 4
@MAC_CSR1_BBP_RESET = common dso_local global i32 0, align 4
@MAC_CSR1_HOST_READY = common dso_local global i32 0, align 4
@llvm.used = appending global [1 x i8*] [i8* bitcast (i32 (%struct.rt2x00_dev*)* @rt61pci_init_registers to i8*)], section "llvm.metadata"

; Function Attrs: noinline nounwind optnone uwtable
define internal i32 @rt61pci_init_registers(%struct.rt2x00_dev* %0) #0 {
  %2 = alloca i32, align 4
  %3 = alloca %struct.rt2x00_dev*, align 8
  %4 = alloca i32, align 4
  store %struct.rt2x00_dev* %0, %struct.rt2x00_dev** %3, align 8
  %5 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %6 = load i32, i32* @TXRX_CSR0, align 4
  %7 = call i32 @rt2x00mmio_register_read(%struct.rt2x00_dev* %5, i32 %6)
  store i32 %7, i32* %4, align 4
  %8 = load i32, i32* @TXRX_CSR0_AUTO_TX_SEQ, align 4
  %9 = call i32 @rt2x00_set_field32(i32* %4, i32 %8, i32 1)
  %10 = load i32, i32* @TXRX_CSR0_DISABLE_RX, align 4
  %11 = call i32 @rt2x00_set_field32(i32* %4, i32 %10, i32 0)
  %12 = load i32, i32* @TXRX_CSR0_TX_WITHOUT_WAITING, align 4
  %13 = call i32 @rt2x00_set_field32(i32* %4, i32 %12, i32 0)
  %14 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %15 = load i32, i32* @TXRX_CSR0, align 4
  %16 = load i32, i32* %4, align 4
  %17 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %14, i32 %15, i32 %16)
  %18 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %19 = load i32, i32* @TXRX_CSR1, align 4
  %20 = call i32 @rt2x00mmio_register_read(%struct.rt2x00_dev* %18, i32 %19)
  store i32 %20, i32* %4, align 4
  %21 = load i32, i32* @TXRX_CSR1_BBP_ID0, align 4
  %22 = call i32 @rt2x00_set_field32(i32* %4, i32 %21, i32 47)
  %23 = load i32, i32* @TXRX_CSR1_BBP_ID0_VALID, align 4
  %24 = call i32 @rt2x00_set_field32(i32* %4, i32 %23, i32 1)
  %25 = load i32, i32* @TXRX_CSR1_BBP_ID1, align 4
  %26 = call i32 @rt2x00_set_field32(i32* %4, i32 %25, i32 30)
  %27 = load i32, i32* @TXRX_CSR1_BBP_ID1_VALID, align 4
  %28 = call i32 @rt2x00_set_field32(i32* %4, i32 %27, i32 1)
  %29 = load i32, i32* @TXRX_CSR1_BBP_ID2, align 4
  %30 = call i32 @rt2x00_set_field32(i32* %4, i32 %29, i32 42)
  %31 = load i32, i32* @TXRX_CSR1_BBP_ID2_VALID, align 4
  %32 = call i32 @rt2x00_set_field32(i32* %4, i32 %31, i32 1)
  %33 = load i32, i32* @TXRX_CSR1_BBP_ID3, align 4
  %34 = call i32 @rt2x00_set_field32(i32* %4, i32 %33, i32 30)
  %35 = load i32, i32* @TXRX_CSR1_BBP_ID3_VALID, align 4
  %36 = call i32 @rt2x00_set_field32(i32* %4, i32 %35, i32 1)
  %37 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %38 = load i32, i32* @TXRX_CSR1, align 4
  %39 = load i32, i32* %4, align 4
  %40 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %37, i32 %38, i32 %39)
  %41 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %42 = load i32, i32* @TXRX_CSR2, align 4
  %43 = call i32 @rt2x00mmio_register_read(%struct.rt2x00_dev* %41, i32 %42)
  store i32 %43, i32* %4, align 4
  %44 = load i32, i32* @TXRX_CSR2_BBP_ID0, align 4
  %45 = call i32 @rt2x00_set_field32(i32* %4, i32 %44, i32 13)
  %46 = load i32, i32* @TXRX_CSR2_BBP_ID0_VALID, align 4
  %47 = call i32 @rt2x00_set_field32(i32* %4, i32 %46, i32 1)
  %48 = load i32, i32* @TXRX_CSR2_BBP_ID1, align 4
  %49 = call i32 @rt2x00_set_field32(i32* %4, i32 %48, i32 12)
  %50 = load i32, i32* @TXRX_CSR2_BBP_ID1_VALID, align 4
  %51 = call i32 @rt2x00_set_field32(i32* %4, i32 %50, i32 1)
  %52 = load i32, i32* @TXRX_CSR2_BBP_ID2, align 4
  %53 = call i32 @rt2x00_set_field32(i32* %4, i32 %52, i32 11)
  %54 = load i32, i32* @TXRX_CSR2_BBP_ID2_VALID, align 4
  %55 = call i32 @rt2x00_set_field32(i32* %4, i32 %54, i32 1)
  %56 = load i32, i32* @TXRX_CSR2_BBP_ID3, align 4
  %57 = call i32 @rt2x00_set_field32(i32* %4, i32 %56, i32 10)
  %58 = load i32, i32* @TXRX_CSR2_BBP_ID3_VALID, align 4
  %59 = call i32 @rt2x00_set_field32(i32* %4, i32 %58, i32 1)
  %60 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %61 = load i32, i32* @TXRX_CSR2, align 4
  %62 = load i32, i32* %4, align 4
  %63 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %60, i32 %61, i32 %62)
  %64 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %65 = load i32, i32* @TXRX_CSR3, align 4
  %66 = call i32 @rt2x00mmio_register_read(%struct.rt2x00_dev* %64, i32 %65)
  store i32 %66, i32* %4, align 4
  %67 = load i32, i32* @TXRX_CSR3_BBP_ID0, align 4
  %68 = call i32 @rt2x00_set_field32(i32* %4, i32 %67, i32 7)
  %69 = load i32, i32* @TXRX_CSR3_BBP_ID0_VALID, align 4
  %70 = call i32 @rt2x00_set_field32(i32* %4, i32 %69, i32 1)
  %71 = load i32, i32* @TXRX_CSR3_BBP_ID1, align 4
  %72 = call i32 @rt2x00_set_field32(i32* %4, i32 %71, i32 6)
  %73 = load i32, i32* @TXRX_CSR3_BBP_ID1_VALID, align 4
  %74 = call i32 @rt2x00_set_field32(i32* %4, i32 %73, i32 1)
  %75 = load i32, i32* @TXRX_CSR3_BBP_ID2, align 4
  %76 = call i32 @rt2x00_set_field32(i32* %4, i32 %75, i32 5)
  %77 = load i32, i32* @TXRX_CSR3_BBP_ID2_VALID, align 4
  %78 = call i32 @rt2x00_set_field32(i32* %4, i32 %77, i32 1)
  %79 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %80 = load i32, i32* @TXRX_CSR3, align 4
  %81 = load i32, i32* %4, align 4
  %82 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %79, i32 %80, i32 %81)
  %83 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %84 = load i32, i32* @TXRX_CSR7, align 4
  %85 = call i32 @rt2x00mmio_register_read(%struct.rt2x00_dev* %83, i32 %84)
  store i32 %85, i32* %4, align 4
  %86 = load i32, i32* @TXRX_CSR7_ACK_CTS_6MBS, align 4
  %87 = call i32 @rt2x00_set_field32(i32* %4, i32 %86, i32 59)
  %88 = load i32, i32* @TXRX_CSR7_ACK_CTS_9MBS, align 4
  %89 = call i32 @rt2x00_set_field32(i32* %4, i32 %88, i32 53)
  %90 = load i32, i32* @TXRX_CSR7_ACK_CTS_12MBS, align 4
  %91 = call i32 @rt2x00_set_field32(i32* %4, i32 %90, i32 49)
  %92 = load i32, i32* @TXRX_CSR7_ACK_CTS_18MBS, align 4
  %93 = call i32 @rt2x00_set_field32(i32* %4, i32 %92, i32 46)
  %94 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %95 = load i32, i32* @TXRX_CSR7, align 4
  %96 = load i32, i32* %4, align 4
  %97 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %94, i32 %95, i32 %96)
  %98 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %99 = load i32, i32* @TXRX_CSR8, align 4
  %100 = call i32 @rt2x00mmio_register_read(%struct.rt2x00_dev* %98, i32 %99)
  store i32 %100, i32* %4, align 4
  %101 = load i32, i32* @TXRX_CSR8_ACK_CTS_24MBS, align 4
  %102 = call i32 @rt2x00_set_field32(i32* %4, i32 %101, i32 44)
  %103 = load i32, i32* @TXRX_CSR8_ACK_CTS_36MBS, align 4
  %104 = call i32 @rt2x00_set_field32(i32* %4, i32 %103, i32 42)
  %105 = load i32, i32* @TXRX_CSR8_ACK_CTS_48MBS, align 4
  %106 = call i32 @rt2x00_set_field32(i32* %4, i32 %105, i32 42)
  %107 = load i32, i32* @TXRX_CSR8_ACK_CTS_54MBS, align 4
  %108 = call i32 @rt2x00_set_field32(i32* %4, i32 %107, i32 42)
  %109 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %110 = load i32, i32* @TXRX_CSR8, align 4
  %111 = load i32, i32* %4, align 4
  %112 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %109, i32 %110, i32 %111)
  %113 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %114 = load i32, i32* @TXRX_CSR9, align 4
  %115 = call i32 @rt2x00mmio_register_read(%struct.rt2x00_dev* %113, i32 %114)
  store i32 %115, i32* %4, align 4
  %116 = load i32, i32* @TXRX_CSR9_BEACON_INTERVAL, align 4
  %117 = call i32 @rt2x00_set_field32(i32* %4, i32 %116, i32 0)
  %118 = load i32, i32* @TXRX_CSR9_TSF_TICKING, align 4
  %119 = call i32 @rt2x00_set_field32(i32* %4, i32 %118, i32 0)
  %120 = load i32, i32* @TXRX_CSR9_TSF_SYNC, align 4
  %121 = call i32 @rt2x00_set_field32(i32* %4, i32 %120, i32 0)
  %122 = load i32, i32* @TXRX_CSR9_TBTT_ENABLE, align 4
  %123 = call i32 @rt2x00_set_field32(i32* %4, i32 %122, i32 0)
  %124 = load i32, i32* @TXRX_CSR9_BEACON_GEN, align 4
  %125 = call i32 @rt2x00_set_field32(i32* %4, i32 %124, i32 0)
  %126 = load i32, i32* @TXRX_CSR9_TIMESTAMP_COMPENSATE, align 4
  %127 = call i32 @rt2x00_set_field32(i32* %4, i32 %126, i32 0)
  %128 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %129 = load i32, i32* @TXRX_CSR9, align 4
  %130 = load i32, i32* %4, align 4
  %131 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %128, i32 %129, i32 %130)
  %132 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %133 = load i32, i32* @TXRX_CSR15, align 4
  %134 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %132, i32 %133, i32 15)
  %135 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %136 = load i32, i32* @MAC_CSR6, align 4
  %137 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %135, i32 %136, i32 4095)
  %138 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %139 = load i32, i32* @MAC_CSR9, align 4
  %140 = call i32 @rt2x00mmio_register_read(%struct.rt2x00_dev* %138, i32 %139)
  store i32 %140, i32* %4, align 4
  %141 = load i32, i32* @MAC_CSR9_CW_SELECT, align 4
  %142 = call i32 @rt2x00_set_field32(i32* %4, i32 %141, i32 0)
  %143 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %144 = load i32, i32* @MAC_CSR9, align 4
  %145 = load i32, i32* %4, align 4
  %146 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %143, i32 %144, i32 %145)
  %147 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %148 = load i32, i32* @MAC_CSR10, align 4
  %149 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %147, i32 %148, i32 1820)
  %150 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %151 = getelementptr inbounds %struct.rt2x00_dev, %struct.rt2x00_dev* %150, i32 0, i32 0
  %152 = load %struct.TYPE_4__*, %struct.TYPE_4__** %151, align 8
  %153 = getelementptr inbounds %struct.TYPE_4__, %struct.TYPE_4__* %152, i32 0, i32 0
  %154 = load %struct.TYPE_3__*, %struct.TYPE_3__** %153, align 8
  %155 = getelementptr inbounds %struct.TYPE_3__, %struct.TYPE_3__* %154, i32 0, i32 0
  %156 = load i64 (%struct.rt2x00_dev*, i32)*, i64 (%struct.rt2x00_dev*, i32)** %155, align 8
  %157 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %158 = load i32, i32* @STATE_AWAKE, align 4
  %159 = call i64 %156(%struct.rt2x00_dev* %157, i32 %158)
  %160 = icmp ne i64 %159, 0
  br i1 %160, label %161, label %164

161:                                              ; preds = %1
  %162 = load i32, i32* @EBUSY, align 4
  %163 = sub nsw i32 0, %162
  store i32 %163, i32* %2, align 4
  br label %250

164:                                              ; preds = %1
  %165 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %166 = load i32, i32* @MAC_CSR13, align 4
  %167 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %165, i32 %166, i32 57344)
  %168 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %169 = load i32, i32* @SEC_CSR0, align 4
  %170 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %168, i32 %169, i32 0)
  %171 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %172 = load i32, i32* @SEC_CSR1, align 4
  %173 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %171, i32 %172, i32 0)
  %174 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %175 = load i32, i32* @SEC_CSR5, align 4
  %176 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %174, i32 %175, i32 0)
  %177 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %178 = load i32, i32* @PHY_CSR1, align 4
  %179 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %177, i32 %178, i32 9136)
  %180 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %181 = load i32, i32* @PHY_CSR5, align 4
  %182 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %180, i32 %181, i32 101322764)
  %183 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %184 = load i32, i32* @PHY_CSR6, align 4
  %185 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %183, i32 %184, i32 525830)
  %186 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %187 = load i32, i32* @PHY_CSR7, align 4
  %188 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %186, i32 %187, i32 2568)
  %189 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %190 = load i32, i32* @PCI_CFG_CSR, align 4
  %191 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %189, i32 %190, i32 684344324)
  %192 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %193 = load i32, i32* @TEST_MODE_CSR, align 4
  %194 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %192, i32 %193, i32 512)
  %195 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %196 = load i32, i32* @M2H_CMD_DONE_CSR, align 4
  %197 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %195, i32 %196, i32 -1)
  %198 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %199 = load i32, i32* @HW_BEACON_BASE0, align 4
  %200 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %198, i32 %199, i32 0)
  %201 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %202 = load i32, i32* @HW_BEACON_BASE1, align 4
  %203 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %201, i32 %202, i32 0)
  %204 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %205 = load i32, i32* @HW_BEACON_BASE2, align 4
  %206 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %204, i32 %205, i32 0)
  %207 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %208 = load i32, i32* @HW_BEACON_BASE3, align 4
  %209 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %207, i32 %208, i32 0)
  %210 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %211 = load i32, i32* @STA_CSR0, align 4
  %212 = call i32 @rt2x00mmio_register_read(%struct.rt2x00_dev* %210, i32 %211)
  store i32 %212, i32* %4, align 4
  %213 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %214 = load i32, i32* @STA_CSR1, align 4
  %215 = call i32 @rt2x00mmio_register_read(%struct.rt2x00_dev* %213, i32 %214)
  store i32 %215, i32* %4, align 4
  %216 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %217 = load i32, i32* @STA_CSR2, align 4
  %218 = call i32 @rt2x00mmio_register_read(%struct.rt2x00_dev* %216, i32 %217)
  store i32 %218, i32* %4, align 4
  %219 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %220 = load i32, i32* @MAC_CSR1, align 4
  %221 = call i32 @rt2x00mmio_register_read(%struct.rt2x00_dev* %219, i32 %220)
  store i32 %221, i32* %4, align 4
  %222 = load i32, i32* @MAC_CSR1_SOFT_RESET, align 4
  %223 = call i32 @rt2x00_set_field32(i32* %4, i32 %222, i32 1)
  %224 = load i32, i32* @MAC_CSR1_BBP_RESET, align 4
  %225 = call i32 @rt2x00_set_field32(i32* %4, i32 %224, i32 1)
  %226 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %227 = load i32, i32* @MAC_CSR1, align 4
  %228 = load i32, i32* %4, align 4
  %229 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %226, i32 %227, i32 %228)
  %230 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %231 = load i32, i32* @MAC_CSR1, align 4
  %232 = call i32 @rt2x00mmio_register_read(%struct.rt2x00_dev* %230, i32 %231)
  store i32 %232, i32* %4, align 4
  %233 = load i32, i32* @MAC_CSR1_SOFT_RESET, align 4
  %234 = call i32 @rt2x00_set_field32(i32* %4, i32 %233, i32 0)
  %235 = load i32, i32* @MAC_CSR1_BBP_RESET, align 4
  %236 = call i32 @rt2x00_set_field32(i32* %4, i32 %235, i32 0)
  %237 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %238 = load i32, i32* @MAC_CSR1, align 4
  %239 = load i32, i32* %4, align 4
  %240 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %237, i32 %238, i32 %239)
  %241 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %242 = load i32, i32* @MAC_CSR1, align 4
  %243 = call i32 @rt2x00mmio_register_read(%struct.rt2x00_dev* %241, i32 %242)
  store i32 %243, i32* %4, align 4
  %244 = load i32, i32* @MAC_CSR1_HOST_READY, align 4
  %245 = call i32 @rt2x00_set_field32(i32* %4, i32 %244, i32 1)
  %246 = load %struct.rt2x00_dev*, %struct.rt2x00_dev** %3, align 8
  %247 = load i32, i32* @MAC_CSR1, align 4
  %248 = load i32, i32* %4, align 4
  %249 = call i32 @rt2x00mmio_register_write(%struct.rt2x00_dev* %246, i32 %247, i32 %248)
  store i32 0, i32* %2, align 4
  br label %250

250:                                              ; preds = %164, %161
  %251 = load i32, i32* %2, align 4
  ret i32 %251
}

declare dso_local i32 @rt2x00mmio_register_read(%struct.rt2x00_dev*, i32) #1

declare dso_local i32 @rt2x00_set_field32(i32*, i32, i32) #1

declare dso_local i32 @rt2x00mmio_register_write(%struct.rt2x00_dev*, i32, i32) #1

attributes #0 = { noinline nounwind optnone uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 10.0.1 (https://github.com/wsmoses/llvm-project-tok c8e5003577614e72d6d18a216e6a09771e1fcce4)"}
