// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
______UNUS_Nov_UNUS_UNUS_UN_UNUS_UNUS_UNUS_UN_UN_UNUS_UN_UNUS_UNUS_UNOM_UNDER_UNUS_UNIT_UNIT_UN_UNKNOWN_UNIT_UNIT_UNIT_CONNECT_UNIT_UNIT_UNIT_n);
	.WID																																																																																																													endmodule
