###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       416318   # Number of WRITE/WRITEP commands
num_reads_done                 =       904411   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       678836   # Number of read row buffer hits
num_read_cmds                  =       904402   # Number of READ/READP commands
num_writes_done                =       416325   # Number of read requests issued
num_write_row_hits             =       333099   # Number of write row buffer hits
num_act_cmds                   =       310407   # Number of ACT commands
num_pre_cmds                   =       310379   # Number of PRE commands
num_ondemand_pres              =       284485   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9556168   # Cyles of rank active rank.0
rank_active_cycles.1           =      9376087   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       443832   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       623913   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1255198   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15697   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4388   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4670   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4654   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3599   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5297   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1757   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1353   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1231   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22892   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           73   # Write cmd latency (cycles)
write_latency[20-39]           =          910   # Write cmd latency (cycles)
write_latency[40-59]           =         1601   # Write cmd latency (cycles)
write_latency[60-79]           =         2985   # Write cmd latency (cycles)
write_latency[80-99]           =         5538   # Write cmd latency (cycles)
write_latency[100-119]         =         7654   # Write cmd latency (cycles)
write_latency[120-139]         =        10760   # Write cmd latency (cycles)
write_latency[140-159]         =        13892   # Write cmd latency (cycles)
write_latency[160-179]         =        16825   # Write cmd latency (cycles)
write_latency[180-199]         =        19282   # Write cmd latency (cycles)
write_latency[200-]            =       336798   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       278596   # Read request latency (cycles)
read_latency[40-59]            =       101870   # Read request latency (cycles)
read_latency[60-79]            =       126852   # Read request latency (cycles)
read_latency[80-99]            =        56979   # Read request latency (cycles)
read_latency[100-119]          =        43408   # Read request latency (cycles)
read_latency[120-139]          =        36969   # Read request latency (cycles)
read_latency[140-159]          =        25470   # Read request latency (cycles)
read_latency[160-179]          =        20093   # Read request latency (cycles)
read_latency[180-199]          =        16626   # Read request latency (cycles)
read_latency[200-]             =       197542   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.07826e+09   # Write energy
read_energy                    =  3.64655e+09   # Read energy
act_energy                     =  8.49274e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.13039e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.99478e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96305e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85068e+09   # Active standby energy rank.1
average_read_latency           =      161.537   # Average read request latency (cycles)
average_interarrival           =      7.57137   # Average request interarrival latency (cycles)
total_energy                   =   1.9605e+10   # Total energy (pJ)
average_power                  =       1960.5   # Average power (mW)
average_bandwidth              =      11.2703   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       407418   # Number of WRITE/WRITEP commands
num_reads_done                 =       876798   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       655019   # Number of read row buffer hits
num_read_cmds                  =       876796   # Number of READ/READP commands
num_writes_done                =       407418   # Number of read requests issued
num_write_row_hits             =       324454   # Number of write row buffer hits
num_act_cmds                   =       306273   # Number of ACT commands
num_pre_cmds                   =       306241   # Number of PRE commands
num_ondemand_pres              =       281328   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9471651   # Cyles of rank active rank.0
rank_active_cycles.1           =      9455526   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       528349   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       544474   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1216848   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17527   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4329   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4717   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4684   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3572   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5252   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1876   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1312   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1211   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22888   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          111   # Write cmd latency (cycles)
write_latency[20-39]           =         1192   # Write cmd latency (cycles)
write_latency[40-59]           =         1769   # Write cmd latency (cycles)
write_latency[60-79]           =         3259   # Write cmd latency (cycles)
write_latency[80-99]           =         5576   # Write cmd latency (cycles)
write_latency[100-119]         =         8007   # Write cmd latency (cycles)
write_latency[120-139]         =        10841   # Write cmd latency (cycles)
write_latency[140-159]         =        14428   # Write cmd latency (cycles)
write_latency[160-179]         =        17357   # Write cmd latency (cycles)
write_latency[180-199]         =        20314   # Write cmd latency (cycles)
write_latency[200-]            =       324564   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       280209   # Read request latency (cycles)
read_latency[40-59]            =        99703   # Read request latency (cycles)
read_latency[60-79]            =       128990   # Read request latency (cycles)
read_latency[80-99]            =        55365   # Read request latency (cycles)
read_latency[100-119]          =        42721   # Read request latency (cycles)
read_latency[120-139]          =        36108   # Read request latency (cycles)
read_latency[140-159]          =        24392   # Read request latency (cycles)
read_latency[160-179]          =        19429   # Read request latency (cycles)
read_latency[180-199]          =        16032   # Read request latency (cycles)
read_latency[200-]             =       173847   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.03383e+09   # Write energy
read_energy                    =  3.53524e+09   # Read energy
act_energy                     =  8.37963e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.53608e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.61348e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91031e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.90025e+09   # Active standby energy rank.1
average_read_latency           =      146.465   # Average read request latency (cycles)
average_interarrival           =      7.78669   # Average request interarrival latency (cycles)
total_energy                   =  1.94372e+10   # Total energy (pJ)
average_power                  =      1943.72   # Average power (mW)
average_bandwidth              =      10.9586   # Average bandwidth
