<root><simulation><result_generated_time />2023-05-17 19:50:23<layer><layer_spec />{'B': 1, 'K': 128, 'C': 256, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />102760448<total_data_size_element />{'W': 32768, 'I': 802816, 'O': 401408}<total_data_reuse />{'W': 3136, 'I': 128.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['C_2', 'OX_4', 'OY_4']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [1024, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 2)]], [[('C', 32)], [('C', 8)]], [], []]<I />[[], [[('C', 32)], [('C', 8), ('OX', 2), ('OY', 2)]], [], []]<O />[[[('C', 32)], [('C', 8)]], [[], [('OX', 2), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('OY', 2), ('OX', 2), ('OX', 14)], [('K', 8), ('OY', 14)], []]<I />[[('K', 16), ('OY', 2), ('OX', 2), ('OX', 14), ('K', 8)], [('OY', 14)], []]<O />[[('K', 16), ('OY', 2), ('OX', 2)], [('OX', 14), ('K', 8), ('OY', 14)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 56, 14, 1], 'I': [1.0, 128.0, 1.0, 1.0], 'O': [256.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 262144, 262144], 'I': [448, 6422528, 6422528], 'O': [512, 3211264, 3211264], 'O_partial': [0, 0, 0], 'O_final': [512, 3211264, 3211264]}<actual_mem_utilization_individual />{'W': [0.25, 0.01, 0.0], 'I': [0.88, 0.19, 0.0], 'O': [1.0, 0.1, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.29, 0.0], 'I': [0.88, 0.29, 0.0], 'O': [1.0, 0.29, 0.0]}<effective_mem_size_bit />{'W': [128, 262144, 262144], 'I': [448, 6422528, 6422528], 'O': [32, 229376, 3211264], 'O_partial': [0, 0, 0], 'O_final': [32, 229376, 3211264]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 4, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [256.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[25690112, 458752], [458752, 32768], [32768, 0]]<I />[[6422528, 802816], [802816, 802816], [802816, 0]]<O />[[(0, 401408), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 401408), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[3211264, 57344], [7168, 512], [128, 0]]<I />[[802816, 100352], [12544, 12544], [3136, 0]]<O />[[(0, 50176), (50176, 0)], [(0, 6272), (6272, 0)], [(0, 1568), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 50176], [50176, 0]), ([0, 6272], [6272, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />102760448<idle />0</mac_count></basic_info><energy><total_energy />224646747.6<mem_energy_breakdown><W />[1100.0, 802.2, 170.5]<I />[306.4, 2486.1, 4176.7]<O />[35.2, 1243.0, 2088.3]</mem_energy_breakdown><MAC_energy><active_MAC />224634339.3<idle_MAC />0.0<total />224634339.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8844<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8844<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />113472<latency_cycle_without_data_loading />100352<ideal_computing_cycle />100352<data_loading><load_cycle_total />13120<load_cycle_individual />{'W': [64, 512, 0], 'I': [896, 12544, 0]}<load_cycle_combined />{'W': 512, 'I': 12544}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-100351], [-99234, -92352], [-100352, -100352]], 'I': [[-100351], [-11557, 0], [-100352, -100352]], 'O': [[-100352], [-87808, -94080], [-94080, -98784]]}<mem_stall_cycle_shared />{'W': [[-100351], [-99234, 0], [0, 0]], 'I': [[-100351], [-11557, 0], [0, 0]], 'O': [[-100352], [-87808, -94080], [-94080, -98784]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 262144, 262144], 'I': [448, 6422528, 6422528], 'O': [512, 3211264, 3211264], 'O_partial': [0, 0, 0], 'O_final': [512, 3211264, 3211264]}<data_size_each_level_total />{'W': [32768, 262144, 262144], 'I': [458752, 6422528, 6422528], 'O': [2048, 3211264, 3211264]}<loop_cycles_each_level />{'W': [896, 100352, 100352], 'I': [7168, 100352, 100352], 'O': [64, 100352, 100352]}<top_ir_loop_size />{'W': [56, 14, 1], 'I': [8, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [36.6, 2.6], [2.6, 2.6]], 'I': [[8.0, 0.1], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 36.6], [36.6, 2.6]], 'I': [[8.0, 0.5], [512.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [36.6, 2.6], [2.6, 0]], 'I': [[8.0, 0.5], [512.0, 64.0], [64.0, 0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [580.6, 98.6], [66.6, 32.0]], 'I': [[8.0, 0.5], [580.6, 98.6], [66.6, 32.0]], 'O': [[8.0, 8.0], [580.6, 98.6], [66.6, 32.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 100352], [896, 896, 112], [100352, 100352, 1]], 'I': [[1, 1, 100352], [896, 7168, 14], [100352, 100352, 1]], 'O': [[1, 1, 100352], [64, 64, 1568], [100352, 100352, 1]]}<trans_time_real />{'W': [[0, 1, 100352], [[2, 896, 112], [64, 896, 112]], [[512, 100352, 1], [128, 100352, 1]]], 'I': [[0, 1, 100352], [[7, 7168, 14], [896, 7168, 14]], [[12544, 100352, 1], [3136, 100352, 1]]], 'O': [[0, 1, 100352], [[8, 64, 1568], [4, 64, 1568]], [[6272, 100352, 1], [1568, 100352, 1]]]}<single_stall_cycle />{'W': [[-1], [-894, -832], [-99840, -100224]], 'I': [[-1], [-889, 0], [-87808, -97216]], 'O': [[-1], [-56, -60], [-94080, -98784]]}<single_stall_count />{'W': [100351, 111, 0], 'I': [100351, 13, 0], 'O': [100352, 1568, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [6272, 0]}, 1: {'W': [7104, 0], 'I': [11648, 0], 'O': [12544, 6272]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-100352, -100352], [-94080, -100352]], 1: [[-81600, -100352], [-87808, -94080]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.2<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>