$date
	Thu Oct 27 15:38:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % e $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % e $end
$var wire 1 ! f $end
$var wire 1 & t1 $end
$var wire 1 ' t2 $end
$var wire 4 ( y [0:3] $end
$scope module s0 $end
$var wire 1 % e $end
$var wire 2 ) w [1:0] $end
$var reg 4 * y [0:3] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 *
b0 )
b1000 (
0'
0&
1%
0$
0#
0"
0!
$end
#20
1$
#40
b100 (
b100 *
0$
b1 )
1#
#60
1!
1&
1$
#80
0!
0&
b10 (
b10 *
0$
0#
b10 )
1"
#100
1!
1'
1$
#120
0'
b1 (
b1 *
0$
b11 )
1#
#140
1$
#160
