digraph "类继承关系图"
{
 // INTERACTIVE_SVG=YES
 // LATEX_PDF_SIZE
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape=record];
  rankdir="LR";
  Node0 [label="VhdlDocGen",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$d6/d98/class_vhdl_doc_gen.html",tooltip="Class for generating documentation specific for VHDL"];
}
