###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 31 01:01:46 2025
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: scan_clk
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 14
Nr. of Sinks                   : 411
Nr. of Buffer                  : 50
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_RX_TOP/FSM_RX1/cs_reg[0]/CK 1451.8(ps)
Min trig. edge delay at sink(R): U0_RX_TOP/parity_check_RX1/par_err_reg/CK 1315.6(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1315.6~1451.8(ps)      0~0(ps)             
Fall Phase Delay               : 1280.6~1592(ps)        0~0(ps)             
Trig. Edge Skew                : 136.2(ps)              200(ps)             
Rise Skew                      : 136.2(ps)              
Fall Skew                      : 311.4(ps)              
Max. Rise Buffer Tran          : 263.6(ps)              50(ps)              
Max. Fall Buffer Tran          : 174.9(ps)              50(ps)              
Max. Rise Sink Tran            : 89(ps)                 50(ps)              
Max. Fall Sink Tran            : 83.2(ps)               50(ps)              
Min. Rise Buffer Tran          : 23(ps)                 0(ps)               
Min. Fall Buffer Tran          : 22.3(ps)               0(ps)               
Min. Rise Sink Tran            : 48(ps)                 0(ps)               
Min. Fall Sink Tran            : 44.5(ps)               0(ps)               

view setup1_analysis_view : skew = 136.2ps (required = 200ps)
view setup2_analysis_view : skew = 136.2ps (required = 200ps)
view setup3_analysis_view : skew = 136.2ps (required = 200ps)
view hold1_analysis_view : skew = 78.1ps (required = 200ps)
view hold2_analysis_view : skew = 78.1ps (required = 200ps)
view hold3_analysis_view : skew = 78.1ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
CLK_UART_M__L1_I0/A              [263.6 174.9](ps)      50(ps)              
U1_clock_divider/o_div_clk_reg_reg/CK[263.6 174.9](ps)      50(ps)              
U0_clock_divider/o_div_clk_reg_reg/CK[263.6 174.9](ps)      50(ps)              
CLK_UART_M__L2_I0/A              [59.2 42.8](ps)        50(ps)              
U1_clock_divider/U47/B           [146.5 112.8](ps)      50(ps)              
U0_clock_divider/U47/B           [135.3 107](ps)        50(ps)              
CLK_UART_M__L3_I0/A              [54.6 50.5](ps)        50(ps)              
U4_mux2X1/U1/A                   [129 112.2](ps)        50(ps)              
U3_mux2X1/U1/A                   [78 83.7](ps)          50(ps)              
CLK_UART_M__L4_I0/A              [61.6 55.6](ps)        50(ps)              
RX_CLK_M__L1_I0/A                [135.5 103.1](ps)      50(ps)              
TX_CLK_M__L1_I0/A                [139.1 104.7](ps)      50(ps)              
RX_CLK_M__L2_I0/A                [57.1 62.2](ps)        50(ps)              
TX_CLK_M__L2_I0/A                [87.2 85.9](ps)        50(ps)              
RX_CLK_M__L3_I0/A                [99.5 60.7](ps)        50(ps)              
TX_CLK_M__L3_I3/A                [79.3 73](ps)          50(ps)              
TX_CLK_M__L3_I2/A                [79.3 73](ps)          50(ps)              
TX_CLK_M__L3_I1/A                [79.3 73](ps)          50(ps)              
TX_CLK_M__L3_I0/A                [79.3 73](ps)          50(ps)              
CLK_R_M__L1_I0/A                 [116.4 133](ps)        50(ps)              
U0_CLK_gating/U_LATNCAX2M/CK     [116.4 133](ps)        50(ps)              
U3_mux2X1/U1/A                   [73.9 71.2](ps)        50(ps)              
U4_mux2X1/U1/A                   [125.7 98.3](ps)       50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/cs_reg[0]/CK   [65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/cs_reg[1]/CK   [65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/cs_reg[2]/CK   [65.7 63.2](ps)        50(ps)              
U0_RX_TOP/stop_check_RX1/Stop_Error_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/parity_check_RX1/par_err_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/par_err_reg_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_TOP_TX/FSM1/cs_reg[0]/CK      [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/PAR/par_data_reg[6]/CK [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/PAR/par_data_reg[5]/CK [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[4]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[7]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[6]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[5]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[3]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[2]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[1]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/PAR/par_data_reg[7]/CK [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/PAR/par_bit_reg/CK     [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/FSM1/cs_reg[1]/CK      [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[2]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/mux/TX_OUT_mux_reg/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[0]/CK     [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[3]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[1]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[0]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/FSM1/cs_reg[2]/CK      [51.5 47.8](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/CK[50.3 46.7](ps)        50(ps)              
TX_CLK_M__L1_I0/A                [142.2 118.9](ps)      50(ps)              
RX_CLK_M__L1_I0/A                [138.5 117.2](ps)      50(ps)              
CLK_R_M__L2_I0/A                 [109.3 106.6](ps)      50(ps)              
ALU_CLK__L1_I0/A                 [162.1 105.3](ps)      50(ps)              
TX_CLK_M__L1_I0/A                [139.1 104.7](ps)      50(ps)              
RX_CLK_M__L1_I0/A                [135.5 103.1](ps)      50(ps)              
TX_CLK_M__L2_I0/A                [87.3 85.9](ps)        50(ps)              
RX_CLK_M__L2_I0/A                [59.9 62.9](ps)        50(ps)              
CLK_R_M__L3_I1/A                 [69 63.2](ps)          50(ps)              
CLK_R_M__L3_I0/A                 [69 63.2](ps)          50(ps)              
ALU_CLK__L2_I0/A                 [80.4 78.5](ps)        50(ps)              
CLK_UART_M__L9_I0/A              [50.1 49.7](ps)        50(ps)              
TX_CLK_M__L2_I0/A                [87.2 85.9](ps)        50(ps)              
RX_CLK_M__L2_I0/A                [57.1 62.2](ps)        50(ps)              
TX_CLK_M__L3_I3/A                [79.3 73](ps)          50(ps)              
TX_CLK_M__L3_I2/A                [79.3 73](ps)          50(ps)              
TX_CLK_M__L3_I1/A                [79.3 73](ps)          50(ps)              
TX_CLK_M__L3_I0/A                [79.3 73](ps)          50(ps)              
RX_CLK_M__L3_I0/A                [99.5 60.7](ps)        50(ps)              
CLK_R_M__L4_I3/A                 [73.5 68.7](ps)        50(ps)              
CLK_R_M__L4_I2/A                 [73.4 68.7](ps)        50(ps)              
CLK_R_M__L4_I1/A                 [72 67](ps)            50(ps)              
CLK_R_M__L4_I0/A                 [72.1 67](ps)          50(ps)              
ALU_CLK__L3_I0/A                 [53.2 48.7](ps)        50(ps)              
CLK_UART_M__L10_I0/A             [78.8 78.1](ps)        50(ps)              
TX_CLK_M__L3_I3/A                [79.3 73](ps)          50(ps)              
TX_CLK_M__L3_I2/A                [79.3 73](ps)          50(ps)              
TX_CLK_M__L3_I1/A                [79.3 73](ps)          50(ps)              
TX_CLK_M__L3_I0/A                [79.3 73](ps)          50(ps)              
RX_CLK_M__L3_I0/A                [99.5 60.7](ps)        50(ps)              
U0_TOP_TX/FSM1/cs_reg[0]/CK      [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/PAR/par_data_reg[6]/CK [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/PAR/par_data_reg[5]/CK [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[4]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[7]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[6]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[5]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[3]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[2]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[1]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/PAR/par_data_reg[7]/CK [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/PAR/par_bit_reg/CK     [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/FSM1/cs_reg[1]/CK      [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[2]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/mux/TX_OUT_mux_reg/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[0]/CK     [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[3]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[1]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[0]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/FSM1/cs_reg[2]/CK      [51.5 47.8](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/CK[50.3 46.7](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/cs_reg[0]/CK   [65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/cs_reg[1]/CK   [65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/cs_reg[2]/CK   [65.7 63.2](ps)        50(ps)              
U0_RX_TOP/stop_check_RX1/Stop_Error_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/parity_check_RX1/par_err_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/par_err_reg_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/CK[65.7 63.2](ps)        50(ps)              
CLK_R_M__L5_I7/A                 [69.8 64.5](ps)        50(ps)              
CLK_R_M__L5_I6/A                 [69.8 64.5](ps)        50(ps)              
CLK_R_M__L5_I5/A                 [68.5 63.4](ps)        50(ps)              
CLK_R_M__L5_I4/A                 [68.5 63.4](ps)        50(ps)              
CLK_R_M__L5_I3/A                 [68.9 63.8](ps)        50(ps)              
CLK_R_M__L5_I2/A                 [68.9 63.8](ps)        50(ps)              
CLK_R_M__L5_I1/A                 [67.4 62.3](ps)        50(ps)              
CLK_R_M__L5_I0/A                 [67.4 62.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[7]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[5]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[13]/CK        [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[12]/CK        [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[14]/CK        [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[11]/CK        [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[10]/CK        [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[4]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[2]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[0]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[15]/CK        [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[6]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[9]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[3]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[1]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/valid_data_reg/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[8]/CK         [50.7 49.3](ps)        50(ps)              
U1_clock_divider/counter_reg[1]/CK[53.3 48.4](ps)        50(ps)              
U1_clock_divider/counter_reg[2]/CK[53.3 48.4](ps)        50(ps)              
U1_clock_divider/counter_reg[3]/CK[53.3 48.4](ps)        50(ps)              
U1_clock_divider/counter_reg[4]/CK[53.3 48.4](ps)        50(ps)              
U1_clock_divider/counter_reg[5]/CK[53.3 48.4](ps)        50(ps)              
U1_clock_divider/counter_reg[0]/CK[53.3 48.4](ps)        50(ps)              
U1_clock_divider/flag_reg/CK     [53.3 48.4](ps)        50(ps)              
U1_clock_divider/counter_reg[6]/CK[53.3 48.4](ps)        50(ps)              
U0_clock_divider/counter_reg[1]/CK[53.3 48.4](ps)        50(ps)              
U0_clock_divider/counter_reg[0]/CK[53.3 48.4](ps)        50(ps)              
U0_clock_divider/counter_reg[2]/CK[53.3 48.4](ps)        50(ps)              
U1_RST_SYN/rst_shift_reg_reg[0]/CK[53.3 48.4](ps)        50(ps)              
U1_RST_SYN/rst_shift_reg_reg[1]/CK[53.3 48.4](ps)        50(ps)              
U0_clock_divider/counter_reg[4]/CK[53.3 48.4](ps)        50(ps)              
U0_clock_divider/counter_reg[3]/CK[53.3 48.4](ps)        50(ps)              
U0_clock_divider/counter_reg[5]/CK[53.3 48.4](ps)        50(ps)              
U0_clock_divider/counter_reg[6]/CK[53.3 48.4](ps)        50(ps)              
U0_clock_divider/flag_reg/CK     [53.3 48.4](ps)        50(ps)              
U0_TOP_TX/FSM1/cs_reg[0]/CK      [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/PAR/par_data_reg[6]/CK [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/PAR/par_data_reg[5]/CK [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[4]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[7]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[6]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[5]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[3]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[2]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[1]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/PAR/par_data_reg[7]/CK [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/PAR/par_bit_reg/CK     [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/FSM1/cs_reg[1]/CK      [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[2]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/mux/TX_OUT_mux_reg/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[0]/CK     [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[3]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[1]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[0]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/FSM1/cs_reg[2]/CK      [51.5 47.8](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/CK[50.3 46.7](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/cs_reg[0]/CK   [65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/cs_reg[1]/CK   [65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/cs_reg[2]/CK   [65.7 63.2](ps)        50(ps)              
U0_RX_TOP/stop_check_RX1/Stop_Error_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/parity_check_RX1/par_err_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/par_err_reg_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_Register_File/regfile_reg[3][5]/CK[88.1 81.7](ps)        50(ps)              
U0_Register_File/regfile_reg[3][1]/CK[88.1 81.7](ps)        50(ps)              
U0_Register_File/regfile_reg[3][4]/CK[88.1 81.7](ps)        50(ps)              
U0_Register_File/regfile_reg[3][2]/CK[88 81.7](ps)          50(ps)              
U0_Register_File/regfile_reg[4][0]/CK[88.1 81.7](ps)        50(ps)              
U0_Register_File/regfile_reg[4][1]/CK[88.1 81.7](ps)        50(ps)              
U0_Register_File/regfile_reg[4][2]/CK[88 81.7](ps)          50(ps)              
U0_Register_File/regfile_reg[6][0]/CK[88.1 81.7](ps)        50(ps)              
U0_Register_File/regfile_reg[6][1]/CK[88.1 81.7](ps)        50(ps)              
U0_Register_File/regfile_reg[6][2]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[7][0]/CK[88.1 81.7](ps)        50(ps)              
U0_Register_File/regfile_reg[5][1]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[11][7]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[5][0]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[5][2]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[8][0]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[7][1]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[4][3]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[9][0]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[5][7]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[8][7]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[10][7]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[4][7]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[5][3]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[9][7]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[6][7]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[7][2]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[9][6]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[4][6]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[7][3]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[11][6]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[7][7]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[4][4]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[5][5]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[6][3]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[6][5]/CK[87.9 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[7][6]/CK[87.9 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[6][4]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[7][5]/CK[87.9 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[7][4]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[4][5]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[5][4]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[11][5]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[6][6]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[8][5]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[10][5]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[10][6]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[8][6]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[5][6]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[1][6]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[0][0]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[0][4]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[1][7]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[0][7]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[1][0]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[1][5]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[0][2]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[0][1]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[2][0]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[0][3]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[1][4]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[1][1]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[10][3]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[10][2]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[9][2]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[11][1]/CK[83.9 77.7](ps)        50(ps)              
U0_Register_File/regfile_reg[1][2]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[10][1]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[9][1]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[0][6]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[9][4]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[8][1]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[9][3]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[12][1]/CK[83.9 77.7](ps)        50(ps)              
U0_Register_File/regfile_reg[8][2]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[10][4]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[8][4]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[0][5]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[9][5]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[1][3]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[11][2]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[11][3]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[8][3]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[11][4]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[11][0]/CK[83.9 77.7](ps)        50(ps)              
U0_Register_File/regfile_reg[10][0]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[14][1]/CK[83.9 77.7](ps)        50(ps)              
U0_Register_File/regfile_reg[12][0]/CK[83.9 77.7](ps)        50(ps)              
U0_Register_File/regfile_reg[13][7]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[3][7]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[3][6]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[3][3]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[13][6]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[2][4]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[3][0]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[14][3]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[14][7]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[15][1]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[15][0]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[13][0]/CK[65.9 61.1](ps)        50(ps)              
U0_Register_File/regfile_reg[14][0]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[2][5]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[13][4]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[15][7]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[12][7]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[2][3]/CK[65.9 61.2](ps)        50(ps)              
U0_RST_SYN/rst_shift_reg_reg[0]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[2][6]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[12][5]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[14][5]/CK[65.8 61.1](ps)        50(ps)              
U0_Register_File/regfile_reg[14][6]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[14][4]/CK[65.7 61](ps)          50(ps)              
U0_Register_File/regfile_reg[13][5]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[15][5]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[2][7]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[12][6]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[15][6]/CK[65.9 61.2](ps)        50(ps)              
U0_RST_SYN/rst_shift_reg_reg[1]/CK[65.9 61.2](ps)        50(ps)              
U0_DATA_SYNC/enable_pulse_gen_reg_reg/CK[86 79.6](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]/CK[86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_bus_reg[0]/CK  [86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_reg_reg[1]/CK  [86 79.6](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]/CK[86 79.6](ps)          50(ps)              
U0_DATA_SYNC/enable_pulse_reg/CK [86 79.6](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]/CK[86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_bus_reg[2]/CK  [86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_bus_reg[1]/CK  [86 79.6](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]/CK[86 79.6](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]/CK[86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_bus_reg[7]/CK  [86 79.6](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]/CK[86 79.6](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]/CK[86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_bus_reg[3]/CK  [86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_reg_reg[0]/CK  [86 79.6](ps)          50(ps)              
U0_SYS_CTRL/current_state_reg[3]/CK[86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_bus_reg[4]/CK  [86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_bus_reg[6]/CK  [86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_bus_reg[5]/CK  [86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[2][2]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[2][1]/CK[86 79.6](ps)          50(ps)              
U0_SYS_CTRL/current_state_reg[0]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[12][4]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[15][4]/CK[86 79.6](ps)          50(ps)              
U0_SYS_CTRL/Address_reg[0]/CK    [86 79.6](ps)          50(ps)              
U0_SYS_CTRL/current_state_reg[1]/CK[86 79.6](ps)          50(ps)              
U0_SYS_CTRL/Address_reg[1]/CK    [86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[12][3]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[15][3]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[13][2]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[13][3]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/RdData_reg[0]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[15][2]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[14][2]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[12][2]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[13][1]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/RdData_reg[5]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/RdData_reg[1]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/RdData_reg[3]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/RdData_reg[2]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/RdData_reg[4]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/RdData_reg[6]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/RdData_valid_reg/CK[86 79.6](ps)          50(ps)              
U0_SYS_CTRL/Address_reg[2]/CK    [86 79.6](ps)          50(ps)              
U0_SYS_CTRL/Address_reg[3]/CK    [86 79.6](ps)          50(ps)              
U0_Register_File/RdData_reg[7]/CK[57 52.8](ps)          50(ps)              
U0_SYS_CTRL/second_frame_reg_inst/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][2]/CK[57 52.7](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][2]/CK[57 52.7](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[0]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[4]/CK[57 52.8](ps)          50(ps)              
U0_SYS_CTRL/current_state_reg[2]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[2]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][1]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][1]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][2]/CK[57 52.7](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][1]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][0]/CK[57 52.7](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][0]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][7]/CK[57 52.7](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][0]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][3]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][4]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][3]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][3]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][4]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][4]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][6]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][6]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][7]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][6]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][5]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][1]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][0]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][7]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][3]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][5]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][5]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][2]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][1]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][3]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][2]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][7]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][7]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][6]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][5]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][5]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][6]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][7]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][6]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][5]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][0]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][7]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][4]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][4]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][7]/CK[85.5 79.3](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][0]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][4]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][0]/CK[85.5 79.3](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][3]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][6]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][3]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][7]/CK[85.4 79.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][2]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][0]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[0]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][3]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][1]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][2]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][7]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][0]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][1]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[1]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][2]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][7]/CK[85.4 79.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][1]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]/CK[88.7 83.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][4]/CK[88.6 82.5](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][5]/CK[88.5 82.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][6]/CK[88.2 82](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]/CK[88.4 82.3](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][3]/CK[88.6 82.5](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]/CK[88.5 82.5](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][0]/CK[87.4 81.2](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]/CK[88.7 83.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][2]/CK[88.6 82.5](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][1]/CK[87.3 81.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][2]/CK[88.6 82.5](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]/CK[88.7 82.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][3]/CK[88.8 83.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]/CK[86.8 80.6](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][1]/CK[89 83](ps)            50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][2]/CK[89 83](ps)            50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][1]/CK[86.6 80.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][3]/CK[89 83.2](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][0]/CK[86.3 80.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][4]/CK[88.8 83.2](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][5]/CK[89 83.1](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][4]/CK[88.8 83.2](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][5]/CK[88.9 83.2](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]/CK[88.8 83.2](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]/CK[88.9 83.2](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][6]/CK[86.6 80.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]/CK[88.6 83](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][6]/CK[88.3 82.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][6]/CK[88.4 82.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][7]/CK[88.3 82.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][1]/CK[88.3 82.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]/CK[88.3 82.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][6]/CK[88.5 82.9](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][0]/CK[88.3 82.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][4]/CK[88.3 82.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][5]/CK[88.3 82.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][3]/CK[88.3 82.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][2]/CK[88.3 82.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][4]/CK[88.3 82.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][5]/CK[88.7 83.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][5]/CK[88.7 83.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][4]/CK[88.8 83.2](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: scan_clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 411
     Rise Delay	   : [1315.6(ps)  1451.8(ps)]
     Rise Skew	   : 136.2(ps)
     Fall Delay	   : [1280.6(ps)  1592(ps)]
     Fall Skew	   : 311.4(ps)


  Child Tree 1 from U1_mux2X1/U1/B: 
     nrSink : 91
     Rise Delay [1370.9(ps)  1451.8(ps)] Skew [80.9(ps)]
     Fall Delay[1375.7(ps)  1592(ps)] Skew=[216.3(ps)]


  Child Tree 2 from U0_mux2X1/U1/B: 
     nrSink : 320
     Rise Delay [1390.1(ps)  1427.6(ps)] Skew [37.5(ps)]
     Fall Delay[1407.8(ps)  1445(ps)] Skew=[37.2(ps)]


  Child Tree 3 from U3_mux2X1/U1/B: 
     nrSink : 42
     Rise Delay [1344.6(ps)  1347.8(ps)] Skew [3.2(ps)]
     Fall Delay[1330(ps)  1333.2(ps)] Skew=[3.2(ps)]


  Child Tree 4 from U4_mux2X1/U1/B: 
     nrSink : 31
     Rise Delay [1315.6(ps)  1317.4(ps)] Skew [1.8(ps)]
     Fall Delay[1280.6(ps)  1282.4(ps)] Skew=[1.8(ps)]


  Main Tree from scan_clk w/o tracing through gates: 
     nrSink : 0
     nrGate : 4


**** Sub Tree Report ****
INPUT_TERM: U1_mux2X1/U1/B [53.1(ps) 55.4(ps)]
OUTPUT_TERM: U1_mux2X1/U1/Y [313.2(ps) 357(ps)]

Main Tree: 
     nrSink         : 91
     Rise Delay	   : [1370.9(ps)  1451.8(ps)]
     Rise Skew	   : 80.9(ps)
     Fall Delay	   : [1375.7(ps)  1592(ps)]
     Fall Skew	   : 216.3(ps)


  Child Tree 1 from U1_clock_divider/o_div_clk_reg_reg/CK: 
     nrSink : 31
     Rise Delay [1450(ps)  1451.8(ps)] Skew [1.8(ps)]
     Fall Delay[1587.5(ps)  1589.3(ps)] Skew=[1.8(ps)]


  Child Tree 2 from U0_clock_divider/o_div_clk_reg_reg/CK: 
     nrSink : 42
     Rise Delay [1420.7(ps)  1423.9(ps)] Skew [3.2(ps)]
     Fall Delay[1588.8(ps)  1592(ps)] Skew=[3.2(ps)]


  Child Tree 3 from U0_clock_divider/U47/A: 
     nrSink : 42
     Rise Delay [1370.9(ps)  1374.1(ps)] Skew [3.2(ps)]
     Fall Delay[1514.7(ps)  1517.9(ps)] Skew=[3.2(ps)]


  Child Tree 4 from U1_clock_divider/U47/A: 
     nrSink : 31
     Rise Delay [1388.1(ps)  1389.9(ps)] Skew [1.8(ps)]
     Fall Delay[1501.5(ps)  1503.3(ps)] Skew=[1.8(ps)]


  Main Tree from U1_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 18
     nrGate : 4
     Rise Delay [1385.5(ps)  1387.5(ps)] Skew [2(ps)]
     Fall Delay [1375.7(ps)  1377.7(ps)] Skew=[2(ps)]


**** Sub Tree Report ****
INPUT_TERM: U1_clock_divider/o_div_clk_reg_reg/CK [314.9(ps) 358.7(ps)]
OUTPUT_TERM: U1_clock_divider/o_div_clk_reg_reg/Q [772.2(ps) 834.4(ps)]

Main Tree: 
     nrSink         : 31
     Rise Delay	   : [1450(ps)  1451.8(ps)]
     Rise Skew	   : 1.8(ps)
     Fall Delay	   : [1587.5(ps)  1589.3(ps)]
     Fall Skew	   : 1.8(ps)


  Child Tree 1 from U1_clock_divider/U47/B: 
     nrSink : 31
     Rise Delay [1450(ps)  1451.8(ps)] Skew [1.8(ps)]
     Fall Delay[1587.5(ps)  1589.3(ps)] Skew=[1.8(ps)]


  Main Tree from U1_clock_divider/o_div_clk_reg_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_clock_divider/o_div_clk_reg_reg/CK [314.3(ps) 358.1(ps)]
OUTPUT_TERM: U0_clock_divider/o_div_clk_reg_reg/Q [764(ps) 828.1(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1420.7(ps)  1423.9(ps)]
     Rise Skew	   : 3.2(ps)
     Fall Delay	   : [1588.8(ps)  1592(ps)]
     Fall Skew	   : 3.2(ps)


  Child Tree 1 from U0_clock_divider/U47/B: 
     nrSink : 42
     Rise Delay [1420.7(ps)  1423.9(ps)] Skew [3.2(ps)]
     Fall Delay[1588.8(ps)  1592(ps)] Skew=[3.2(ps)]


  Main Tree from U0_clock_divider/o_div_clk_reg_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_clock_divider/U47/B [772.5(ps) 834.7(ps)]
OUTPUT_TERM: U1_clock_divider/U47/Y [986.3(ps) 1103.9(ps)]

Main Tree: 
     nrSink         : 31
     Rise Delay	   : [1450(ps)  1451.8(ps)]
     Rise Skew	   : 1.8(ps)
     Fall Delay	   : [1587.5(ps)  1589.3(ps)]
     Fall Skew	   : 1.8(ps)


  Child Tree 1 from U4_mux2X1/U1/A: 
     nrSink : 31
     Rise Delay [1450(ps)  1451.8(ps)] Skew [1.8(ps)]
     Fall Delay[1587.5(ps)  1589.3(ps)] Skew=[1.8(ps)]


  Main Tree from U1_clock_divider/U47/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_clock_divider/U47/B [764.2(ps) 828.3(ps)]
OUTPUT_TERM: U0_clock_divider/U47/Y [940.7(ps) 1064.6(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1420.7(ps)  1423.9(ps)]
     Rise Skew	   : 3.2(ps)
     Fall Delay	   : [1588.8(ps)  1592(ps)]
     Fall Skew	   : 3.2(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 42
     Rise Delay [1420.7(ps)  1423.9(ps)] Skew [3.2(ps)]
     Fall Delay[1588.8(ps)  1592(ps)] Skew=[3.2(ps)]


  Main Tree from U0_clock_divider/U47/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U4_mux2X1/U1/A [986.8(ps) 1104.4(ps)]
OUTPUT_TERM: U4_mux2X1/U1/Y [1185.3(ps) 1336.4(ps)]

Main Tree: 
     nrSink         : 31
     Rise Delay	   : [1450(ps)  1451.8(ps)]
     Rise Skew	   : 1.8(ps)
     Fall Delay	   : [1587.5(ps)  1589.3(ps)]
     Fall Skew	   : 1.8(ps)


  Main Tree from U4_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 31
     nrGate : 0
     Rise Delay [1450(ps)  1451.8(ps)] Skew [1.8(ps)]
     Fall Delay [1587.5(ps)  1589.3(ps)] Skew=[1.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [940.8(ps) 1064.7(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1129.1(ps) 1289.9(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1420.7(ps)  1423.9(ps)]
     Rise Skew	   : 3.2(ps)
     Fall Delay	   : [1588.8(ps)  1592(ps)]
     Fall Skew	   : 3.2(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 42
     nrGate : 0
     Rise Delay [1420.7(ps)  1423.9(ps)] Skew [3.2(ps)]
     Fall Delay [1588.8(ps)  1592(ps)] Skew=[3.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_mux2X1/U1/B [742.3(ps) 666.5(ps)]
OUTPUT_TERM: U0_mux2X1/U1/Y [940.3(ps) 939.3(ps)]

Main Tree: 
     nrSink         : 320
     Rise Delay	   : [1390.1(ps)  1427.6(ps)]
     Rise Skew	   : 37.5(ps)
     Fall Delay	   : [1407.8(ps)  1445(ps)]
     Fall Skew	   : 37.2(ps)


  Child Tree 1 from U0_CLK_gating/U_LATNCAX2M/CK: 
     nrSink : 17
     Rise Delay [1399.3(ps)  1400.5(ps)] Skew [1.2(ps)]
     Fall Delay[1411.5(ps)  1412.7(ps)] Skew=[1.2(ps)]


  Main Tree from U0_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 303
     nrGate : 1
     Rise Delay [1390.1(ps)  1427.6(ps)] Skew [37.5(ps)]
     Fall Delay [1407.8(ps)  1445(ps)] Skew=[37.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_clock_divider/U47/A [758.8(ps) 820(ps)]
OUTPUT_TERM: U0_clock_divider/U47/Y [891.9(ps) 994.1(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1370.9(ps)  1374.1(ps)]
     Rise Skew	   : 3.2(ps)
     Fall Delay	   : [1514.7(ps)  1517.9(ps)]
     Fall Skew	   : 3.2(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 42
     Rise Delay [1370.9(ps)  1374.1(ps)] Skew [3.2(ps)]
     Fall Delay[1514.7(ps)  1517.9(ps)] Skew=[3.2(ps)]


  Main Tree from U0_clock_divider/U47/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_clock_divider/U47/A [758.8(ps) 820(ps)]
OUTPUT_TERM: U1_clock_divider/U47/Y [925.2(ps) 1021.9(ps)]

Main Tree: 
     nrSink         : 31
     Rise Delay	   : [1388.1(ps)  1389.9(ps)]
     Rise Skew	   : 1.8(ps)
     Fall Delay	   : [1501.5(ps)  1503.3(ps)]
     Fall Skew	   : 1.8(ps)


  Child Tree 1 from U4_mux2X1/U1/A: 
     nrSink : 31
     Rise Delay [1388.1(ps)  1389.9(ps)] Skew [1.8(ps)]
     Fall Delay[1501.5(ps)  1503.3(ps)] Skew=[1.8(ps)]


  Main Tree from U1_clock_divider/U47/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/B [859.4(ps) 773.2(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1052.2(ps) 1027(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1344.6(ps)  1347.8(ps)]
     Rise Skew	   : 3.2(ps)
     Fall Delay	   : [1330(ps)  1333.2(ps)]
     Fall Skew	   : 3.2(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 42
     nrGate : 0
     Rise Delay [1344.6(ps)  1347.8(ps)] Skew [3.2(ps)]
     Fall Delay [1330(ps)  1333.2(ps)] Skew=[3.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: U4_mux2X1/U1/B [859.4(ps) 773.2(ps)]
OUTPUT_TERM: U4_mux2X1/U1/Y [1050.1(ps) 1025.4(ps)]

Main Tree: 
     nrSink         : 31
     Rise Delay	   : [1315.6(ps)  1317.4(ps)]
     Rise Skew	   : 1.8(ps)
     Fall Delay	   : [1280.6(ps)  1282.4(ps)]
     Fall Skew	   : 1.8(ps)


  Main Tree from U4_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 31
     nrGate : 0
     Rise Delay [1315.6(ps)  1317.4(ps)] Skew [1.8(ps)]
     Fall Delay [1280.6(ps)  1282.4(ps)] Skew=[1.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_CLK_gating/U_LATNCAX2M/CK [943.3(ps) 942.3(ps)]
OUTPUT_TERM: U0_CLK_gating/U_LATNCAX2M/ECK [1135.2(ps) 1149.3(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [1399.3(ps)  1400.5(ps)]
     Rise Skew	   : 1.2(ps)
     Fall Delay	   : [1411.5(ps)  1412.7(ps)]
     Fall Skew	   : 1.2(ps)


  Main Tree from U0_CLK_gating/U_LATNCAX2M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [1399.3(ps)  1400.5(ps)] Skew [1.2(ps)]
     Fall Delay [1411.5(ps)  1412.7(ps)] Skew=[1.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [892(ps) 994.2(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1079.3(ps) 1215.8(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1370.9(ps)  1374.1(ps)]
     Rise Skew	   : 3.2(ps)
     Fall Delay	   : [1514.7(ps)  1517.9(ps)]
     Fall Skew	   : 3.2(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 42
     nrGate : 0
     Rise Delay [1370.9(ps)  1374.1(ps)] Skew [3.2(ps)]
     Fall Delay [1514.7(ps)  1517.9(ps)] Skew=[3.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: U4_mux2X1/U1/A [925.7(ps) 1022.4(ps)]
OUTPUT_TERM: U4_mux2X1/U1/Y [1123.4(ps) 1250.4(ps)]

Main Tree: 
     nrSink         : 31
     Rise Delay	   : [1388.1(ps)  1389.9(ps)]
     Rise Skew	   : 1.8(ps)
     Fall Delay	   : [1501.5(ps)  1503.3(ps)]
     Fall Skew	   : 1.8(ps)


  Main Tree from U4_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 31
     nrGate : 0
     Rise Delay [1388.1(ps)  1389.9(ps)] Skew [1.8(ps)]
     Fall Delay [1501.5(ps)  1503.3(ps)] Skew=[1.8(ps)]


scan_clk (0 0) load=0.0494967(pf) 

scan_clk__L1_I0/A (0.0024 0.0024) 
scan_clk__L1_I0/Y (0.0263 0.0279) load=0.0213635(pf) 

scan_clk__L2_I1/A (0.0271 0.0287) 
scan_clk__L2_I1/Y (0.0993 0.1241) load=0.0113023(pf) 

scan_clk__L2_I0/A (0.0269 0.0285) 
scan_clk__L2_I0/Y (0.053 0.0553) load=0.00272042(pf) 

scan_clk__L3_I0/A (0.0998 0.1246) 
scan_clk__L3_I0/Y (0.2029 0.2374) load=0.0154629(pf) 

U1_mux2X1/U1/B (0.0531 0.0554) 
U1_mux2X1/U1/Y (0.3132 0.357) load=0.0241603(pf) 

scan_clk__L4_I0/A (0.2039 0.2384) 
scan_clk__L4_I0/Y (0.3091 0.3548) load=0.0156506(pf) 

CLK_UART_M__L1_I0/A (0.314 0.3578) 
CLK_UART_M__L1_I0/Y (0.4441 0.4996) load=0.0109704(pf) 

U1_clock_divider/o_div_clk_reg_reg/CK (0.3149 0.3587) 
U1_clock_divider/o_div_clk_reg_reg/Q (0.7722 0.8344) load=0.0108456(pf) 

U0_clock_divider/o_div_clk_reg_reg/CK (0.3143 0.3581) 
U0_clock_divider/o_div_clk_reg_reg/Q (0.764 0.8281) load=0.00953162(pf) 

scan_clk__L5_I0/A (0.3101 0.3558) 
scan_clk__L5_I0/Y (0.4158 0.4727) load=0.016318(pf) 

CLK_UART_M__L2_I0/A (0.4444 0.4999) 
CLK_UART_M__L2_I0/Y (0.5569 0.6144) load=0.0220356(pf) 

U1_clock_divider/U47/B (0.7725 0.8347) 
U1_clock_divider/U47/Y (0.9863 1.1039) load=0.00952723(pf) 

U0_clock_divider/U47/B (0.7642 0.8283) 
U0_clock_divider/U47/Y (0.9407 1.0646) load=0.00372413(pf) 

scan_clk__L6_I0/A (0.4169 0.4738) 
scan_clk__L6_I0/Y (0.5223 0.5904) load=0.0157288(pf) 

CLK_UART_M__L3_I0/A (0.5585 0.616) 
CLK_UART_M__L3_I0/Y (0.6734 0.7348) load=0.0477761(pf) 

U4_mux2X1/U1/A (0.9868 1.1044) 
U4_mux2X1/U1/Y (1.1853 1.3364) load=0.010605(pf) 

U3_mux2X1/U1/A (0.9408 1.0647) 
U3_mux2X1/U1/Y (1.1291 1.2899) load=0.0109998(pf) 

scan_clk__L7_I0/A (0.5234 0.5915) 
scan_clk__L7_I0/Y (0.629 0.7082) load=0.0160831(pf) 

CLK_UART_M__L4_I0/A (0.6755 0.7369) 
CLK_UART_M__L4_I0/Y (0.785 0.7258) load=0.0574579(pf) 

RX_CLK_M__L1_I0/A (1.1858 1.3369) 
RX_CLK_M__L1_I0/Y (1.3972 1.2575) load=0.0102545(pf) 

TX_CLK_M__L1_I0/A (1.1296 1.2904) 
TX_CLK_M__L1_I0/Y (1.2865 1.452) load=0.0572284(pf) 

scan_clk__L8_I1/A (0.6293 0.7085) 
scan_clk__L8_I1/Y (0.732 0.8222) load=0.0118302(pf) 

scan_clk__L8_I0/A (0.6292 0.7084) 
scan_clk__L8_I0/Y (0.7422 0.6664) load=0.00377556(pf) 

CLK_UART_M__L5_I1/A (0.7858 0.7266) 
CLK_UART_M__L5_I1/Y (0.8693 0.8354) load=0.0140707(pf) 

CLK_UART_M__L5_I0/A (0.7857 0.7265) 
CLK_UART_M__L5_I0/Y (0.7584 0.8196) load=0.0133713(pf) 

RX_CLK_M__L2_I0/A (1.3976 1.2579) 
RX_CLK_M__L2_I0/Y (1.5125 1.3861) load=0.0505343(pf) 

TX_CLK_M__L2_I0/A (1.2927 1.4582) 
TX_CLK_M__L2_I0/Y (1.5324 1.3672) load=0.117884(pf) 

scan_clk__L9_I0/A (0.7326 0.8228) 
scan_clk__L9_I0/Y (0.8593 0.7731) load=0.0059101(pf) 

U0_mux2X1/U1/B (0.7423 0.6665) 
U0_mux2X1/U1/Y (0.9403 0.9393) load=0.0276575(pf) 

CLK_UART_M__L6_I0/A (0.8701 0.8362) 
CLK_UART_M__L6_I0/Y (0.9741 0.9498) load=0.014905(pf) 

U0_clock_divider/U47/A (0.7588 0.82) 
U0_clock_divider/U47/Y (0.8919 0.9941) load=0.00372413(pf) 

U1_clock_divider/U47/A (0.7588 0.82) 
U1_clock_divider/U47/Y (0.9252 1.0219) load=0.00952723(pf) 

RX_CLK_M__L3_I0/A (1.5157 1.3893) 
RX_CLK_M__L3_I0/Y (1.4496 1.5871) load=0.0948539(pf) 

TX_CLK_M__L3_I3/A (1.5333 1.3681) 
TX_CLK_M__L3_I3/Y (1.4198 1.5879) load=0.0354906(pf) 

TX_CLK_M__L3_I2/A (1.5341 1.3689) 
TX_CLK_M__L3_I2/Y (1.4209 1.589) load=0.0360451(pf) 

TX_CLK_M__L3_I1/A (1.5354 1.3702) 
TX_CLK_M__L3_I1/Y (1.4198 1.5878) load=0.0313466(pf) 

TX_CLK_M__L3_I0/A (1.5353 1.3701) 
TX_CLK_M__L3_I0/Y (1.4213 1.5893) load=0.0344562(pf) 

U3_mux2X1/U1/B (0.8594 0.7732) 
U3_mux2X1/U1/Y (1.0522 1.027) load=0.0109998(pf) 

U4_mux2X1/U1/B (0.8594 0.7732) 
U4_mux2X1/U1/Y (1.0501 1.0254) load=0.010605(pf) 

CLK_R_M__L1_I0/A (0.9435 0.9425) 
CLK_R_M__L1_I0/Y (1.1079 1.1238) load=0.0480264(pf) 

U0_CLK_gating/U_LATNCAX2M/CK (0.9433 0.9423) 
U0_CLK_gating/U_LATNCAX2M/ECK (1.1352 1.1493) load=0.00486871(pf) 

CLK_UART_M__L7_I0/A (0.975 0.9507) 
CLK_UART_M__L7_I0/Y (1.0797 1.0665) load=0.0151501(pf) 

U3_mux2X1/U1/A (0.892 0.9942) 
U3_mux2X1/U1/Y (1.0793 1.2158) load=0.0109998(pf) 

U4_mux2X1/U1/A (0.9257 1.0224) 
U4_mux2X1/U1/Y (1.1234 1.2504) load=0.010605(pf) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/CK (1.4516 1.5891) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/CK (1.4517 1.5892) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/CK (1.4516 1.5891) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/CK (1.4515 1.589) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (1.4514 1.5889) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/CK (1.4514 1.5889) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/CK (1.4512 1.5887) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/CK (1.4511 1.5886) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]/CK (1.4514 1.5889) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/CK (1.4515 1.589) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/CK (1.451 1.5885) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/CK (1.4514 1.5889) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/CK (1.451 1.5885) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/CK (1.4514 1.5889) 

U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/CK (1.4509 1.5884) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[0]/CK (1.4516 1.5891) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/CK (1.4512 1.5887) 

U0_RX_TOP/FSM_RX1/cs_reg[0]/CK (1.4518 1.5893) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]/CK (1.451 1.5885) 

U0_RX_TOP/FSM_RX1/cs_reg[1]/CK (1.4518 1.5893) 

U0_RX_TOP/FSM_RX1/cs_reg[2]/CK (1.4508 1.5883) 

U0_RX_TOP/stop_check_RX1/Stop_Error_reg/CK (1.4517 1.5892) 

U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/CK (1.4508 1.5883) 

U0_RX_TOP/parity_check_RX1/par_err_reg/CK (1.45 1.5875) 

U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/CK (1.4507 1.5882) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/CK (1.4507 1.5882) 

U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/CK (1.4516 1.5891) 

U0_RX_TOP/FSM_RX1/par_err_reg_reg/CK (1.451 1.5885) 

U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/CK (1.4512 1.5887) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/CK (1.4516 1.5891) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/CK (1.4516 1.5891) 

U0_TOP_TX/FSM1/cs_reg[0]/CK (1.4207 1.5888) 

U0_TOP_TX/PAR/par_data_reg[6]/CK (1.4209 1.589) 

U0_TOP_TX/PAR/par_data_reg[5]/CK (1.4228 1.5909) 

U0_TOP_TX/SER/data_reg[4]/CK (1.4225 1.5906) 

U0_TOP_TX/SER/data_reg[7]/CK (1.4227 1.5908) 

U0_TOP_TX/SER/data_reg[6]/CK (1.4228 1.5909) 

U0_TOP_TX/SER/data_reg[5]/CK (1.4226 1.5907) 

U0_TOP_TX/SER/data_reg[3]/CK (1.4222 1.5903) 

U0_TOP_TX/SER/data_reg[2]/CK (1.4214 1.5895) 

U0_TOP_TX/SER/data_reg[1]/CK (1.4219 1.59) 

U0_TOP_TX/PAR/par_data_reg[7]/CK (1.4239 1.592) 

U0_TOP_TX/PAR/par_bit_reg/CK (1.4217 1.5898) 

U0_TOP_TX/FSM1/cs_reg[1]/CK (1.4238 1.5919) 

U0_TOP_TX/SER/counter_reg[2]/CK (1.4235 1.5916) 

U0_TOP_TX/mux/TX_OUT_mux_reg/CK (1.423 1.5911) 

U0_TOP_TX/SER/data_reg[0]/CK (1.4237 1.5918) 

U0_TOP_TX/SER/counter_reg[3]/CK (1.4235 1.5916) 

U0_TOP_TX/SER/counter_reg[1]/CK (1.4238 1.5919) 

U0_TOP_TX/SER/counter_reg[0]/CK (1.4238 1.5919) 

U0_TOP_TX/FSM1/cs_reg[2]/CK (1.4232 1.5913) 

U0_TOP_TX/PAR/par_data_reg[0]/CK (1.4213 1.5893) 

U0_TOP_TX/PAR/par_data_reg[4]/CK (1.4213 1.5893) 

U0_TOP_TX/PAR/par_data_reg[3]/CK (1.4213 1.5893) 

U0_TOP_TX/PAR/par_data_reg[2]/CK (1.421 1.589) 

U0_TOP_TX/PAR/par_data_reg[1]/CK (1.421 1.589) 

U0_TOP_TX/FSM1/BUSY_FSM_reg/CK (1.4211 1.5891) 

U0_PULSE_GEN/LVL_SIG_reg_reg/CK (1.4211 1.5891) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[3]/CK (1.4214 1.5894) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[2]/CK (1.4214 1.5894) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (1.4209 1.5889) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/CK (1.4217 1.5897) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/CK (1.423 1.591) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]/CK (1.4227 1.5907) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK (1.4229 1.5909) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/CK (1.4223 1.5903) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/CK (1.4227 1.5907) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/CK (1.4228 1.5908) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/CK (1.4225 1.5905) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/CK (1.4223 1.5903) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/CK (1.4227 1.5907) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/CK (1.423 1.591) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/CK (1.4229 1.5909) 

TX_CLK_M__L1_I0/A (1.0527 1.0275) 
TX_CLK_M__L1_I0/Y (1.2104 1.1932) load=0.0572284(pf) 

RX_CLK_M__L1_I0/A (1.0506 1.0259) 
RX_CLK_M__L1_I0/Y (1.0895 1.1229) load=0.0102545(pf) 

CLK_R_M__L2_I0/A (1.1097 1.1256) 
CLK_R_M__L2_I0/Y (1.1989 1.1833) load=0.0933622(pf) 

ALU_CLK__L1_I0/A (1.1353 1.1494) 
ALU_CLK__L1_I0/Y (1.293 1.3034) load=0.0294762(pf) 

CLK_UART_M__L8_I0/A (1.0807 1.0675) 
CLK_UART_M__L8_I0/Y (1.1866 1.1846) load=0.016784(pf) 

TX_CLK_M__L1_I0/A (1.0798 1.2163) 
TX_CLK_M__L1_I0/Y (1.2367 1.3779) load=0.0572284(pf) 

RX_CLK_M__L1_I0/A (1.1239 1.2509) 
RX_CLK_M__L1_I0/Y (1.3112 1.1956) load=0.0102545(pf) 

TX_CLK_M__L2_I0/A (1.2166 1.1994) 
TX_CLK_M__L2_I0/Y (1.2736 1.2911) load=0.117884(pf) 

RX_CLK_M__L2_I0/A (1.0899 1.1233) 
RX_CLK_M__L2_I0/Y (1.2056 1.2517) load=0.0505343(pf) 

CLK_R_M__L3_I1/A (1.201 1.1854) 
CLK_R_M__L3_I1/Y (1.2498 1.2674) load=0.106679(pf) 

CLK_R_M__L3_I0/A (1.2005 1.1849) 
CLK_R_M__L3_I0/Y (1.2488 1.2664) load=0.104979(pf) 

ALU_CLK__L2_I0/A (1.2942 1.3046) 
ALU_CLK__L2_I0/Y (1.3586 1.3499) load=0.0370574(pf) 

CLK_UART_M__L9_I0/A (1.1878 1.1858) 
CLK_UART_M__L9_I0/Y (1.3159 1.3261) load=0.0485164(pf) 

TX_CLK_M__L2_I0/A (1.2429 1.3841) 
TX_CLK_M__L2_I0/Y (1.4583 1.3174) load=0.117884(pf) 

RX_CLK_M__L2_I0/A (1.3116 1.196) 
RX_CLK_M__L2_I0/Y (1.4265 1.3242) load=0.0505343(pf) 

TX_CLK_M__L3_I3/A (1.2745 1.292) 
TX_CLK_M__L3_I3/Y (1.3437 1.3291) load=0.0354906(pf) 

TX_CLK_M__L3_I2/A (1.2753 1.2928) 
TX_CLK_M__L3_I2/Y (1.3448 1.3302) load=0.0360451(pf) 

TX_CLK_M__L3_I1/A (1.2766 1.2941) 
TX_CLK_M__L3_I1/Y (1.3437 1.329) load=0.0313466(pf) 

TX_CLK_M__L3_I0/A (1.2765 1.294) 
TX_CLK_M__L3_I0/Y (1.3452 1.3305) load=0.0344562(pf) 

RX_CLK_M__L3_I0/A (1.2088 1.2549) 
RX_CLK_M__L3_I0/Y (1.3152 1.2802) load=0.0948539(pf) 

CLK_R_M__L4_I3/A (1.2638 1.2815) 
CLK_R_M__L4_I3/Y (1.346 1.3299) load=0.101345(pf) 

CLK_R_M__L4_I2/A (1.2643 1.282) 
CLK_R_M__L4_I2/Y (1.3458 1.3296) load=0.0987274(pf) 

CLK_R_M__L4_I1/A (1.261 1.2786) 
CLK_R_M__L4_I1/Y (1.3421 1.3262) load=0.0995251(pf) 

CLK_R_M__L4_I0/A (1.2605 1.2781) 
CLK_R_M__L4_I0/Y (1.3409 1.325) load=0.0970693(pf) 

ALU_CLK__L3_I0/A (1.3595 1.3508) 
ALU_CLK__L3_I0/Y (1.3984 1.4106) load=0.0536873(pf) 

CLK_UART_M__L10_I0/A (1.3183 1.3285) 
CLK_UART_M__L10_I0/Y (1.3842 1.3744) load=0.0627913(pf) 

TX_CLK_M__L3_I3/A (1.4592 1.3183) 
TX_CLK_M__L3_I3/Y (1.37 1.5138) load=0.0354906(pf) 

TX_CLK_M__L3_I2/A (1.46 1.3191) 
TX_CLK_M__L3_I2/Y (1.3711 1.5149) load=0.0360451(pf) 

TX_CLK_M__L3_I1/A (1.4613 1.3204) 
TX_CLK_M__L3_I1/Y (1.37 1.5137) load=0.0313466(pf) 

TX_CLK_M__L3_I0/A (1.4612 1.3203) 
TX_CLK_M__L3_I0/Y (1.3715 1.5152) load=0.0344562(pf) 

RX_CLK_M__L3_I0/A (1.4297 1.3274) 
RX_CLK_M__L3_I0/Y (1.3877 1.5011) load=0.0948539(pf) 

U0_TOP_TX/FSM1/cs_reg[0]/CK (1.3446 1.33) 

U0_TOP_TX/PAR/par_data_reg[6]/CK (1.3448 1.3302) 

U0_TOP_TX/PAR/par_data_reg[5]/CK (1.3467 1.3321) 

U0_TOP_TX/SER/data_reg[4]/CK (1.3464 1.3318) 

U0_TOP_TX/SER/data_reg[7]/CK (1.3466 1.332) 

U0_TOP_TX/SER/data_reg[6]/CK (1.3467 1.3321) 

U0_TOP_TX/SER/data_reg[5]/CK (1.3465 1.3319) 

U0_TOP_TX/SER/data_reg[3]/CK (1.3461 1.3315) 

U0_TOP_TX/SER/data_reg[2]/CK (1.3453 1.3307) 

U0_TOP_TX/SER/data_reg[1]/CK (1.3458 1.3312) 

U0_TOP_TX/PAR/par_data_reg[7]/CK (1.3478 1.3332) 

U0_TOP_TX/PAR/par_bit_reg/CK (1.3456 1.331) 

U0_TOP_TX/FSM1/cs_reg[1]/CK (1.3477 1.3331) 

U0_TOP_TX/SER/counter_reg[2]/CK (1.3474 1.3328) 

U0_TOP_TX/mux/TX_OUT_mux_reg/CK (1.3469 1.3323) 

U0_TOP_TX/SER/data_reg[0]/CK (1.3476 1.333) 

U0_TOP_TX/SER/counter_reg[3]/CK (1.3474 1.3328) 

U0_TOP_TX/SER/counter_reg[1]/CK (1.3477 1.3331) 

U0_TOP_TX/SER/counter_reg[0]/CK (1.3477 1.3331) 

U0_TOP_TX/FSM1/cs_reg[2]/CK (1.3471 1.3325) 

U0_TOP_TX/PAR/par_data_reg[0]/CK (1.3452 1.3305) 

U0_TOP_TX/PAR/par_data_reg[4]/CK (1.3452 1.3305) 

U0_TOP_TX/PAR/par_data_reg[3]/CK (1.3452 1.3305) 

U0_TOP_TX/PAR/par_data_reg[2]/CK (1.3449 1.3302) 

U0_TOP_TX/PAR/par_data_reg[1]/CK (1.3449 1.3302) 

U0_TOP_TX/FSM1/BUSY_FSM_reg/CK (1.345 1.3303) 

U0_PULSE_GEN/LVL_SIG_reg_reg/CK (1.345 1.3303) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[3]/CK (1.3453 1.3306) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[2]/CK (1.3453 1.3306) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (1.3448 1.3301) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/CK (1.3456 1.3309) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/CK (1.3469 1.3322) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]/CK (1.3466 1.3319) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK (1.3468 1.3321) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/CK (1.3462 1.3315) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/CK (1.3466 1.3319) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/CK (1.3467 1.332) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/CK (1.3464 1.3317) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/CK (1.3462 1.3315) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/CK (1.3466 1.3319) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/CK (1.3469 1.3322) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/CK (1.3468 1.3321) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/CK (1.3172 1.2822) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/CK (1.3173 1.2823) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/CK (1.3172 1.2822) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/CK (1.3171 1.2821) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (1.317 1.282) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/CK (1.317 1.282) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/CK (1.3168 1.2818) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/CK (1.3167 1.2817) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]/CK (1.317 1.282) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/CK (1.3171 1.2821) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/CK (1.3166 1.2816) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/CK (1.317 1.282) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/CK (1.3166 1.2816) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/CK (1.317 1.282) 

U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/CK (1.3165 1.2815) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[0]/CK (1.3172 1.2822) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/CK (1.3168 1.2818) 

U0_RX_TOP/FSM_RX1/cs_reg[0]/CK (1.3174 1.2824) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]/CK (1.3166 1.2816) 

U0_RX_TOP/FSM_RX1/cs_reg[1]/CK (1.3174 1.2824) 

U0_RX_TOP/FSM_RX1/cs_reg[2]/CK (1.3164 1.2814) 

U0_RX_TOP/stop_check_RX1/Stop_Error_reg/CK (1.3173 1.2823) 

U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/CK (1.3164 1.2814) 

U0_RX_TOP/parity_check_RX1/par_err_reg/CK (1.3156 1.2806) 

U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/CK (1.3163 1.2813) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/CK (1.3163 1.2813) 

U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/CK (1.3172 1.2822) 

U0_RX_TOP/FSM_RX1/par_err_reg_reg/CK (1.3166 1.2816) 

U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/CK (1.3168 1.2818) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/CK (1.3172 1.2822) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/CK (1.3172 1.2822) 

CLK_R_M__L5_I7/A (1.3541 1.3379) 
CLK_R_M__L5_I7/Y (1.4115 1.4294) load=0.137769(pf) 

CLK_R_M__L5_I6/A (1.3513 1.3352) 
CLK_R_M__L5_I6/Y (1.4066 1.4244) load=0.129898(pf) 

CLK_R_M__L5_I5/A (1.3529 1.3367) 
CLK_R_M__L5_I5/Y (1.3975 1.4155) load=0.0936297(pf) 

CLK_R_M__L5_I4/A (1.3524 1.3362) 
CLK_R_M__L5_I4/Y (1.4085 1.4263) load=0.134032(pf) 

CLK_R_M__L5_I3/A (1.349 1.3331) 
CLK_R_M__L5_I3/Y (1.3888 1.4065) load=0.0759718(pf) 

CLK_R_M__L5_I2/A (1.3501 1.3342) 
CLK_R_M__L5_I2/Y (1.3933 1.411) load=0.0874482(pf) 

CLK_R_M__L5_I1/A (1.3461 1.3302) 
CLK_R_M__L5_I1/Y (1.4017 1.4193) load=0.132523(pf) 

CLK_R_M__L5_I0/A (1.3466 1.3307) 
CLK_R_M__L5_I0/Y (1.4022 1.4198) load=0.132386(pf) 

U0_ALU/ALU_OUT_reg[7]/CK (1.3999 1.4121) 

U0_ALU/ALU_OUT_reg[5]/CK (1.3998 1.412) 

U0_ALU/ALU_OUT_reg[13]/CK (1.3999 1.4121) 

U0_ALU/ALU_OUT_reg[12]/CK (1.4 1.4122) 

U0_ALU/ALU_OUT_reg[14]/CK (1.3999 1.4121) 

U0_ALU/ALU_OUT_reg[11]/CK (1.4005 1.4127) 

U0_ALU/ALU_OUT_reg[10]/CK (1.4005 1.4127) 

U0_ALU/ALU_OUT_reg[4]/CK (1.4 1.4122) 

U0_ALU/ALU_OUT_reg[2]/CK (1.4004 1.4126) 

U0_ALU/ALU_OUT_reg[0]/CK (1.4004 1.4126) 

U0_ALU/ALU_OUT_reg[15]/CK (1.3995 1.4117) 

U0_ALU/ALU_OUT_reg[6]/CK (1.3995 1.4117) 

U0_ALU/ALU_OUT_reg[9]/CK (1.3996 1.4118) 

U0_ALU/ALU_OUT_reg[3]/CK (1.3997 1.4119) 

U0_ALU/ALU_OUT_reg[1]/CK (1.4001 1.4123) 

U0_ALU/valid_data_reg/CK (1.3995 1.4117) 

U0_ALU/ALU_OUT_reg[8]/CK (1.3993 1.4115) 

U1_clock_divider/counter_reg[1]/CK (1.3873 1.3775) 

U1_clock_divider/counter_reg[2]/CK (1.3872 1.3774) 

U1_clock_divider/counter_reg[3]/CK (1.387 1.3772) 

U1_clock_divider/counter_reg[4]/CK (1.387 1.3772) 

U1_clock_divider/counter_reg[5]/CK (1.3868 1.377) 

U1_clock_divider/counter_reg[0]/CK (1.3855 1.3757) 

U1_clock_divider/flag_reg/CK (1.3862 1.3764) 

U1_clock_divider/counter_reg[6]/CK (1.3866 1.3768) 

U0_clock_divider/counter_reg[1]/CK (1.387 1.3772) 

U0_clock_divider/counter_reg[0]/CK (1.3871 1.3773) 

U0_clock_divider/counter_reg[2]/CK (1.3872 1.3774) 

U1_RST_SYN/rst_shift_reg_reg[0]/CK (1.3866 1.3768) 

U1_RST_SYN/rst_shift_reg_reg[1]/CK (1.3861 1.3763) 

U0_clock_divider/counter_reg[4]/CK (1.3875 1.3776) 

U0_clock_divider/counter_reg[3]/CK (1.3873 1.3775) 

U0_clock_divider/counter_reg[5]/CK (1.3875 1.3777) 

U0_clock_divider/counter_reg[6]/CK (1.3875 1.3777) 

U0_clock_divider/flag_reg/CK (1.3875 1.3777) 

U0_TOP_TX/FSM1/cs_reg[0]/CK (1.3709 1.5147) 

U0_TOP_TX/PAR/par_data_reg[6]/CK (1.3711 1.5149) 

U0_TOP_TX/PAR/par_data_reg[5]/CK (1.373 1.5168) 

U0_TOP_TX/SER/data_reg[4]/CK (1.3727 1.5165) 

U0_TOP_TX/SER/data_reg[7]/CK (1.3729 1.5167) 

U0_TOP_TX/SER/data_reg[6]/CK (1.373 1.5168) 

U0_TOP_TX/SER/data_reg[5]/CK (1.3728 1.5166) 

U0_TOP_TX/SER/data_reg[3]/CK (1.3724 1.5162) 

U0_TOP_TX/SER/data_reg[2]/CK (1.3716 1.5154) 

U0_TOP_TX/SER/data_reg[1]/CK (1.3721 1.5159) 

U0_TOP_TX/PAR/par_data_reg[7]/CK (1.3741 1.5179) 

U0_TOP_TX/PAR/par_bit_reg/CK (1.3719 1.5157) 

U0_TOP_TX/FSM1/cs_reg[1]/CK (1.374 1.5178) 

U0_TOP_TX/SER/counter_reg[2]/CK (1.3737 1.5175) 

U0_TOP_TX/mux/TX_OUT_mux_reg/CK (1.3732 1.517) 

U0_TOP_TX/SER/data_reg[0]/CK (1.3739 1.5177) 

U0_TOP_TX/SER/counter_reg[3]/CK (1.3737 1.5175) 

U0_TOP_TX/SER/counter_reg[1]/CK (1.374 1.5178) 

U0_TOP_TX/SER/counter_reg[0]/CK (1.374 1.5178) 

U0_TOP_TX/FSM1/cs_reg[2]/CK (1.3734 1.5172) 

U0_TOP_TX/PAR/par_data_reg[0]/CK (1.3715 1.5152) 

U0_TOP_TX/PAR/par_data_reg[4]/CK (1.3715 1.5152) 

U0_TOP_TX/PAR/par_data_reg[3]/CK (1.3715 1.5152) 

U0_TOP_TX/PAR/par_data_reg[2]/CK (1.3712 1.5149) 

U0_TOP_TX/PAR/par_data_reg[1]/CK (1.3712 1.5149) 

U0_TOP_TX/FSM1/BUSY_FSM_reg/CK (1.3713 1.515) 

U0_PULSE_GEN/LVL_SIG_reg_reg/CK (1.3713 1.515) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[3]/CK (1.3716 1.5153) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[2]/CK (1.3716 1.5153) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (1.3711 1.5148) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/CK (1.3719 1.5156) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/CK (1.3732 1.5169) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]/CK (1.3729 1.5166) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK (1.3731 1.5168) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/CK (1.3725 1.5162) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/CK (1.3729 1.5166) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/CK (1.373 1.5167) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/CK (1.3727 1.5164) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/CK (1.3725 1.5162) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/CK (1.3729 1.5166) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/CK (1.3732 1.5169) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/CK (1.3731 1.5168) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/CK (1.3897 1.5031) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/CK (1.3898 1.5032) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/CK (1.3897 1.5031) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/CK (1.3896 1.503) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (1.3895 1.5029) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/CK (1.3895 1.5029) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/CK (1.3893 1.5027) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/CK (1.3892 1.5026) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]/CK (1.3895 1.5029) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/CK (1.3896 1.503) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/CK (1.3891 1.5025) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/CK (1.3895 1.5029) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/CK (1.3891 1.5025) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/CK (1.3895 1.5029) 

U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/CK (1.389 1.5024) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[0]/CK (1.3897 1.5031) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/CK (1.3893 1.5027) 

U0_RX_TOP/FSM_RX1/cs_reg[0]/CK (1.3899 1.5033) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]/CK (1.3891 1.5025) 

U0_RX_TOP/FSM_RX1/cs_reg[1]/CK (1.3899 1.5033) 

U0_RX_TOP/FSM_RX1/cs_reg[2]/CK (1.3889 1.5023) 

U0_RX_TOP/stop_check_RX1/Stop_Error_reg/CK (1.3898 1.5032) 

U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/CK (1.3889 1.5023) 

U0_RX_TOP/parity_check_RX1/par_err_reg/CK (1.3881 1.5015) 

U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/CK (1.3888 1.5022) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/CK (1.3888 1.5022) 

U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/CK (1.3897 1.5031) 

U0_RX_TOP/FSM_RX1/par_err_reg_reg/CK (1.3891 1.5025) 

U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/CK (1.3893 1.5027) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/CK (1.3897 1.5031) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/CK (1.3897 1.5031) 

U0_Register_File/regfile_reg[3][5]/CK (1.4204 1.4383) 

U0_Register_File/regfile_reg[3][1]/CK (1.4204 1.4383) 

U0_Register_File/regfile_reg[3][4]/CK (1.4206 1.4385) 

U0_Register_File/regfile_reg[3][2]/CK (1.4215 1.4394) 

U0_Register_File/regfile_reg[4][0]/CK (1.4206 1.4385) 

U0_Register_File/regfile_reg[4][1]/CK (1.4211 1.439) 

U0_Register_File/regfile_reg[4][2]/CK (1.4215 1.4394) 

U0_Register_File/regfile_reg[6][0]/CK (1.4203 1.4382) 

U0_Register_File/regfile_reg[6][1]/CK (1.4201 1.438) 

U0_Register_File/regfile_reg[6][2]/CK (1.4219 1.4398) 

U0_Register_File/regfile_reg[7][0]/CK (1.4203 1.4382) 

U0_Register_File/regfile_reg[5][1]/CK (1.4195 1.4374) 

U0_Register_File/regfile_reg[11][7]/CK (1.4151 1.433) 

U0_Register_File/regfile_reg[5][0]/CK (1.4193 1.4372) 

U0_Register_File/regfile_reg[5][2]/CK (1.4221 1.44) 

U0_Register_File/regfile_reg[8][0]/CK (1.4151 1.433) 

U0_Register_File/regfile_reg[7][1]/CK (1.4191 1.437) 

U0_Register_File/regfile_reg[4][3]/CK (1.4224 1.4403) 

U0_Register_File/regfile_reg[9][0]/CK (1.4151 1.433) 

U0_Register_File/regfile_reg[5][7]/CK (1.4189 1.4368) 

U0_Register_File/regfile_reg[8][7]/CK (1.4151 1.433) 

U0_Register_File/regfile_reg[10][7]/CK (1.417 1.4349) 

U0_Register_File/regfile_reg[4][7]/CK (1.418 1.4359) 

U0_Register_File/regfile_reg[5][3]/CK (1.4227 1.4406) 

U0_Register_File/regfile_reg[9][7]/CK (1.4151 1.433) 

U0_Register_File/regfile_reg[6][7]/CK (1.4163 1.4342) 

U0_Register_File/regfile_reg[7][2]/CK (1.4187 1.4366) 

U0_Register_File/regfile_reg[9][6]/CK (1.4152 1.4331) 

U0_Register_File/regfile_reg[4][6]/CK (1.4187 1.4366) 

U0_Register_File/regfile_reg[7][3]/CK (1.4231 1.441) 

U0_Register_File/regfile_reg[11][6]/CK (1.4148 1.4327) 

U0_Register_File/regfile_reg[7][7]/CK (1.4149 1.4328) 

U0_Register_File/regfile_reg[4][4]/CK (1.4235 1.4414) 

U0_Register_File/regfile_reg[5][5]/CK (1.4149 1.4328) 

U0_Register_File/regfile_reg[6][3]/CK (1.4239 1.4418) 

U0_Register_File/regfile_reg[6][5]/CK (1.4242 1.4421) 

U0_Register_File/regfile_reg[7][6]/CK (1.4242 1.4421) 

U0_Register_File/regfile_reg[6][4]/CK (1.424 1.4419) 

U0_Register_File/regfile_reg[7][5]/CK (1.4242 1.4421) 

U0_Register_File/regfile_reg[7][4]/CK (1.4241 1.442) 

U0_Register_File/regfile_reg[4][5]/CK (1.4187 1.4366) 

U0_Register_File/regfile_reg[5][4]/CK (1.4235 1.4414) 

U0_Register_File/regfile_reg[11][5]/CK (1.4149 1.4328) 

U0_Register_File/regfile_reg[6][6]/CK (1.415 1.4329) 

U0_Register_File/regfile_reg[8][5]/CK (1.4149 1.4328) 

U0_Register_File/regfile_reg[10][5]/CK (1.415 1.4329) 

U0_Register_File/regfile_reg[10][6]/CK (1.4149 1.4328) 

U0_Register_File/regfile_reg[8][6]/CK (1.4152 1.4331) 

U0_Register_File/regfile_reg[5][6]/CK (1.4153 1.4332) 

U0_Register_File/regfile_reg[1][6]/CK (1.4157 1.4335) 

U0_Register_File/regfile_reg[0][0]/CK (1.4163 1.4341) 

U0_Register_File/regfile_reg[0][4]/CK (1.4155 1.4333) 

U0_Register_File/regfile_reg[1][7]/CK (1.4159 1.4337) 

U0_Register_File/regfile_reg[0][7]/CK (1.416 1.4338) 

U0_Register_File/regfile_reg[1][0]/CK (1.4162 1.4341) 

U0_Register_File/regfile_reg[1][5]/CK (1.4155 1.4333) 

U0_Register_File/regfile_reg[0][2]/CK (1.4153 1.4331) 

U0_Register_File/regfile_reg[0][1]/CK (1.4153 1.4331) 

U0_Register_File/regfile_reg[2][0]/CK (1.4163 1.4341) 

U0_Register_File/regfile_reg[0][3]/CK (1.4154 1.4332) 

U0_Register_File/regfile_reg[1][4]/CK (1.4151 1.4329) 

U0_Register_File/regfile_reg[1][1]/CK (1.4146 1.4324) 

U0_Register_File/regfile_reg[10][3]/CK (1.4151 1.4329) 

U0_Register_File/regfile_reg[10][2]/CK (1.4149 1.4327) 

U0_Register_File/regfile_reg[9][2]/CK (1.4147 1.4325) 

U0_Register_File/regfile_reg[11][1]/CK (1.4067 1.4245) 

U0_Register_File/regfile_reg[1][2]/CK (1.415 1.4328) 

U0_Register_File/regfile_reg[10][1]/CK (1.4138 1.4316) 

U0_Register_File/regfile_reg[9][1]/CK (1.4138 1.4316) 

U0_Register_File/regfile_reg[0][6]/CK (1.4127 1.4305) 

U0_Register_File/regfile_reg[9][4]/CK (1.4127 1.4305) 

U0_Register_File/regfile_reg[8][1]/CK (1.4133 1.4311) 

U0_Register_File/regfile_reg[9][3]/CK (1.4125 1.4303) 

U0_Register_File/regfile_reg[12][1]/CK (1.4083 1.4261) 

U0_Register_File/regfile_reg[8][2]/CK (1.4122 1.43) 

U0_Register_File/regfile_reg[10][4]/CK (1.4126 1.4304) 

U0_Register_File/regfile_reg[8][4]/CK (1.4129 1.4307) 

U0_Register_File/regfile_reg[0][5]/CK (1.4128 1.4306) 

U0_Register_File/regfile_reg[9][5]/CK (1.4129 1.4307) 

U0_Register_File/regfile_reg[1][3]/CK (1.4118 1.4296) 

U0_Register_File/regfile_reg[11][2]/CK (1.4122 1.43) 

U0_Register_File/regfile_reg[11][3]/CK (1.4121 1.4299) 

U0_Register_File/regfile_reg[8][3]/CK (1.4124 1.4302) 

U0_Register_File/regfile_reg[11][4]/CK (1.413 1.4308) 

U0_Register_File/regfile_reg[11][0]/CK (1.4081 1.4259) 

U0_Register_File/regfile_reg[10][0]/CK (1.4099 1.4277) 

U0_Register_File/regfile_reg[14][1]/CK (1.4083 1.4261) 

U0_Register_File/regfile_reg[12][0]/CK (1.4082 1.426) 

U0_Register_File/regfile_reg[13][7]/CK (1.4081 1.4261) 

U0_Register_File/regfile_reg[3][7]/CK (1.408 1.426) 

U0_Register_File/regfile_reg[3][6]/CK (1.4082 1.4261) 

U0_Register_File/regfile_reg[3][3]/CK (1.4081 1.4261) 

U0_Register_File/regfile_reg[13][6]/CK (1.4075 1.4255) 

U0_Register_File/regfile_reg[2][4]/CK (1.4078 1.4257) 

U0_Register_File/regfile_reg[3][0]/CK (1.4078 1.4258) 

U0_Register_File/regfile_reg[14][3]/CK (1.4078 1.4257) 

U0_Register_File/regfile_reg[14][7]/CK (1.4082 1.4261) 

U0_Register_File/regfile_reg[15][1]/CK (1.4078 1.4258) 

U0_Register_File/regfile_reg[15][0]/CK (1.4078 1.4258) 

U0_Register_File/regfile_reg[13][0]/CK (1.4082 1.4261) 

U0_Register_File/regfile_reg[14][0]/CK (1.4078 1.4258) 

U0_Register_File/regfile_reg[2][5]/CK (1.4069 1.4248) 

U0_Register_File/regfile_reg[13][4]/CK (1.4076 1.4256) 

U0_Register_File/regfile_reg[15][7]/CK (1.4073 1.4253) 

U0_Register_File/regfile_reg[12][7]/CK (1.4077 1.4257) 

U0_Register_File/regfile_reg[2][3]/CK (1.407 1.425) 

U0_RST_SYN/rst_shift_reg_reg[0]/CK (1.4069 1.4249) 

U0_Register_File/regfile_reg[2][6]/CK (1.4067 1.4247) 

U0_Register_File/regfile_reg[12][5]/CK (1.4066 1.4246) 

U0_Register_File/regfile_reg[14][5]/CK (1.4031 1.4211) 

U0_Register_File/regfile_reg[14][6]/CK (1.4066 1.4245) 

U0_Register_File/regfile_reg[14][4]/CK (1.4015 1.4195) 

U0_Register_File/regfile_reg[13][5]/CK (1.4042 1.4222) 

U0_Register_File/regfile_reg[15][5]/CK (1.4049 1.4229) 

U0_Register_File/regfile_reg[2][7]/CK (1.406 1.4239) 

U0_Register_File/regfile_reg[12][6]/CK (1.4065 1.4245) 

U0_Register_File/regfile_reg[15][6]/CK (1.4076 1.4256) 

U0_RST_SYN/rst_shift_reg_reg[1]/CK (1.4068 1.4248) 

U0_DATA_SYNC/enable_pulse_gen_reg_reg/CK (1.413 1.4308) 

U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]/CK (1.4137 1.4315) 

U0_DATA_SYNC/sync_bus_reg[0]/CK (1.413 1.4308) 

U0_DATA_SYNC/sync_reg_reg[1]/CK (1.4123 1.4301) 

U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]/CK (1.4136 1.4314) 

U0_DATA_SYNC/enable_pulse_reg/CK (1.4129 1.4307) 

U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]/CK (1.4136 1.4314) 

U0_DATA_SYNC/sync_bus_reg[2]/CK (1.4127 1.4305) 

U0_DATA_SYNC/sync_bus_reg[1]/CK (1.4122 1.43) 

U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]/CK (1.4136 1.4314) 

U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]/CK (1.4132 1.431) 

U0_DATA_SYNC/sync_bus_reg[7]/CK (1.4116 1.4294) 

U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]/CK (1.4136 1.4314) 

U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]/CK (1.4135 1.4313) 

U0_DATA_SYNC/sync_bus_reg[3]/CK (1.4111 1.4289) 

U0_DATA_SYNC/sync_reg_reg[0]/CK (1.4112 1.429) 

U0_SYS_CTRL/current_state_reg[3]/CK (1.4136 1.4314) 

U0_DATA_SYNC/sync_bus_reg[4]/CK (1.411 1.4288) 

U0_DATA_SYNC/sync_bus_reg[6]/CK (1.4112 1.429) 

U0_DATA_SYNC/sync_bus_reg[5]/CK (1.4108 1.4286) 

U0_Register_File/regfile_reg[2][2]/CK (1.4103 1.4281) 

U0_Register_File/regfile_reg[2][1]/CK (1.4098 1.4276) 

U0_SYS_CTRL/current_state_reg[0]/CK (1.4104 1.4282) 

U0_Register_File/regfile_reg[12][4]/CK (1.4091 1.4269) 

U0_Register_File/regfile_reg[15][4]/CK (1.4086 1.4264) 

U0_SYS_CTRL/Address_reg[0]/CK (1.4103 1.4281) 

U0_SYS_CTRL/current_state_reg[1]/CK (1.4132 1.431) 

U0_SYS_CTRL/Address_reg[1]/CK (1.4104 1.4282) 

U0_Register_File/regfile_reg[12][3]/CK (1.4103 1.4281) 

U0_Register_File/regfile_reg[15][3]/CK (1.4107 1.4285) 

U0_Register_File/regfile_reg[13][2]/CK (1.4109 1.4287) 

U0_Register_File/regfile_reg[13][3]/CK (1.4118 1.4296) 

U0_Register_File/RdData_reg[0]/CK (1.412 1.4298) 

U0_Register_File/regfile_reg[15][2]/CK (1.4117 1.4295) 

U0_Register_File/regfile_reg[14][2]/CK (1.4118 1.4296) 

U0_Register_File/regfile_reg[12][2]/CK (1.4117 1.4295) 

U0_Register_File/regfile_reg[13][1]/CK (1.4118 1.4296) 

U0_Register_File/RdData_reg[5]/CK (1.4124 1.4302) 

U0_Register_File/RdData_reg[1]/CK (1.4131 1.4309) 

U0_Register_File/RdData_reg[3]/CK (1.413 1.4308) 

U0_Register_File/RdData_reg[2]/CK (1.4128 1.4306) 

U0_Register_File/RdData_reg[4]/CK (1.413 1.4308) 

U0_Register_File/RdData_reg[6]/CK (1.4127 1.4305) 

U0_Register_File/RdData_valid_reg/CK (1.4131 1.4309) 

U0_SYS_CTRL/Address_reg[2]/CK (1.4126 1.4304) 

U0_SYS_CTRL/Address_reg[3]/CK (1.4125 1.4303) 

U0_Register_File/RdData_reg[7]/CK (1.3949 1.4127) 

U0_SYS_CTRL/second_frame_reg_inst/CK (1.3947 1.4124) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][2]/CK (1.3901 1.4078) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]/CK (1.393 1.4107) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][2]/CK (1.3901 1.4078) 

U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (1.3941 1.4118) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]/CK (1.394 1.4117) 

U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[0]/CK (1.3948 1.4125) 

U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[4]/CK (1.3946 1.4123) 

U0_SYS_CTRL/current_state_reg[2]/CK (1.3948 1.4125) 

U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]/CK (1.3947 1.4124) 

U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[2]/CK (1.3945 1.4122) 

U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]/CK (1.3947 1.4124) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][1]/CK (1.3931 1.4108) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][1]/CK (1.3918 1.4096) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]/CK (1.3927 1.4104) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][2]/CK (1.3909 1.4086) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][1]/CK (1.393 1.4107) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][0]/CK (1.3912 1.4089) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]/CK (1.3938 1.4115) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][0]/CK (1.3937 1.4114) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][7]/CK (1.3912 1.4089) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][0]/CK (1.3936 1.4113) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]/CK (1.396 1.4137) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][3]/CK (1.3959 1.4136) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][4]/CK (1.3954 1.413) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]/CK (1.396 1.4137) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][3]/CK (1.3959 1.4136) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][3]/CK (1.3989 1.4166) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][4]/CK (1.399 1.4166) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][4]/CK (1.3989 1.4166) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][6]/CK (1.3977 1.4154) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][6]/CK (1.3963 1.414) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][7]/CK (1.3962 1.4139) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][6]/CK (1.397 1.4146) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][5]/CK (1.3965 1.4142) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]/CK (1.4002 1.4178) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]/CK (1.4002 1.4179) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][1]/CK (1.4001 1.4178) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][0]/CK (1.4001 1.4178) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]/CK (1.3999 1.4176) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][7]/CK (1.3963 1.414) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][3]/CK (1.3989 1.4166) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]/CK (1.3989 1.4166) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][5]/CK (1.3985 1.4162) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][5]/CK (1.3978 1.4155) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]/CK (1.3995 1.4172) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]/CK (1.3997 1.4174) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][2]/CK (1.3997 1.4174) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][1]/CK (1.3998 1.4175) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][3]/CK (1.3994 1.4171) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][2]/CK (1.3994 1.4171) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][7]/CK (1.4129 1.4305) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][7]/CK (1.4129 1.4305) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][6]/CK (1.413 1.4306) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][5]/CK (1.4133 1.4309) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][5]/CK (1.4144 1.432) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][6]/CK (1.4137 1.4312) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]/CK (1.4111 1.4286) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][7]/CK (1.4124 1.43) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][6]/CK (1.4139 1.4315) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][5]/CK (1.4144 1.432) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][0]/CK (1.4114 1.429) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][7]/CK (1.412 1.4296) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]/CK (1.4141 1.4317) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]/CK (1.4143 1.4319) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]/CK (1.4108 1.4283) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]/CK (1.4102 1.4278) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][4]/CK (1.4144 1.432) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]/CK (1.4102 1.4278) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][4]/CK (1.4111 1.4287) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]/CK (1.4141 1.4317) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][7]/CK (1.4074 1.425) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][0]/CK (1.4116 1.4292) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][4]/CK (1.4144 1.432) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][0]/CK (1.407 1.4246) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]/CK (1.4129 1.4305) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][3]/CK (1.4123 1.4299) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][6]/CK (1.4127 1.4302) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]/CK (1.412 1.4295) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][3]/CK (1.4128 1.4304) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][7]/CK (1.4049 1.4225) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][2]/CK (1.4142 1.4318) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][0]/CK (1.4143 1.4319) 

U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[0]/CK (1.4141 1.4317) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]/CK (1.4122 1.4298) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][3]/CK (1.4128 1.4304) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][1]/CK (1.4125 1.4301) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][2]/CK (1.4127 1.4303) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][7]/CK (1.4137 1.4313) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][0]/CK (1.414 1.4316) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][1]/CK (1.414 1.4316) 

U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[1]/CK (1.4141 1.4317) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][2]/CK (1.413 1.4306) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][7]/CK (1.4049 1.4225) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][1]/CK (1.4133 1.4309) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]/CK (1.4246 1.442) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][4]/CK (1.416 1.4335) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][5]/CK (1.4154 1.4329) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][6]/CK (1.4134 1.4309) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]/CK (1.4148 1.4324) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][3]/CK (1.4159 1.4334) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]/CK (1.4159 1.4334) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][0]/CK (1.4099 1.4274) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]/CK (1.4245 1.4419) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][2]/CK (1.416 1.4335) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][1]/CK (1.4095 1.427) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][2]/CK (1.416 1.4335) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]/CK (1.4169 1.4344) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][3]/CK (1.4244 1.4418) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]/CK (1.4077 1.4252) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][1]/CK (1.4187 1.4362) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][2]/CK (1.419 1.4365) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][1]/CK (1.4071 1.4246) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][3]/CK (1.4218 1.4392) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][0]/CK (1.406 1.4235) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][4]/CK (1.4243 1.4417) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][5]/CK (1.4204 1.4379) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][4]/CK (1.4242 1.4417) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][5]/CK (1.423 1.4404) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]/CK (1.424 1.4415) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]/CK (1.4235 1.441) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][6]/CK (1.4071 1.4247) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]/CK (1.4259 1.4433) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][6]/CK (1.4276 1.445) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][6]/CK (1.4269 1.4443) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][7]/CK (1.4273 1.4447) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][1]/CK (1.4271 1.4445) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]/CK (1.4276 1.445) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][6]/CK (1.4263 1.4437) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][0]/CK (1.4275 1.4449) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][4]/CK (1.4273 1.4447) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][5]/CK (1.4271 1.4445) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][3]/CK (1.4273 1.4447) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][2]/CK (1.4271 1.4446) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][4]/CK (1.4273 1.4448) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][5]/CK (1.4248 1.4423) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][5]/CK (1.4253 1.4427) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][4]/CK (1.4245 1.4419) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: UART_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 10
Nr. of Sinks                   : 91
Nr. of Buffer                  : 22
Nr. of Level (including gates) : 13
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_RX_TOP/FSM_RX1/cs_reg[0]/CK 1441.6(ps)
Min trig. edge delay at sink(R): U0_TOP_TX/FSM1/cs_reg[0]/CK 1360.7(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1360.7~1441.6(ps)      0~0(ps)             
Fall Phase Delay               : 1329.9~1581.7(ps)      0~0(ps)             
Trig. Edge Skew                : 80.9(ps)               200(ps)             
Rise Skew                      : 80.9(ps)               
Fall Skew                      : 251.8(ps)              
Max. Rise Buffer Tran          : 262.2(ps)              50(ps)              
Max. Fall Buffer Tran          : 159.2(ps)              50(ps)              
Max. Rise Sink Tran            : 65.7(ps)               50(ps)              
Max. Fall Sink Tran            : 63.2(ps)               50(ps)              
Min. Rise Buffer Tran          : 22.6(ps)               0(ps)               
Min. Fall Buffer Tran          : 21.5(ps)               0(ps)               
Min. Rise Sink Tran            : 48(ps)                 0(ps)               
Min. Fall Sink Tran            : 44.5(ps)               0(ps)               

view setup1_analysis_view : skew = 80.9ps (required = 200ps)
view setup2_analysis_view : skew = 80.9ps (required = 200ps)
view setup3_analysis_view : skew = 80.9ps (required = 200ps)
view hold1_analysis_view : skew = 16.8ps (required = 200ps)
view hold2_analysis_view : skew = 16.8ps (required = 200ps)
view hold3_analysis_view : skew = 16.8ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
CLK_UART_M__L1_I0/A              [262.2 159.2](ps)      50(ps)              
U1_clock_divider/o_div_clk_reg_reg/CK[262.2 159.2](ps)      50(ps)              
U0_clock_divider/o_div_clk_reg_reg/CK[262.2 159.2](ps)      50(ps)              
CLK_UART_M__L2_I0/A              [59.2 42.6](ps)        50(ps)              
U1_clock_divider/U47/B           [146.5 112.8](ps)      50(ps)              
U0_clock_divider/U47/B           [135.3 107](ps)        50(ps)              
CLK_UART_M__L3_I0/A              [54.6 50.5](ps)        50(ps)              
U4_mux2X1/U1/A                   [129 112.2](ps)        50(ps)              
U3_mux2X1/U1/A                   [78 83.7](ps)          50(ps)              
CLK_UART_M__L4_I0/A              [61.6 55.6](ps)        50(ps)              
RX_CLK_M__L1_I0/A                [135.5 103.1](ps)      50(ps)              
TX_CLK_M__L1_I0/A                [139.1 104.7](ps)      50(ps)              
RX_CLK_M__L2_I0/A                [57.1 62.2](ps)        50(ps)              
TX_CLK_M__L2_I0/A                [87.2 85.9](ps)        50(ps)              
RX_CLK_M__L3_I0/A                [99.5 60.7](ps)        50(ps)              
TX_CLK_M__L3_I3/A                [79.3 73](ps)          50(ps)              
TX_CLK_M__L3_I2/A                [79.3 73](ps)          50(ps)              
TX_CLK_M__L3_I1/A                [79.3 73](ps)          50(ps)              
TX_CLK_M__L3_I0/A                [79.3 73](ps)          50(ps)              
U3_mux2X1/U1/A                   [73.9 71.2](ps)        50(ps)              
U4_mux2X1/U1/A                   [125.7 98.3](ps)       50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/cs_reg[0]/CK   [65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/cs_reg[1]/CK   [65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/cs_reg[2]/CK   [65.7 63.2](ps)        50(ps)              
U0_RX_TOP/stop_check_RX1/Stop_Error_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/parity_check_RX1/par_err_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/par_err_reg_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_TOP_TX/FSM1/cs_reg[0]/CK      [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/PAR/par_data_reg[6]/CK [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/PAR/par_data_reg[5]/CK [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[4]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[7]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[6]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[5]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[3]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[2]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[1]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/PAR/par_data_reg[7]/CK [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/PAR/par_bit_reg/CK     [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/FSM1/cs_reg[1]/CK      [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[2]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/mux/TX_OUT_mux_reg/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[0]/CK     [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[3]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[1]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[0]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/FSM1/cs_reg[2]/CK      [51.5 47.8](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/CK[50.3 46.7](ps)        50(ps)              
TX_CLK_M__L1_I0/A                [139.1 104.7](ps)      50(ps)              
RX_CLK_M__L1_I0/A                [135.5 103.1](ps)      50(ps)              
CLK_UART_M__L9_I0/A              [50.1 49.7](ps)        50(ps)              
TX_CLK_M__L2_I0/A                [87.2 85.9](ps)        50(ps)              
RX_CLK_M__L2_I0/A                [57.1 62.2](ps)        50(ps)              
CLK_UART_M__L10_I0/A             [78.8 78.1](ps)        50(ps)              
TX_CLK_M__L3_I3/A                [79.3 73](ps)          50(ps)              
TX_CLK_M__L3_I2/A                [79.3 73](ps)          50(ps)              
TX_CLK_M__L3_I1/A                [79.3 73](ps)          50(ps)              
TX_CLK_M__L3_I0/A                [79.3 73](ps)          50(ps)              
RX_CLK_M__L3_I0/A                [99.5 60.7](ps)        50(ps)              
U1_clock_divider/counter_reg[1]/CK[53.3 48.4](ps)        50(ps)              
U1_clock_divider/counter_reg[2]/CK[53.3 48.4](ps)        50(ps)              
U1_clock_divider/counter_reg[3]/CK[53.3 48.4](ps)        50(ps)              
U1_clock_divider/counter_reg[4]/CK[53.3 48.4](ps)        50(ps)              
U1_clock_divider/counter_reg[5]/CK[53.3 48.4](ps)        50(ps)              
U1_clock_divider/counter_reg[0]/CK[53.3 48.4](ps)        50(ps)              
U1_clock_divider/flag_reg/CK     [53.3 48.4](ps)        50(ps)              
U1_clock_divider/counter_reg[6]/CK[53.3 48.4](ps)        50(ps)              
U0_clock_divider/counter_reg[1]/CK[53.3 48.4](ps)        50(ps)              
U0_clock_divider/counter_reg[0]/CK[53.3 48.4](ps)        50(ps)              
U0_clock_divider/counter_reg[2]/CK[53.3 48.4](ps)        50(ps)              
U1_RST_SYN/rst_shift_reg_reg[0]/CK[53.3 48.4](ps)        50(ps)              
U1_RST_SYN/rst_shift_reg_reg[1]/CK[53.3 48.4](ps)        50(ps)              
U0_clock_divider/counter_reg[4]/CK[53.3 48.4](ps)        50(ps)              
U0_clock_divider/counter_reg[3]/CK[53.3 48.4](ps)        50(ps)              
U0_clock_divider/counter_reg[5]/CK[53.3 48.4](ps)        50(ps)              
U0_clock_divider/counter_reg[6]/CK[53.3 48.4](ps)        50(ps)              
U0_clock_divider/flag_reg/CK     [53.3 48.4](ps)        50(ps)              
U0_TOP_TX/FSM1/cs_reg[0]/CK      [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/PAR/par_data_reg[6]/CK [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/PAR/par_data_reg[5]/CK [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[4]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[7]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[6]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[5]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[3]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[2]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[1]/CK     [51.1 47.4](ps)        50(ps)              
U0_TOP_TX/PAR/par_data_reg[7]/CK [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/PAR/par_bit_reg/CK     [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/FSM1/cs_reg[1]/CK      [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[2]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/mux/TX_OUT_mux_reg/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/data_reg[0]/CK     [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[3]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[1]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/SER/counter_reg[0]/CK  [51.5 47.8](ps)        50(ps)              
U0_TOP_TX/FSM1/cs_reg[2]/CK      [51.5 47.8](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/CK[50.3 46.7](ps)        50(ps)              
U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/CK[50.3 46.7](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/cs_reg[0]/CK   [65.7 63.2](ps)        50(ps)              
U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/cs_reg[1]/CK   [65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/cs_reg[2]/CK   [65.7 63.2](ps)        50(ps)              
U0_RX_TOP/stop_check_RX1/Stop_Error_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/parity_check_RX1/par_err_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/par_err_reg_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/CK[65.7 63.2](ps)        50(ps)              
U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/CK[65.7 63.2](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: UART_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 91
     Rise Delay	   : [1360.7(ps)  1441.6(ps)]
     Rise Skew	   : 80.9(ps)
     Fall Delay	   : [1329.9(ps)  1581.7(ps)]
     Fall Skew	   : 251.8(ps)


  Child Tree 1 from U1_mux2X1/U1/A: 
     nrSink : 91
     Rise Delay [1360.7(ps)  1441.6(ps)] Skew [80.9(ps)]
     Fall Delay[1329.9(ps)  1581.7(ps)] Skew=[251.8(ps)]


  Main Tree from UART_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_mux2X1/U1/A [56.7(ps) 58.7(ps)]
OUTPUT_TERM: U1_mux2X1/U1/Y [303.2(ps) 315.9(ps)]

Main Tree: 
     nrSink         : 91
     Rise Delay	   : [1360.7(ps)  1441.6(ps)]
     Rise Skew	   : 80.9(ps)
     Fall Delay	   : [1329.9(ps)  1581.7(ps)]
     Fall Skew	   : 251.8(ps)


  Child Tree 1 from U1_clock_divider/o_div_clk_reg_reg/CK: 
     nrSink : 31
     Rise Delay [1439.8(ps)  1441.6(ps)] Skew [1.8(ps)]
     Fall Delay[1577.3(ps)  1579.1(ps)] Skew=[1.8(ps)]


  Child Tree 2 from U0_clock_divider/o_div_clk_reg_reg/CK: 
     nrSink : 42
     Rise Delay [1410.5(ps)  1413.7(ps)] Skew [3.2(ps)]
     Fall Delay[1578.5(ps)  1581.7(ps)] Skew=[3.2(ps)]


  Child Tree 3 from U0_clock_divider/U47/A: 
     nrSink : 42
     Rise Delay [1360.7(ps)  1363.9(ps)] Skew [3.2(ps)]
     Fall Delay[1468.9(ps)  1472.1(ps)] Skew=[3.2(ps)]


  Child Tree 4 from U1_clock_divider/U47/A: 
     nrSink : 31
     Rise Delay [1377.9(ps)  1379.7(ps)] Skew [1.8(ps)]
     Fall Delay[1455.7(ps)  1457.5(ps)] Skew=[1.8(ps)]


  Main Tree from U1_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 18
     nrGate : 4
     Rise Delay [1375.3(ps)  1377.3(ps)] Skew [2(ps)]
     Fall Delay [1329.9(ps)  1331.9(ps)] Skew=[2(ps)]


**** Sub Tree Report ****
INPUT_TERM: U1_clock_divider/o_div_clk_reg_reg/CK [304.9(ps) 317.6(ps)]
OUTPUT_TERM: U1_clock_divider/o_div_clk_reg_reg/Q [762(ps) 824.2(ps)]

Main Tree: 
     nrSink         : 31
     Rise Delay	   : [1439.8(ps)  1441.6(ps)]
     Rise Skew	   : 1.8(ps)
     Fall Delay	   : [1577.3(ps)  1579.1(ps)]
     Fall Skew	   : 1.8(ps)


  Child Tree 1 from U1_clock_divider/U47/B: 
     nrSink : 31
     Rise Delay [1439.8(ps)  1441.6(ps)] Skew [1.8(ps)]
     Fall Delay[1577.3(ps)  1579.1(ps)] Skew=[1.8(ps)]


  Main Tree from U1_clock_divider/o_div_clk_reg_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_clock_divider/o_div_clk_reg_reg/CK [304.3(ps) 317(ps)]
OUTPUT_TERM: U0_clock_divider/o_div_clk_reg_reg/Q [753.8(ps) 817.8(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1410.5(ps)  1413.7(ps)]
     Rise Skew	   : 3.2(ps)
     Fall Delay	   : [1578.5(ps)  1581.7(ps)]
     Fall Skew	   : 3.2(ps)


  Child Tree 1 from U0_clock_divider/U47/B: 
     nrSink : 42
     Rise Delay [1410.5(ps)  1413.7(ps)] Skew [3.2(ps)]
     Fall Delay[1578.5(ps)  1581.7(ps)] Skew=[3.2(ps)]


  Main Tree from U0_clock_divider/o_div_clk_reg_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_clock_divider/U47/B [762.3(ps) 824.5(ps)]
OUTPUT_TERM: U1_clock_divider/U47/Y [976.1(ps) 1093.7(ps)]

Main Tree: 
     nrSink         : 31
     Rise Delay	   : [1439.8(ps)  1441.6(ps)]
     Rise Skew	   : 1.8(ps)
     Fall Delay	   : [1577.3(ps)  1579.1(ps)]
     Fall Skew	   : 1.8(ps)


  Child Tree 1 from U4_mux2X1/U1/A: 
     nrSink : 31
     Rise Delay [1439.8(ps)  1441.6(ps)] Skew [1.8(ps)]
     Fall Delay[1577.3(ps)  1579.1(ps)] Skew=[1.8(ps)]


  Main Tree from U1_clock_divider/U47/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_clock_divider/U47/B [754(ps) 818(ps)]
OUTPUT_TERM: U0_clock_divider/U47/Y [930.5(ps) 1054.3(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1410.5(ps)  1413.7(ps)]
     Rise Skew	   : 3.2(ps)
     Fall Delay	   : [1578.5(ps)  1581.7(ps)]
     Fall Skew	   : 3.2(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 42
     Rise Delay [1410.5(ps)  1413.7(ps)] Skew [3.2(ps)]
     Fall Delay[1578.5(ps)  1581.7(ps)] Skew=[3.2(ps)]


  Main Tree from U0_clock_divider/U47/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U4_mux2X1/U1/A [976.6(ps) 1094.2(ps)]
OUTPUT_TERM: U4_mux2X1/U1/Y [1175.1(ps) 1326.2(ps)]

Main Tree: 
     nrSink         : 31
     Rise Delay	   : [1439.8(ps)  1441.6(ps)]
     Rise Skew	   : 1.8(ps)
     Fall Delay	   : [1577.3(ps)  1579.1(ps)]
     Fall Skew	   : 1.8(ps)


  Main Tree from U4_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 31
     nrGate : 0
     Rise Delay [1439.8(ps)  1441.6(ps)] Skew [1.8(ps)]
     Fall Delay [1577.3(ps)  1579.1(ps)] Skew=[1.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [930.6(ps) 1054.4(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1118.9(ps) 1279.6(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1410.5(ps)  1413.7(ps)]
     Rise Skew	   : 3.2(ps)
     Fall Delay	   : [1578.5(ps)  1581.7(ps)]
     Fall Skew	   : 3.2(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 42
     nrGate : 0
     Rise Delay [1410.5(ps)  1413.7(ps)] Skew [3.2(ps)]
     Fall Delay [1578.5(ps)  1581.7(ps)] Skew=[3.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_clock_divider/U47/A [748.6(ps) 774.2(ps)]
OUTPUT_TERM: U0_clock_divider/U47/Y [881.7(ps) 948.3(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1360.7(ps)  1363.9(ps)]
     Rise Skew	   : 3.2(ps)
     Fall Delay	   : [1468.9(ps)  1472.1(ps)]
     Fall Skew	   : 3.2(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 42
     Rise Delay [1360.7(ps)  1363.9(ps)] Skew [3.2(ps)]
     Fall Delay[1468.9(ps)  1472.1(ps)] Skew=[3.2(ps)]


  Main Tree from U0_clock_divider/U47/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_clock_divider/U47/A [748.6(ps) 774.2(ps)]
OUTPUT_TERM: U1_clock_divider/U47/Y [915(ps) 976.1(ps)]

Main Tree: 
     nrSink         : 31
     Rise Delay	   : [1377.9(ps)  1379.7(ps)]
     Rise Skew	   : 1.8(ps)
     Fall Delay	   : [1455.7(ps)  1457.5(ps)]
     Fall Skew	   : 1.8(ps)


  Child Tree 1 from U4_mux2X1/U1/A: 
     nrSink : 31
     Rise Delay [1377.9(ps)  1379.7(ps)] Skew [1.8(ps)]
     Fall Delay[1455.7(ps)  1457.5(ps)] Skew=[1.8(ps)]


  Main Tree from U1_clock_divider/U47/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [881.8(ps) 948.4(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1069.1(ps) 1170(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1360.7(ps)  1363.9(ps)]
     Rise Skew	   : 3.2(ps)
     Fall Delay	   : [1468.9(ps)  1472.1(ps)]
     Fall Skew	   : 3.2(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 42
     nrGate : 0
     Rise Delay [1360.7(ps)  1363.9(ps)] Skew [3.2(ps)]
     Fall Delay [1468.9(ps)  1472.1(ps)] Skew=[3.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: U4_mux2X1/U1/A [915.5(ps) 976.6(ps)]
OUTPUT_TERM: U4_mux2X1/U1/Y [1113.2(ps) 1204.6(ps)]

Main Tree: 
     nrSink         : 31
     Rise Delay	   : [1377.9(ps)  1379.7(ps)]
     Rise Skew	   : 1.8(ps)
     Fall Delay	   : [1455.7(ps)  1457.5(ps)]
     Fall Skew	   : 1.8(ps)


  Main Tree from U4_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 31
     nrGate : 0
     Rise Delay [1377.9(ps)  1379.7(ps)] Skew [1.8(ps)]
     Fall Delay [1455.7(ps)  1457.5(ps)] Skew=[1.8(ps)]


UART_CLK (0 0) load=0.0479114(pf) 

UART_CLK__L1_I0/A (0.0019 0.0019) 
UART_CLK__L1_I0/Y (0.0245 0.0262) load=0.0175077(pf) 

UART_CLK__L2_I0/A (0.0259 0.0276) 
UART_CLK__L2_I0/Y (0.0564 0.0584) load=0.00729061(pf) 

U1_mux2X1/U1/A (0.0567 0.0587) 
U1_mux2X1/U1/Y (0.3032 0.3159) load=0.0241603(pf) 

CLK_UART_M__L1_I0/A (0.304 0.3167) 
CLK_UART_M__L1_I0/Y (0.4339 0.4539) load=0.0109704(pf) 

U1_clock_divider/o_div_clk_reg_reg/CK (0.3049 0.3176) 
U1_clock_divider/o_div_clk_reg_reg/Q (0.762 0.8242) load=0.0108456(pf) 

U0_clock_divider/o_div_clk_reg_reg/CK (0.3043 0.317) 
U0_clock_divider/o_div_clk_reg_reg/Q (0.7538 0.8178) load=0.00953162(pf) 

CLK_UART_M__L2_I0/A (0.4342 0.4542) 
CLK_UART_M__L2_I0/Y (0.5467 0.5686) load=0.0220356(pf) 

U1_clock_divider/U47/B (0.7623 0.8245) 
U1_clock_divider/U47/Y (0.9761 1.0937) load=0.00952723(pf) 

U0_clock_divider/U47/B (0.754 0.818) 
U0_clock_divider/U47/Y (0.9305 1.0543) load=0.00372413(pf) 

CLK_UART_M__L3_I0/A (0.5483 0.5702) 
CLK_UART_M__L3_I0/Y (0.6632 0.689) load=0.0477761(pf) 

U4_mux2X1/U1/A (0.9766 1.0942) 
U4_mux2X1/U1/Y (1.1751 1.3262) load=0.010605(pf) 

U3_mux2X1/U1/A (0.9306 1.0544) 
U3_mux2X1/U1/Y (1.1189 1.2796) load=0.0109998(pf) 

CLK_UART_M__L4_I0/A (0.6653 0.6911) 
CLK_UART_M__L4_I0/Y (0.7392 0.7156) load=0.0574579(pf) 

RX_CLK_M__L1_I0/A (1.1756 1.3267) 
RX_CLK_M__L1_I0/Y (1.387 1.2473) load=0.0102545(pf) 

TX_CLK_M__L1_I0/A (1.1194 1.2801) 
TX_CLK_M__L1_I0/Y (1.2763 1.4417) load=0.0572284(pf) 

CLK_UART_M__L5_I1/A (0.74 0.7164) 
CLK_UART_M__L5_I1/Y (0.8235 0.8252) load=0.0140707(pf) 

CLK_UART_M__L5_I0/A (0.7399 0.7163) 
CLK_UART_M__L5_I0/Y (0.7482 0.7738) load=0.0133713(pf) 

RX_CLK_M__L2_I0/A (1.3874 1.2477) 
RX_CLK_M__L2_I0/Y (1.5023 1.3759) load=0.0505343(pf) 

TX_CLK_M__L2_I0/A (1.2825 1.4479) 
TX_CLK_M__L2_I0/Y (1.5221 1.357) load=0.117884(pf) 

CLK_UART_M__L6_I0/A (0.8243 0.826) 
CLK_UART_M__L6_I0/Y (0.9283 0.9396) load=0.014905(pf) 

U0_clock_divider/U47/A (0.7486 0.7742) 
U0_clock_divider/U47/Y (0.8817 0.9483) load=0.00372413(pf) 

U1_clock_divider/U47/A (0.7486 0.7742) 
U1_clock_divider/U47/Y (0.915 0.9761) load=0.00952723(pf) 

RX_CLK_M__L3_I0/A (1.5055 1.3791) 
RX_CLK_M__L3_I0/Y (1.4394 1.5769) load=0.0948539(pf) 

TX_CLK_M__L3_I3/A (1.523 1.3579) 
TX_CLK_M__L3_I3/Y (1.4096 1.5776) load=0.0354906(pf) 

TX_CLK_M__L3_I2/A (1.5238 1.3587) 
TX_CLK_M__L3_I2/Y (1.4107 1.5787) load=0.0360451(pf) 

TX_CLK_M__L3_I1/A (1.5251 1.36) 
TX_CLK_M__L3_I1/Y (1.4096 1.5775) load=0.0313466(pf) 

TX_CLK_M__L3_I0/A (1.525 1.3599) 
TX_CLK_M__L3_I0/Y (1.4111 1.579) load=0.0344562(pf) 

CLK_UART_M__L7_I0/A (0.9292 0.9405) 
CLK_UART_M__L7_I0/Y (1.0339 1.0563) load=0.0151501(pf) 

U3_mux2X1/U1/A (0.8818 0.9484) 
U3_mux2X1/U1/Y (1.0691 1.17) load=0.0109998(pf) 

U4_mux2X1/U1/A (0.9155 0.9766) 
U4_mux2X1/U1/Y (1.1132 1.2046) load=0.010605(pf) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/CK (1.4414 1.5789) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/CK (1.4415 1.579) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/CK (1.4414 1.5789) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/CK (1.4413 1.5788) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (1.4412 1.5787) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/CK (1.4412 1.5787) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/CK (1.441 1.5785) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/CK (1.4409 1.5784) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]/CK (1.4412 1.5787) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/CK (1.4413 1.5788) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/CK (1.4408 1.5783) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/CK (1.4412 1.5787) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/CK (1.4408 1.5783) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/CK (1.4412 1.5787) 

U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/CK (1.4407 1.5782) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[0]/CK (1.4414 1.5789) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/CK (1.441 1.5785) 

U0_RX_TOP/FSM_RX1/cs_reg[0]/CK (1.4416 1.5791) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]/CK (1.4408 1.5783) 

U0_RX_TOP/FSM_RX1/cs_reg[1]/CK (1.4416 1.5791) 

U0_RX_TOP/FSM_RX1/cs_reg[2]/CK (1.4406 1.5781) 

U0_RX_TOP/stop_check_RX1/Stop_Error_reg/CK (1.4415 1.579) 

U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/CK (1.4406 1.5781) 

U0_RX_TOP/parity_check_RX1/par_err_reg/CK (1.4398 1.5773) 

U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/CK (1.4405 1.578) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/CK (1.4405 1.578) 

U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/CK (1.4414 1.5789) 

U0_RX_TOP/FSM_RX1/par_err_reg_reg/CK (1.4408 1.5783) 

U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/CK (1.441 1.5785) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/CK (1.4414 1.5789) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/CK (1.4414 1.5789) 

U0_TOP_TX/FSM1/cs_reg[0]/CK (1.4105 1.5785) 

U0_TOP_TX/PAR/par_data_reg[6]/CK (1.4107 1.5787) 

U0_TOP_TX/PAR/par_data_reg[5]/CK (1.4126 1.5806) 

U0_TOP_TX/SER/data_reg[4]/CK (1.4123 1.5803) 

U0_TOP_TX/SER/data_reg[7]/CK (1.4125 1.5805) 

U0_TOP_TX/SER/data_reg[6]/CK (1.4126 1.5806) 

U0_TOP_TX/SER/data_reg[5]/CK (1.4124 1.5804) 

U0_TOP_TX/SER/data_reg[3]/CK (1.412 1.58) 

U0_TOP_TX/SER/data_reg[2]/CK (1.4112 1.5792) 

U0_TOP_TX/SER/data_reg[1]/CK (1.4117 1.5797) 

U0_TOP_TX/PAR/par_data_reg[7]/CK (1.4137 1.5817) 

U0_TOP_TX/PAR/par_bit_reg/CK (1.4115 1.5795) 

U0_TOP_TX/FSM1/cs_reg[1]/CK (1.4136 1.5816) 

U0_TOP_TX/SER/counter_reg[2]/CK (1.4133 1.5813) 

U0_TOP_TX/mux/TX_OUT_mux_reg/CK (1.4128 1.5808) 

U0_TOP_TX/SER/data_reg[0]/CK (1.4135 1.5815) 

U0_TOP_TX/SER/counter_reg[3]/CK (1.4133 1.5813) 

U0_TOP_TX/SER/counter_reg[1]/CK (1.4136 1.5816) 

U0_TOP_TX/SER/counter_reg[0]/CK (1.4136 1.5816) 

U0_TOP_TX/FSM1/cs_reg[2]/CK (1.413 1.581) 

U0_TOP_TX/PAR/par_data_reg[0]/CK (1.4111 1.579) 

U0_TOP_TX/PAR/par_data_reg[4]/CK (1.4111 1.579) 

U0_TOP_TX/PAR/par_data_reg[3]/CK (1.4111 1.579) 

U0_TOP_TX/PAR/par_data_reg[2]/CK (1.4108 1.5787) 

U0_TOP_TX/PAR/par_data_reg[1]/CK (1.4108 1.5787) 

U0_TOP_TX/FSM1/BUSY_FSM_reg/CK (1.4109 1.5788) 

U0_PULSE_GEN/LVL_SIG_reg_reg/CK (1.4109 1.5788) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[3]/CK (1.4112 1.5791) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[2]/CK (1.4112 1.5791) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (1.4107 1.5786) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/CK (1.4115 1.5794) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/CK (1.4128 1.5807) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]/CK (1.4125 1.5804) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK (1.4127 1.5806) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/CK (1.4121 1.58) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/CK (1.4125 1.5804) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/CK (1.4126 1.5805) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/CK (1.4123 1.5802) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/CK (1.4121 1.58) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/CK (1.4125 1.5804) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/CK (1.4128 1.5807) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/CK (1.4127 1.5806) 

CLK_UART_M__L8_I0/A (1.0349 1.0573) 
CLK_UART_M__L8_I0/Y (1.1408 1.1744) load=0.016784(pf) 

TX_CLK_M__L1_I0/A (1.0696 1.1705) 
TX_CLK_M__L1_I0/Y (1.2265 1.3321) load=0.0572284(pf) 

RX_CLK_M__L1_I0/A (1.1137 1.2051) 
RX_CLK_M__L1_I0/Y (1.2654 1.1854) load=0.0102545(pf) 

CLK_UART_M__L9_I0/A (1.142 1.1756) 
CLK_UART_M__L9_I0/Y (1.2701 1.3159) load=0.0485164(pf) 

TX_CLK_M__L2_I0/A (1.2327 1.3383) 
TX_CLK_M__L2_I0/Y (1.4125 1.3072) load=0.117884(pf) 

RX_CLK_M__L2_I0/A (1.2658 1.1858) 
RX_CLK_M__L2_I0/Y (1.3807 1.314) load=0.0505343(pf) 

CLK_UART_M__L10_I0/A (1.2725 1.3183) 
CLK_UART_M__L10_I0/Y (1.374 1.3286) load=0.0627913(pf) 

TX_CLK_M__L3_I3/A (1.4134 1.3081) 
TX_CLK_M__L3_I3/Y (1.3598 1.468) load=0.0354906(pf) 

TX_CLK_M__L3_I2/A (1.4142 1.3089) 
TX_CLK_M__L3_I2/Y (1.3609 1.4691) load=0.0360451(pf) 

TX_CLK_M__L3_I1/A (1.4155 1.3102) 
TX_CLK_M__L3_I1/Y (1.3598 1.4679) load=0.0313466(pf) 

TX_CLK_M__L3_I0/A (1.4154 1.3101) 
TX_CLK_M__L3_I0/Y (1.3613 1.4694) load=0.0344562(pf) 

RX_CLK_M__L3_I0/A (1.3839 1.3172) 
RX_CLK_M__L3_I0/Y (1.3775 1.4553) load=0.0948539(pf) 

U1_clock_divider/counter_reg[1]/CK (1.3771 1.3317) 

U1_clock_divider/counter_reg[2]/CK (1.377 1.3316) 

U1_clock_divider/counter_reg[3]/CK (1.3768 1.3314) 

U1_clock_divider/counter_reg[4]/CK (1.3768 1.3314) 

U1_clock_divider/counter_reg[5]/CK (1.3766 1.3312) 

U1_clock_divider/counter_reg[0]/CK (1.3753 1.3299) 

U1_clock_divider/flag_reg/CK (1.376 1.3306) 

U1_clock_divider/counter_reg[6]/CK (1.3764 1.331) 

U0_clock_divider/counter_reg[1]/CK (1.3768 1.3314) 

U0_clock_divider/counter_reg[0]/CK (1.3769 1.3315) 

U0_clock_divider/counter_reg[2]/CK (1.377 1.3316) 

U1_RST_SYN/rst_shift_reg_reg[0]/CK (1.3764 1.331) 

U1_RST_SYN/rst_shift_reg_reg[1]/CK (1.3759 1.3305) 

U0_clock_divider/counter_reg[4]/CK (1.3773 1.3318) 

U0_clock_divider/counter_reg[3]/CK (1.3771 1.3317) 

U0_clock_divider/counter_reg[5]/CK (1.3773 1.3319) 

U0_clock_divider/counter_reg[6]/CK (1.3773 1.3319) 

U0_clock_divider/flag_reg/CK (1.3773 1.3319) 

U0_TOP_TX/FSM1/cs_reg[0]/CK (1.3607 1.4689) 

U0_TOP_TX/PAR/par_data_reg[6]/CK (1.3609 1.4691) 

U0_TOP_TX/PAR/par_data_reg[5]/CK (1.3628 1.471) 

U0_TOP_TX/SER/data_reg[4]/CK (1.3625 1.4707) 

U0_TOP_TX/SER/data_reg[7]/CK (1.3627 1.4709) 

U0_TOP_TX/SER/data_reg[6]/CK (1.3628 1.471) 

U0_TOP_TX/SER/data_reg[5]/CK (1.3626 1.4708) 

U0_TOP_TX/SER/data_reg[3]/CK (1.3622 1.4704) 

U0_TOP_TX/SER/data_reg[2]/CK (1.3614 1.4696) 

U0_TOP_TX/SER/data_reg[1]/CK (1.3619 1.4701) 

U0_TOP_TX/PAR/par_data_reg[7]/CK (1.3639 1.4721) 

U0_TOP_TX/PAR/par_bit_reg/CK (1.3617 1.4699) 

U0_TOP_TX/FSM1/cs_reg[1]/CK (1.3638 1.472) 

U0_TOP_TX/SER/counter_reg[2]/CK (1.3635 1.4717) 

U0_TOP_TX/mux/TX_OUT_mux_reg/CK (1.363 1.4712) 

U0_TOP_TX/SER/data_reg[0]/CK (1.3637 1.4719) 

U0_TOP_TX/SER/counter_reg[3]/CK (1.3635 1.4717) 

U0_TOP_TX/SER/counter_reg[1]/CK (1.3638 1.472) 

U0_TOP_TX/SER/counter_reg[0]/CK (1.3638 1.472) 

U0_TOP_TX/FSM1/cs_reg[2]/CK (1.3632 1.4714) 

U0_TOP_TX/PAR/par_data_reg[0]/CK (1.3613 1.4694) 

U0_TOP_TX/PAR/par_data_reg[4]/CK (1.3613 1.4694) 

U0_TOP_TX/PAR/par_data_reg[3]/CK (1.3613 1.4694) 

U0_TOP_TX/PAR/par_data_reg[2]/CK (1.361 1.4691) 

U0_TOP_TX/PAR/par_data_reg[1]/CK (1.361 1.4691) 

U0_TOP_TX/FSM1/BUSY_FSM_reg/CK (1.3611 1.4692) 

U0_PULSE_GEN/LVL_SIG_reg_reg/CK (1.3611 1.4692) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[3]/CK (1.3614 1.4695) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[2]/CK (1.3614 1.4695) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[1]/CK (1.3609 1.469) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[4]/CK (1.3617 1.4698) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[0]/CK (1.363 1.4711) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[4]/CK (1.3627 1.4708) 

U0_ASYNC_FIFO/fifo_rd/o_rptr_reg_reg[0]/CK (1.3629 1.471) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[3]/CK (1.3623 1.4704) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[2]/CK (1.3627 1.4708) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[1]/CK (1.3628 1.4709) 

U0_ASYNC_FIFO/bit_sync_waddr/R2_reg[0]/CK (1.3625 1.4706) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[4]/CK (1.3623 1.4704) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[3]/CK (1.3627 1.4708) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[2]/CK (1.363 1.4711) 

U0_ASYNC_FIFO/bit_sync_waddr/R1_reg[1]/CK (1.3629 1.471) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[4]/CK (1.3795 1.4573) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[3]/CK (1.3796 1.4574) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[5]/CK (1.3795 1.4573) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[2]/CK (1.3794 1.4572) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[0]/CK (1.3793 1.4571) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[4]/CK (1.3793 1.4571) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[5]/CK (1.3791 1.4569) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[1]/CK (1.379 1.4568) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[1]/CK (1.3793 1.4571) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[3]/CK (1.3794 1.4572) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[6]/CK (1.3789 1.4567) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[2]/CK (1.3793 1.4571) 

U0_RX_TOP/edge_bit_counter_RX1/bit_cnt_edge_reg[0]/CK (1.3789 1.4567) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[3]/CK (1.3793 1.4571) 

U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/CK (1.3788 1.4566) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[0]/CK (1.3795 1.4573) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[4]/CK (1.3791 1.4569) 

U0_RX_TOP/FSM_RX1/cs_reg[0]/CK (1.3797 1.4575) 

U0_RX_TOP/edge_bit_counter_RX1/edge_cnt_edge_reg[5]/CK (1.3789 1.4567) 

U0_RX_TOP/FSM_RX1/cs_reg[1]/CK (1.3797 1.4575) 

U0_RX_TOP/FSM_RX1/cs_reg[2]/CK (1.3787 1.4565) 

U0_RX_TOP/stop_check_RX1/Stop_Error_reg/CK (1.3796 1.4574) 

U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[1]/CK (1.3787 1.4565) 

U0_RX_TOP/parity_check_RX1/par_err_reg/CK (1.3779 1.4557) 

U0_RX_TOP/data_sampling_RX1/RX_IN_reg_reg[0]/CK (1.3786 1.4564) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[7]/CK (1.3786 1.4564) 

U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/CK (1.3795 1.4573) 

U0_RX_TOP/FSM_RX1/par_err_reg_reg/CK (1.3789 1.4567) 

U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/CK (1.3791 1.4569) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[2]/CK (1.3795 1.4573) 

U0_RX_TOP/deserializer_RX1/P_DATA_des_reg[1]/CK (1.3795 1.4573) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: REF_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 3
Nr. of Sinks                   : 320
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 8
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][6]/CK 742.8(ps)
Min trig. edge delay at sink(R): U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][2]/CK 705.3(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 705.3~742.8(ps)        0~0(ps)             
Fall Phase Delay               : 782.6~819.8(ps)        0~0(ps)             
Trig. Edge Skew                : 37.5(ps)               200(ps)             
Rise Skew                      : 37.5(ps)               
Fall Skew                      : 37.2(ps)               
Max. Rise Buffer Tran          : 162.1(ps)              50(ps)              
Max. Fall Buffer Tran          : 122.3(ps)              50(ps)              
Max. Rise Sink Tran            : 89(ps)                 50(ps)              
Max. Fall Sink Tran            : 83.2(ps)               50(ps)              
Min. Rise Buffer Tran          : 22.5(ps)               0(ps)               
Min. Fall Buffer Tran          : 21.4(ps)               0(ps)               
Min. Rise Sink Tran            : 50.7(ps)               0(ps)               
Min. Fall Sink Tran            : 49.3(ps)               0(ps)               

view setup1_analysis_view : skew = 37.5ps (required = 200ps)
view setup2_analysis_view : skew = 37.5ps (required = 200ps)
view setup3_analysis_view : skew = 37.5ps (required = 200ps)
view hold1_analysis_view : skew = 46.4ps (required = 200ps)
view hold2_analysis_view : skew = 46.4ps (required = 200ps)
view hold3_analysis_view : skew = 46.4ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
CLK_R_M__L1_I0/A                 [116.8 122.3](ps)      50(ps)              
U0_CLK_gating/U_LATNCAX2M/CK     [116.8 122.3](ps)      50(ps)              
CLK_R_M__L2_I0/A                 [109.3 106.6](ps)      50(ps)              
ALU_CLK__L1_I0/A                 [162.1 105.3](ps)      50(ps)              
CLK_R_M__L3_I1/A                 [69 63.2](ps)          50(ps)              
CLK_R_M__L3_I0/A                 [69 63.2](ps)          50(ps)              
ALU_CLK__L2_I0/A                 [80.4 78.5](ps)        50(ps)              
CLK_R_M__L4_I3/A                 [73.5 68.7](ps)        50(ps)              
CLK_R_M__L4_I2/A                 [73.4 68.7](ps)        50(ps)              
CLK_R_M__L4_I1/A                 [72 67](ps)            50(ps)              
CLK_R_M__L4_I0/A                 [72.1 67](ps)          50(ps)              
ALU_CLK__L3_I0/A                 [53.2 48.7](ps)        50(ps)              
CLK_R_M__L5_I7/A                 [69.8 64.5](ps)        50(ps)              
CLK_R_M__L5_I6/A                 [69.8 64.5](ps)        50(ps)              
CLK_R_M__L5_I5/A                 [68.5 63.4](ps)        50(ps)              
CLK_R_M__L5_I4/A                 [68.5 63.4](ps)        50(ps)              
CLK_R_M__L5_I3/A                 [68.9 63.8](ps)        50(ps)              
CLK_R_M__L5_I2/A                 [68.9 63.8](ps)        50(ps)              
CLK_R_M__L5_I1/A                 [67.4 62.3](ps)        50(ps)              
CLK_R_M__L5_I0/A                 [67.4 62.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[7]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[5]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[13]/CK        [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[12]/CK        [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[14]/CK        [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[11]/CK        [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[10]/CK        [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[4]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[2]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[0]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[15]/CK        [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[6]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[9]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[3]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[1]/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/valid_data_reg/CK         [50.7 49.3](ps)        50(ps)              
U0_ALU/ALU_OUT_reg[8]/CK         [50.7 49.3](ps)        50(ps)              
U0_Register_File/regfile_reg[3][5]/CK[88.1 81.7](ps)        50(ps)              
U0_Register_File/regfile_reg[3][1]/CK[88.1 81.7](ps)        50(ps)              
U0_Register_File/regfile_reg[3][4]/CK[88.1 81.7](ps)        50(ps)              
U0_Register_File/regfile_reg[3][2]/CK[88 81.7](ps)          50(ps)              
U0_Register_File/regfile_reg[4][0]/CK[88.1 81.7](ps)        50(ps)              
U0_Register_File/regfile_reg[4][1]/CK[88.1 81.7](ps)        50(ps)              
U0_Register_File/regfile_reg[4][2]/CK[88 81.7](ps)          50(ps)              
U0_Register_File/regfile_reg[6][0]/CK[88.1 81.7](ps)        50(ps)              
U0_Register_File/regfile_reg[6][1]/CK[88.1 81.7](ps)        50(ps)              
U0_Register_File/regfile_reg[6][2]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[7][0]/CK[88.1 81.7](ps)        50(ps)              
U0_Register_File/regfile_reg[5][1]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[11][7]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[5][0]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[5][2]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[8][0]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[7][1]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[4][3]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[9][0]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[5][7]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[8][7]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[10][7]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[4][7]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[5][3]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[9][7]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[6][7]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[7][2]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[9][6]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[4][6]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[7][3]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[11][6]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[7][7]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[4][4]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[5][5]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[6][3]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[6][5]/CK[87.9 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[7][6]/CK[87.9 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[6][4]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[7][5]/CK[87.9 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[7][4]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[4][5]/CK[88.1 81.6](ps)        50(ps)              
U0_Register_File/regfile_reg[5][4]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[11][5]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[6][6]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[8][5]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[10][5]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[10][6]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[8][6]/CK[88 81.5](ps)          50(ps)              
U0_Register_File/regfile_reg[5][6]/CK[88 81.6](ps)          50(ps)              
U0_Register_File/regfile_reg[1][6]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[0][0]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[0][4]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[1][7]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[0][7]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[1][0]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[1][5]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[0][2]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[0][1]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[2][0]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[0][3]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[1][4]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[1][1]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[10][3]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[10][2]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[9][2]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[11][1]/CK[83.9 77.7](ps)        50(ps)              
U0_Register_File/regfile_reg[1][2]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[10][1]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[9][1]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[0][6]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[9][4]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[8][1]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[9][3]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[12][1]/CK[83.9 77.7](ps)        50(ps)              
U0_Register_File/regfile_reg[8][2]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[10][4]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[8][4]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[0][5]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[9][5]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[1][3]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[11][2]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[11][3]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[8][3]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[11][4]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[11][0]/CK[83.9 77.7](ps)        50(ps)              
U0_Register_File/regfile_reg[10][0]/CK[84 77.8](ps)          50(ps)              
U0_Register_File/regfile_reg[14][1]/CK[83.9 77.7](ps)        50(ps)              
U0_Register_File/regfile_reg[12][0]/CK[83.9 77.7](ps)        50(ps)              
U0_Register_File/regfile_reg[13][7]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[3][7]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[3][6]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[3][3]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[13][6]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[2][4]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[3][0]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[14][3]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[14][7]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[15][1]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[15][0]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[13][0]/CK[65.9 61.1](ps)        50(ps)              
U0_Register_File/regfile_reg[14][0]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[2][5]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[13][4]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[15][7]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[12][7]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[2][3]/CK[65.9 61.2](ps)        50(ps)              
U0_RST_SYN/rst_shift_reg_reg[0]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[2][6]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[12][5]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[14][5]/CK[65.8 61.1](ps)        50(ps)              
U0_Register_File/regfile_reg[14][6]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[14][4]/CK[65.7 61](ps)          50(ps)              
U0_Register_File/regfile_reg[13][5]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[15][5]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[2][7]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[12][6]/CK[65.9 61.2](ps)        50(ps)              
U0_Register_File/regfile_reg[15][6]/CK[65.9 61.2](ps)        50(ps)              
U0_RST_SYN/rst_shift_reg_reg[1]/CK[65.9 61.2](ps)        50(ps)              
U0_DATA_SYNC/enable_pulse_gen_reg_reg/CK[86 79.6](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]/CK[86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_bus_reg[0]/CK  [86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_reg_reg[1]/CK  [86 79.6](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]/CK[86 79.6](ps)          50(ps)              
U0_DATA_SYNC/enable_pulse_reg/CK [86 79.6](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]/CK[86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_bus_reg[2]/CK  [86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_bus_reg[1]/CK  [86 79.6](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]/CK[86 79.6](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]/CK[86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_bus_reg[7]/CK  [86 79.6](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]/CK[86 79.6](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]/CK[86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_bus_reg[3]/CK  [86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_reg_reg[0]/CK  [86 79.6](ps)          50(ps)              
U0_SYS_CTRL/current_state_reg[3]/CK[86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_bus_reg[4]/CK  [86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_bus_reg[6]/CK  [86 79.6](ps)          50(ps)              
U0_DATA_SYNC/sync_bus_reg[5]/CK  [86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[2][2]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[2][1]/CK[86 79.6](ps)          50(ps)              
U0_SYS_CTRL/current_state_reg[0]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[12][4]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[15][4]/CK[86 79.6](ps)          50(ps)              
U0_SYS_CTRL/Address_reg[0]/CK    [86 79.6](ps)          50(ps)              
U0_SYS_CTRL/current_state_reg[1]/CK[86 79.6](ps)          50(ps)              
U0_SYS_CTRL/Address_reg[1]/CK    [86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[12][3]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[15][3]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[13][2]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[13][3]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/RdData_reg[0]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[15][2]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[14][2]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[12][2]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/regfile_reg[13][1]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/RdData_reg[5]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/RdData_reg[1]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/RdData_reg[3]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/RdData_reg[2]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/RdData_reg[4]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/RdData_reg[6]/CK[86 79.6](ps)          50(ps)              
U0_Register_File/RdData_valid_reg/CK[86 79.6](ps)          50(ps)              
U0_SYS_CTRL/Address_reg[2]/CK    [86 79.6](ps)          50(ps)              
U0_SYS_CTRL/Address_reg[3]/CK    [86 79.6](ps)          50(ps)              
U0_Register_File/RdData_reg[7]/CK[57 52.8](ps)          50(ps)              
U0_SYS_CTRL/second_frame_reg_inst/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][2]/CK[57 52.7](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][2]/CK[57 52.7](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[0]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[4]/CK[57 52.8](ps)          50(ps)              
U0_SYS_CTRL/current_state_reg[2]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[2]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][1]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][1]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][2]/CK[57 52.7](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][1]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][0]/CK[57 52.7](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][0]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][7]/CK[57 52.7](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][0]/CK[57 52.8](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][3]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][4]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][3]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][3]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][4]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][4]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][6]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][6]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][7]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][6]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][5]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][1]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][0]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][7]/CK[62.3 57.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][3]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][5]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][5]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][2]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][1]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][3]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][2]/CK[62.3 57.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][7]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][7]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][6]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][5]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][5]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][6]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][7]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][6]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][5]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][0]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][7]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][4]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][4]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][7]/CK[85.5 79.3](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][0]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][4]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][0]/CK[85.5 79.3](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][3]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][6]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][3]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][7]/CK[85.4 79.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][2]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][0]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[0]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]/CK[85.6 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][3]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][1]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][2]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][7]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][0]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][1]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[1]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][2]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][7]/CK[85.4 79.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][1]/CK[85.5 79.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]/CK[88.7 83.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][4]/CK[88.6 82.5](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][5]/CK[88.5 82.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][6]/CK[88.2 82](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]/CK[88.4 82.3](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][3]/CK[88.6 82.5](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]/CK[88.5 82.5](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][0]/CK[87.4 81.2](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]/CK[88.7 83.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][2]/CK[88.6 82.5](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][1]/CK[87.3 81.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][2]/CK[88.6 82.5](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]/CK[88.7 82.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][3]/CK[88.8 83.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]/CK[86.8 80.6](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][1]/CK[89 83](ps)            50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][2]/CK[89 83](ps)            50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][1]/CK[86.6 80.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][3]/CK[89 83.2](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][0]/CK[86.3 80.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][4]/CK[88.8 83.2](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][5]/CK[89 83.1](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][4]/CK[88.8 83.2](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][5]/CK[88.9 83.2](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]/CK[88.8 83.2](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]/CK[88.9 83.2](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][6]/CK[86.6 80.4](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]/CK[88.6 83](ps)          50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][6]/CK[88.3 82.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][6]/CK[88.4 82.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][7]/CK[88.3 82.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][1]/CK[88.3 82.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]/CK[88.3 82.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][6]/CK[88.5 82.9](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][0]/CK[88.3 82.7](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][4]/CK[88.3 82.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][5]/CK[88.3 82.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][3]/CK[88.3 82.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][2]/CK[88.3 82.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][4]/CK[88.3 82.8](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][5]/CK[88.7 83.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][5]/CK[88.7 83.1](ps)        50(ps)              
U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][4]/CK[88.8 83.2](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: REF_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 320
     Rise Delay	   : [705.3(ps)  742.8(ps)]
     Rise Skew	   : 37.5(ps)
     Fall Delay	   : [782.6(ps)  819.8(ps)]
     Fall Skew	   : 37.2(ps)


  Child Tree 1 from U0_mux2X1/U1/A: 
     nrSink : 320
     Rise Delay [705.3(ps)  742.8(ps)] Skew [37.5(ps)]
     Fall Delay[782.6(ps)  819.8(ps)] Skew=[37.2(ps)]


  Main Tree from REF_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_mux2X1/U1/A [54.8(ps) 56.8(ps)]
OUTPUT_TERM: U0_mux2X1/U1/Y [255.4(ps) 317.2(ps)]

Main Tree: 
     nrSink         : 320
     Rise Delay	   : [705.3(ps)  742.8(ps)]
     Rise Skew	   : 37.5(ps)
     Fall Delay	   : [782.6(ps)  819.8(ps)]
     Fall Skew	   : 37.2(ps)


  Child Tree 1 from U0_CLK_gating/U_LATNCAX2M/CK: 
     nrSink : 17
     Rise Delay [714.5(ps)  715.7(ps)] Skew [1.2(ps)]
     Fall Delay[786.2(ps)  787.4(ps)] Skew=[1.2(ps)]


  Main Tree from U0_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 303
     nrGate : 1
     Rise Delay [705.3(ps)  742.8(ps)] Skew [37.5(ps)]
     Fall Delay [782.6(ps)  819.8(ps)] Skew=[37.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: U0_CLK_gating/U_LATNCAX2M/CK [258.4(ps) 320.2(ps)]
OUTPUT_TERM: U0_CLK_gating/U_LATNCAX2M/ECK [450.4(ps) 524(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [714.5(ps)  715.7(ps)]
     Rise Skew	   : 1.2(ps)
     Fall Delay	   : [786.2(ps)  787.4(ps)]
     Fall Skew	   : 1.2(ps)


  Main Tree from U0_CLK_gating/U_LATNCAX2M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [714.5(ps)  715.7(ps)] Skew [1.2(ps)]
     Fall Delay [786.2(ps)  787.4(ps)] Skew=[1.2(ps)]


REF_CLK (0 0) load=0.0469978(pf) 

REF_CLK__L1_I0/A (0.0011 0.0011) 
REF_CLK__L1_I0/Y (0.0236 0.0253) load=0.0173773(pf) 

REF_CLK__L2_I0/A (0.0249 0.0266) 
REF_CLK__L2_I0/Y (0.0546 0.0566) load=0.00676063(pf) 

U0_mux2X1/U1/A (0.0548 0.0568) 
U0_mux2X1/U1/Y (0.2554 0.3172) load=0.0276575(pf) 

CLK_R_M__L1_I0/A (0.2586 0.3204) 
CLK_R_M__L1_I0/Y (0.4231 0.4986) load=0.0480264(pf) 

U0_CLK_gating/U_LATNCAX2M/CK (0.2584 0.3202) 
U0_CLK_gating/U_LATNCAX2M/ECK (0.4504 0.524) load=0.00486871(pf) 

CLK_R_M__L2_I0/A (0.4249 0.5004) 
CLK_R_M__L2_I0/Y (0.5737 0.4985) load=0.0933622(pf) 

ALU_CLK__L1_I0/A (0.4505 0.5241) 
ALU_CLK__L1_I0/Y (0.6082 0.6781) load=0.0294762(pf) 

CLK_R_M__L3_I1/A (0.5758 0.5006) 
CLK_R_M__L3_I1/Y (0.565 0.6422) load=0.106679(pf) 

CLK_R_M__L3_I0/A (0.5753 0.5001) 
CLK_R_M__L3_I0/Y (0.564 0.6412) load=0.104979(pf) 

ALU_CLK__L2_I0/A (0.6094 0.6793) 
ALU_CLK__L2_I0/Y (0.7333 0.6651) load=0.0370574(pf) 

CLK_R_M__L4_I3/A (0.579 0.6563) 
CLK_R_M__L4_I3/Y (0.7208 0.6451) load=0.101345(pf) 

CLK_R_M__L4_I2/A (0.5795 0.6568) 
CLK_R_M__L4_I2/Y (0.7206 0.6448) load=0.0987274(pf) 

CLK_R_M__L4_I1/A (0.5762 0.6534) 
CLK_R_M__L4_I1/Y (0.7169 0.6414) load=0.0995251(pf) 

CLK_R_M__L4_I0/A (0.5757 0.6529) 
CLK_R_M__L4_I0/Y (0.7157 0.6402) load=0.0970693(pf) 

ALU_CLK__L3_I0/A (0.7342 0.666) 
ALU_CLK__L3_I0/Y (0.7136 0.7853) load=0.0536873(pf) 

CLK_R_M__L5_I7/A (0.7289 0.6531) 
CLK_R_M__L5_I7/Y (0.7267 0.8042) load=0.137769(pf) 

CLK_R_M__L5_I6/A (0.7261 0.6504) 
CLK_R_M__L5_I6/Y (0.7218 0.7992) load=0.129898(pf) 

CLK_R_M__L5_I5/A (0.7277 0.6519) 
CLK_R_M__L5_I5/Y (0.7127 0.7903) load=0.0936297(pf) 

CLK_R_M__L5_I4/A (0.7272 0.6514) 
CLK_R_M__L5_I4/Y (0.7237 0.8011) load=0.134032(pf) 

CLK_R_M__L5_I3/A (0.7238 0.6483) 
CLK_R_M__L5_I3/Y (0.704 0.7813) load=0.0759718(pf) 

CLK_R_M__L5_I2/A (0.7249 0.6494) 
CLK_R_M__L5_I2/Y (0.7085 0.7858) load=0.0874482(pf) 

CLK_R_M__L5_I1/A (0.7209 0.6454) 
CLK_R_M__L5_I1/Y (0.7169 0.7941) load=0.132523(pf) 

CLK_R_M__L5_I0/A (0.7214 0.6459) 
CLK_R_M__L5_I0/Y (0.7174 0.7946) load=0.132386(pf) 

U0_ALU/ALU_OUT_reg[7]/CK (0.7151 0.7868) 

U0_ALU/ALU_OUT_reg[5]/CK (0.715 0.7867) 

U0_ALU/ALU_OUT_reg[13]/CK (0.7151 0.7868) 

U0_ALU/ALU_OUT_reg[12]/CK (0.7152 0.7869) 

U0_ALU/ALU_OUT_reg[14]/CK (0.7151 0.7868) 

U0_ALU/ALU_OUT_reg[11]/CK (0.7157 0.7874) 

U0_ALU/ALU_OUT_reg[10]/CK (0.7157 0.7874) 

U0_ALU/ALU_OUT_reg[4]/CK (0.7152 0.7869) 

U0_ALU/ALU_OUT_reg[2]/CK (0.7156 0.7873) 

U0_ALU/ALU_OUT_reg[0]/CK (0.7156 0.7873) 

U0_ALU/ALU_OUT_reg[15]/CK (0.7147 0.7864) 

U0_ALU/ALU_OUT_reg[6]/CK (0.7147 0.7864) 

U0_ALU/ALU_OUT_reg[9]/CK (0.7148 0.7865) 

U0_ALU/ALU_OUT_reg[3]/CK (0.7149 0.7866) 

U0_ALU/ALU_OUT_reg[1]/CK (0.7153 0.787) 

U0_ALU/valid_data_reg/CK (0.7147 0.7864) 

U0_ALU/ALU_OUT_reg[8]/CK (0.7145 0.7862) 

U0_Register_File/regfile_reg[3][5]/CK (0.7356 0.8131) 

U0_Register_File/regfile_reg[3][1]/CK (0.7356 0.8131) 

U0_Register_File/regfile_reg[3][4]/CK (0.7358 0.8133) 

U0_Register_File/regfile_reg[3][2]/CK (0.7367 0.8142) 

U0_Register_File/regfile_reg[4][0]/CK (0.7358 0.8133) 

U0_Register_File/regfile_reg[4][1]/CK (0.7363 0.8138) 

U0_Register_File/regfile_reg[4][2]/CK (0.7367 0.8142) 

U0_Register_File/regfile_reg[6][0]/CK (0.7355 0.813) 

U0_Register_File/regfile_reg[6][1]/CK (0.7353 0.8128) 

U0_Register_File/regfile_reg[6][2]/CK (0.7371 0.8146) 

U0_Register_File/regfile_reg[7][0]/CK (0.7355 0.813) 

U0_Register_File/regfile_reg[5][1]/CK (0.7347 0.8122) 

U0_Register_File/regfile_reg[11][7]/CK (0.7303 0.8078) 

U0_Register_File/regfile_reg[5][0]/CK (0.7345 0.812) 

U0_Register_File/regfile_reg[5][2]/CK (0.7373 0.8148) 

U0_Register_File/regfile_reg[8][0]/CK (0.7303 0.8078) 

U0_Register_File/regfile_reg[7][1]/CK (0.7343 0.8118) 

U0_Register_File/regfile_reg[4][3]/CK (0.7376 0.8151) 

U0_Register_File/regfile_reg[9][0]/CK (0.7303 0.8078) 

U0_Register_File/regfile_reg[5][7]/CK (0.7341 0.8116) 

U0_Register_File/regfile_reg[8][7]/CK (0.7303 0.8078) 

U0_Register_File/regfile_reg[10][7]/CK (0.7322 0.8097) 

U0_Register_File/regfile_reg[4][7]/CK (0.7332 0.8107) 

U0_Register_File/regfile_reg[5][3]/CK (0.7379 0.8154) 

U0_Register_File/regfile_reg[9][7]/CK (0.7303 0.8078) 

U0_Register_File/regfile_reg[6][7]/CK (0.7315 0.809) 

U0_Register_File/regfile_reg[7][2]/CK (0.7339 0.8114) 

U0_Register_File/regfile_reg[9][6]/CK (0.7304 0.8079) 

U0_Register_File/regfile_reg[4][6]/CK (0.7339 0.8114) 

U0_Register_File/regfile_reg[7][3]/CK (0.7383 0.8158) 

U0_Register_File/regfile_reg[11][6]/CK (0.73 0.8075) 

U0_Register_File/regfile_reg[7][7]/CK (0.7301 0.8076) 

U0_Register_File/regfile_reg[4][4]/CK (0.7387 0.8162) 

U0_Register_File/regfile_reg[5][5]/CK (0.7301 0.8076) 

U0_Register_File/regfile_reg[6][3]/CK (0.7391 0.8166) 

U0_Register_File/regfile_reg[6][5]/CK (0.7394 0.8169) 

U0_Register_File/regfile_reg[7][6]/CK (0.7394 0.8169) 

U0_Register_File/regfile_reg[6][4]/CK (0.7392 0.8167) 

U0_Register_File/regfile_reg[7][5]/CK (0.7394 0.8169) 

U0_Register_File/regfile_reg[7][4]/CK (0.7393 0.8168) 

U0_Register_File/regfile_reg[4][5]/CK (0.7339 0.8114) 

U0_Register_File/regfile_reg[5][4]/CK (0.7387 0.8162) 

U0_Register_File/regfile_reg[11][5]/CK (0.7301 0.8076) 

U0_Register_File/regfile_reg[6][6]/CK (0.7302 0.8077) 

U0_Register_File/regfile_reg[8][5]/CK (0.7301 0.8076) 

U0_Register_File/regfile_reg[10][5]/CK (0.7302 0.8077) 

U0_Register_File/regfile_reg[10][6]/CK (0.7301 0.8076) 

U0_Register_File/regfile_reg[8][6]/CK (0.7304 0.8079) 

U0_Register_File/regfile_reg[5][6]/CK (0.7305 0.808) 

U0_Register_File/regfile_reg[1][6]/CK (0.7309 0.8083) 

U0_Register_File/regfile_reg[0][0]/CK (0.7315 0.8089) 

U0_Register_File/regfile_reg[0][4]/CK (0.7307 0.8081) 

U0_Register_File/regfile_reg[1][7]/CK (0.7311 0.8085) 

U0_Register_File/regfile_reg[0][7]/CK (0.7312 0.8086) 

U0_Register_File/regfile_reg[1][0]/CK (0.7314 0.8089) 

U0_Register_File/regfile_reg[1][5]/CK (0.7307 0.8081) 

U0_Register_File/regfile_reg[0][2]/CK (0.7305 0.8079) 

U0_Register_File/regfile_reg[0][1]/CK (0.7305 0.8079) 

U0_Register_File/regfile_reg[2][0]/CK (0.7315 0.8089) 

U0_Register_File/regfile_reg[0][3]/CK (0.7306 0.808) 

U0_Register_File/regfile_reg[1][4]/CK (0.7303 0.8077) 

U0_Register_File/regfile_reg[1][1]/CK (0.7298 0.8072) 

U0_Register_File/regfile_reg[10][3]/CK (0.7303 0.8077) 

U0_Register_File/regfile_reg[10][2]/CK (0.7301 0.8075) 

U0_Register_File/regfile_reg[9][2]/CK (0.7299 0.8073) 

U0_Register_File/regfile_reg[11][1]/CK (0.7219 0.7993) 

U0_Register_File/regfile_reg[1][2]/CK (0.7302 0.8076) 

U0_Register_File/regfile_reg[10][1]/CK (0.729 0.8064) 

U0_Register_File/regfile_reg[9][1]/CK (0.729 0.8064) 

U0_Register_File/regfile_reg[0][6]/CK (0.7279 0.8053) 

U0_Register_File/regfile_reg[9][4]/CK (0.7279 0.8053) 

U0_Register_File/regfile_reg[8][1]/CK (0.7285 0.8059) 

U0_Register_File/regfile_reg[9][3]/CK (0.7277 0.8051) 

U0_Register_File/regfile_reg[12][1]/CK (0.7235 0.8009) 

U0_Register_File/regfile_reg[8][2]/CK (0.7274 0.8048) 

U0_Register_File/regfile_reg[10][4]/CK (0.7278 0.8052) 

U0_Register_File/regfile_reg[8][4]/CK (0.7281 0.8055) 

U0_Register_File/regfile_reg[0][5]/CK (0.728 0.8054) 

U0_Register_File/regfile_reg[9][5]/CK (0.7281 0.8055) 

U0_Register_File/regfile_reg[1][3]/CK (0.727 0.8044) 

U0_Register_File/regfile_reg[11][2]/CK (0.7274 0.8048) 

U0_Register_File/regfile_reg[11][3]/CK (0.7273 0.8047) 

U0_Register_File/regfile_reg[8][3]/CK (0.7276 0.805) 

U0_Register_File/regfile_reg[11][4]/CK (0.7282 0.8056) 

U0_Register_File/regfile_reg[11][0]/CK (0.7233 0.8007) 

U0_Register_File/regfile_reg[10][0]/CK (0.7251 0.8025) 

U0_Register_File/regfile_reg[14][1]/CK (0.7235 0.8009) 

U0_Register_File/regfile_reg[12][0]/CK (0.7234 0.8008) 

U0_Register_File/regfile_reg[13][7]/CK (0.7233 0.8009) 

U0_Register_File/regfile_reg[3][7]/CK (0.7232 0.8008) 

U0_Register_File/regfile_reg[3][6]/CK (0.7234 0.8009) 

U0_Register_File/regfile_reg[3][3]/CK (0.7233 0.8009) 

U0_Register_File/regfile_reg[13][6]/CK (0.7227 0.8003) 

U0_Register_File/regfile_reg[2][4]/CK (0.723 0.8005) 

U0_Register_File/regfile_reg[3][0]/CK (0.723 0.8006) 

U0_Register_File/regfile_reg[14][3]/CK (0.723 0.8005) 

U0_Register_File/regfile_reg[14][7]/CK (0.7234 0.8009) 

U0_Register_File/regfile_reg[15][1]/CK (0.723 0.8006) 

U0_Register_File/regfile_reg[15][0]/CK (0.723 0.8006) 

U0_Register_File/regfile_reg[13][0]/CK (0.7234 0.8009) 

U0_Register_File/regfile_reg[14][0]/CK (0.723 0.8006) 

U0_Register_File/regfile_reg[2][5]/CK (0.7221 0.7996) 

U0_Register_File/regfile_reg[13][4]/CK (0.7228 0.8004) 

U0_Register_File/regfile_reg[15][7]/CK (0.7225 0.8001) 

U0_Register_File/regfile_reg[12][7]/CK (0.7229 0.8005) 

U0_Register_File/regfile_reg[2][3]/CK (0.7222 0.7998) 

U0_RST_SYN/rst_shift_reg_reg[0]/CK (0.7221 0.7997) 

U0_Register_File/regfile_reg[2][6]/CK (0.7219 0.7995) 

U0_Register_File/regfile_reg[12][5]/CK (0.7218 0.7994) 

U0_Register_File/regfile_reg[14][5]/CK (0.7183 0.7959) 

U0_Register_File/regfile_reg[14][6]/CK (0.7218 0.7993) 

U0_Register_File/regfile_reg[14][4]/CK (0.7167 0.7943) 

U0_Register_File/regfile_reg[13][5]/CK (0.7194 0.797) 

U0_Register_File/regfile_reg[15][5]/CK (0.7201 0.7977) 

U0_Register_File/regfile_reg[2][7]/CK (0.7212 0.7987) 

U0_Register_File/regfile_reg[12][6]/CK (0.7217 0.7993) 

U0_Register_File/regfile_reg[15][6]/CK (0.7228 0.8004) 

U0_RST_SYN/rst_shift_reg_reg[1]/CK (0.722 0.7996) 

U0_DATA_SYNC/enable_pulse_gen_reg_reg/CK (0.7282 0.8056) 

U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[2]/CK (0.7289 0.8063) 

U0_DATA_SYNC/sync_bus_reg[0]/CK (0.7282 0.8056) 

U0_DATA_SYNC/sync_reg_reg[1]/CK (0.7275 0.8049) 

U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[3]/CK (0.7288 0.8062) 

U0_DATA_SYNC/enable_pulse_reg/CK (0.7281 0.8055) 

U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[4]/CK (0.7288 0.8062) 

U0_DATA_SYNC/sync_bus_reg[2]/CK (0.7279 0.8053) 

U0_DATA_SYNC/sync_bus_reg[1]/CK (0.7274 0.8048) 

U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]/CK (0.7288 0.8062) 

U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[2]/CK (0.7284 0.8058) 

U0_DATA_SYNC/sync_bus_reg[7]/CK (0.7268 0.8042) 

U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[4]/CK (0.7288 0.8062) 

U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[3]/CK (0.7287 0.8061) 

U0_DATA_SYNC/sync_bus_reg[3]/CK (0.7263 0.8037) 

U0_DATA_SYNC/sync_reg_reg[0]/CK (0.7264 0.8038) 

U0_SYS_CTRL/current_state_reg[3]/CK (0.7288 0.8062) 

U0_DATA_SYNC/sync_bus_reg[4]/CK (0.7262 0.8036) 

U0_DATA_SYNC/sync_bus_reg[6]/CK (0.7264 0.8038) 

U0_DATA_SYNC/sync_bus_reg[5]/CK (0.726 0.8034) 

U0_Register_File/regfile_reg[2][2]/CK (0.7255 0.8029) 

U0_Register_File/regfile_reg[2][1]/CK (0.725 0.8024) 

U0_SYS_CTRL/current_state_reg[0]/CK (0.7256 0.803) 

U0_Register_File/regfile_reg[12][4]/CK (0.7243 0.8017) 

U0_Register_File/regfile_reg[15][4]/CK (0.7238 0.8012) 

U0_SYS_CTRL/Address_reg[0]/CK (0.7255 0.8029) 

U0_SYS_CTRL/current_state_reg[1]/CK (0.7284 0.8058) 

U0_SYS_CTRL/Address_reg[1]/CK (0.7256 0.803) 

U0_Register_File/regfile_reg[12][3]/CK (0.7255 0.8029) 

U0_Register_File/regfile_reg[15][3]/CK (0.7259 0.8033) 

U0_Register_File/regfile_reg[13][2]/CK (0.7261 0.8035) 

U0_Register_File/regfile_reg[13][3]/CK (0.727 0.8044) 

U0_Register_File/RdData_reg[0]/CK (0.7272 0.8046) 

U0_Register_File/regfile_reg[15][2]/CK (0.7269 0.8043) 

U0_Register_File/regfile_reg[14][2]/CK (0.727 0.8044) 

U0_Register_File/regfile_reg[12][2]/CK (0.7269 0.8043) 

U0_Register_File/regfile_reg[13][1]/CK (0.727 0.8044) 

U0_Register_File/RdData_reg[5]/CK (0.7276 0.805) 

U0_Register_File/RdData_reg[1]/CK (0.7283 0.8057) 

U0_Register_File/RdData_reg[3]/CK (0.7282 0.8056) 

U0_Register_File/RdData_reg[2]/CK (0.728 0.8054) 

U0_Register_File/RdData_reg[4]/CK (0.7282 0.8056) 

U0_Register_File/RdData_reg[6]/CK (0.7279 0.8053) 

U0_Register_File/RdData_valid_reg/CK (0.7283 0.8057) 

U0_SYS_CTRL/Address_reg[2]/CK (0.7278 0.8052) 

U0_SYS_CTRL/Address_reg[3]/CK (0.7277 0.8051) 

U0_Register_File/RdData_reg[7]/CK (0.7101 0.7875) 

U0_SYS_CTRL/second_frame_reg_inst/CK (0.7099 0.7872) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][2]/CK (0.7053 0.7826) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][2]/CK (0.7082 0.7855) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][2]/CK (0.7053 0.7826) 

U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[3]/CK (0.7093 0.7866) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][0]/CK (0.7092 0.7865) 

U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[0]/CK (0.71 0.7873) 

U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[4]/CK (0.7098 0.7871) 

U0_SYS_CTRL/current_state_reg[2]/CK (0.71 0.7873) 

U0_ASYNC_FIFO/bit_sync_raddr/R1_reg[1]/CK (0.7099 0.7872) 

U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[2]/CK (0.7097 0.787) 

U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[0]/CK (0.7099 0.7872) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][1]/CK (0.7083 0.7856) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][1]/CK (0.707 0.7844) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][1]/CK (0.7079 0.7852) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][2]/CK (0.7061 0.7834) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][1]/CK (0.7082 0.7855) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][0]/CK (0.7064 0.7837) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][7]/CK (0.709 0.7863) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][0]/CK (0.7089 0.7862) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][7]/CK (0.7064 0.7837) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][0]/CK (0.7088 0.7861) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][3]/CK (0.7112 0.7885) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][3]/CK (0.7111 0.7884) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][4]/CK (0.7106 0.7878) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][4]/CK (0.7112 0.7885) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][3]/CK (0.7111 0.7884) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][3]/CK (0.7141 0.7914) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][4]/CK (0.7142 0.7914) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][4]/CK (0.7141 0.7914) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][6]/CK (0.7129 0.7902) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][6]/CK (0.7115 0.7888) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][7]/CK (0.7114 0.7887) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][6]/CK (0.7122 0.7894) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[8][5]/CK (0.7117 0.789) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][1]/CK (0.7154 0.7926) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][0]/CK (0.7154 0.7927) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][1]/CK (0.7153 0.7926) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][0]/CK (0.7153 0.7926) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][6]/CK (0.7151 0.7924) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][7]/CK (0.7115 0.7888) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][3]/CK (0.7141 0.7914) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[10][5]/CK (0.7141 0.7914) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[11][5]/CK (0.7137 0.791) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][5]/CK (0.713 0.7903) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][3]/CK (0.7147 0.792) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][2]/CK (0.7149 0.7922) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][2]/CK (0.7149 0.7922) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][1]/CK (0.715 0.7923) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][3]/CK (0.7146 0.7919) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][2]/CK (0.7146 0.7919) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][7]/CK (0.7281 0.8053) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][7]/CK (0.7281 0.8053) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][6]/CK (0.7282 0.8054) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][5]/CK (0.7285 0.8057) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][5]/CK (0.7296 0.8068) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][6]/CK (0.7289 0.806) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][7]/CK (0.7263 0.8034) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][7]/CK (0.7276 0.8048) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][6]/CK (0.7291 0.8063) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][5]/CK (0.7296 0.8068) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][0]/CK (0.7266 0.8038) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][7]/CK (0.7272 0.8044) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][6]/CK (0.7293 0.8065) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][5]/CK (0.7295 0.8067) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][0]/CK (0.726 0.8031) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][7]/CK (0.7254 0.8026) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][4]/CK (0.7296 0.8068) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][0]/CK (0.7254 0.8026) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][4]/CK (0.7263 0.8035) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][4]/CK (0.7293 0.8065) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][7]/CK (0.7226 0.7998) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][0]/CK (0.7268 0.804) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][4]/CK (0.7296 0.8068) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][0]/CK (0.7222 0.7994) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][3]/CK (0.7281 0.8053) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][3]/CK (0.7275 0.8047) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][6]/CK (0.7279 0.805) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][1]/CK (0.7272 0.8043) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][3]/CK (0.728 0.8052) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][7]/CK (0.7201 0.7973) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][2]/CK (0.7294 0.8066) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][0]/CK (0.7295 0.8067) 

U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[0]/CK (0.7293 0.8065) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[2][2]/CK (0.7274 0.8046) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][3]/CK (0.728 0.8052) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][1]/CK (0.7277 0.8049) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[1][2]/CK (0.7279 0.8051) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][7]/CK (0.7289 0.8061) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][0]/CK (0.7292 0.8064) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[0][1]/CK (0.7292 0.8064) 

U0_ASYNC_FIFO/fifo_wr/o_wptr_reg_reg[1]/CK (0.7293 0.8065) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][2]/CK (0.7282 0.8054) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][7]/CK (0.7201 0.7973) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[3][1]/CK (0.7285 0.8057) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][4]/CK (0.7398 0.8168) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][4]/CK (0.7312 0.8083) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][5]/CK (0.7306 0.8077) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][6]/CK (0.7286 0.8057) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][5]/CK (0.73 0.8072) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][3]/CK (0.7311 0.8082) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][6]/CK (0.7311 0.8082) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][0]/CK (0.7251 0.8022) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][3]/CK (0.7397 0.8167) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][2]/CK (0.7312 0.8083) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[4][1]/CK (0.7247 0.8018) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][2]/CK (0.7312 0.8083) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][2]/CK (0.7321 0.8092) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][3]/CK (0.7396 0.8166) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[6][1]/CK (0.7229 0.8) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][1]/CK (0.7339 0.811) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][2]/CK (0.7342 0.8113) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][1]/CK (0.7223 0.7994) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][3]/CK (0.737 0.814) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][0]/CK (0.7212 0.7983) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][4]/CK (0.7395 0.8165) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][5]/CK (0.7356 0.8127) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][4]/CK (0.7394 0.8165) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][5]/CK (0.7382 0.8152) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][4]/CK (0.7392 0.8163) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][5]/CK (0.7387 0.8158) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][6]/CK (0.7223 0.7995) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][6]/CK (0.7411 0.8181) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][6]/CK (0.7428 0.8198) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][6]/CK (0.7421 0.8191) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][7]/CK (0.7425 0.8195) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][1]/CK (0.7423 0.8193) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[14][7]/CK (0.7428 0.8198) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][6]/CK (0.7415 0.8185) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][0]/CK (0.7427 0.8197) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][4]/CK (0.7425 0.8195) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[13][5]/CK (0.7423 0.8193) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][3]/CK (0.7425 0.8195) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][2]/CK (0.7423 0.8194) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][4]/CK (0.7425 0.8196) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][5]/CK (0.74 0.8171) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][5]/CK (0.7405 0.8175) 

U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[12][4]/CK (0.7397 0.8167) 

