Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Sat Dec  8 17:29:26 2018
| Host             : eecs-digital-18 running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.407 |
| Dynamic (W)              | 0.303 |
| Device Static (W)        | 0.104 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 83.1  |
| Junction Temperature (C) | 26.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.015 |        6 |       --- |             --- |
| Slice Logic             |     0.057 |    68137 |       --- |             --- |
|   LUT as Logic          |     0.055 |    42787 |     63400 |           67.49 |
|   F7/F8 Muxes           |    <0.001 |     2457 |     63400 |            3.88 |
|   Register              |    <0.001 |    16713 |    126800 |           13.18 |
|   CARRY4                |    <0.001 |      632 |     15850 |            3.99 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |        3 |     19000 |            0.02 |
|   Others                |     0.000 |      315 |       --- |             --- |
| Signals                 |     0.102 |    46151 |       --- |             --- |
| Block RAM               |     0.006 |    120.5 |       135 |           89.26 |
| MMCM                    |     0.116 |        1 |         6 |           16.67 |
| DSPs                    |    <0.001 |        6 |       240 |            2.50 |
| I/O                     |     0.007 |       58 |       210 |           27.62 |
| Static Power            |     0.104 |          |           |                 |
| Total                   |     0.407 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.199 |       0.180 |      0.019 |
| Vccaux    |       1.800 |     0.083 |       0.065 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------------+-----------------+
| Clock              | Domain                              | Constraint (ns) |
+--------------------+-------------------------------------+-----------------+
| CLK_sys            | CLK_100M                            |            10.0 |
| CLK_sys            | CLK_100M_IBUF                       |            10.0 |
| clk_out1_video_clk | video_clk_1/inst/clk_out1_video_clk |            40.0 |
| clkfbout_video_clk | video_clk_1/inst/clkfbout_video_clk |            10.0 |
+--------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| top                                              |     0.303 |
|   btnd_rise_1                                    |    <0.001 |
|   btnl_rise_1                                    |    <0.001 |
|   btnr_rise_1                                    |    <0.001 |
|   btnu_rise_1                                    |    <0.001 |
|   camera_1                                       |     0.005 |
|     camera_address_gen_1                         |     0.005 |
|     camera_read_1                                |    <0.001 |
|   char_rec_1                                     |     0.005 |
|     eight_16_d_1                                 |    <0.001 |
|       U0                                         |    <0.001 |
|         inst_blk_mem_gen                         |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|             valid.cstr                           |    <0.001 |
|               ramloop[0].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|     five_16_d_1                                  |    <0.001 |
|       U0                                         |    <0.001 |
|         inst_blk_mem_gen                         |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|             valid.cstr                           |    <0.001 |
|               ramloop[0].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|     four_16_d_1                                  |    <0.001 |
|       U0                                         |    <0.001 |
|         inst_blk_mem_gen                         |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|             valid.cstr                           |    <0.001 |
|               ramloop[0].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|     max_score_1                                  |     0.002 |
|     nine_16_d_1                                  |    <0.001 |
|       U0                                         |    <0.001 |
|         inst_blk_mem_gen                         |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|             valid.cstr                           |    <0.001 |
|               ramloop[0].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|     one_16_d_1                                   |    <0.001 |
|       U0                                         |    <0.001 |
|         inst_blk_mem_gen                         |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|             valid.cstr                           |    <0.001 |
|               ramloop[0].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|     seven_16_d_1                                 |    <0.001 |
|       U0                                         |    <0.001 |
|         inst_blk_mem_gen                         |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|             valid.cstr                           |    <0.001 |
|               ramloop[0].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|     six_16_d_1                                   |    <0.001 |
|       U0                                         |    <0.001 |
|         inst_blk_mem_gen                         |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|             valid.cstr                           |    <0.001 |
|               ramloop[0].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|     three_16_d_1                                 |    <0.001 |
|       U0                                         |    <0.001 |
|         inst_blk_mem_gen                         |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|             valid.cstr                           |    <0.001 |
|               ramloop[0].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|     two_16_d_1                                   |    <0.001 |
|       U0                                         |    <0.001 |
|         inst_blk_mem_gen                         |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|             valid.cstr                           |    <0.001 |
|               ramloop[0].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|   clk_prescale_1                                 |    <0.001 |
|   deb_btnc                                       |    <0.001 |
|   deb_btnc_held                                  |    <0.001 |
|   deb_btnd                                       |    <0.001 |
|   deb_btnl                                       |    <0.001 |
|   deb_btnr                                       |    <0.001 |
|   deb_btnu                                       |    <0.001 |
|   display                                        |    <0.001 |
|   frame_buffer_1                                 |     0.004 |
|     U0                                           |     0.004 |
|       inst_blk_mem_gen                           |     0.004 |
|         gnbram.gnativebmg.native_blk_mem_gen     |     0.004 |
|           valid.cstr                             |     0.004 |
|             has_mux_b.B                          |     0.001 |
|             ramloop[0].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[10].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[11].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[12].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[13].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[14].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[15].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[16].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[17].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[18].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[19].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[1].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[20].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[21].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[22].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[23].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[24].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[25].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[26].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[27].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[28].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[29].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[2].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[30].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[31].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[32].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[33].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[34].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[35].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[36].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[37].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[38].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[39].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[3].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[40].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[41].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[42].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[43].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[44].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[45].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[46].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[47].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[48].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[49].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[4].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[50].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[51].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[52].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[53].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[54].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[55].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[56].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[57].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[58].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[59].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[5].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[60].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[61].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[62].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[63].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[64].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[65].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[66].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[67].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[68].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[69].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[6].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[70].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[71].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[72].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[73].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[74].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[75].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[76].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[77].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[78].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[79].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[7].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[80].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[81].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[82].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[83].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[84].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[85].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[86].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[87].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[88].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[89].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[8].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[90].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[91].ram.r                    |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[9].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|   frame_parser_1                                 |    <0.001 |
|     divider_1                                    |    <0.001 |
|     frame_transfer_1                             |    <0.001 |
|   my_love                                        |     0.159 |
|   rescaled_fb_1                                  |     0.001 |
|     U0                                           |     0.001 |
|       inst_blk_mem_gen                           |     0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen     |     0.001 |
|           valid.cstr                             |     0.001 |
|             bindec_a.bindec_inst_a               |    <0.001 |
|             has_mux_a.A                          |    <0.001 |
|             ramloop[0].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[1].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[2].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[3].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[4].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[5].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[6].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[7].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[8].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|             ramloop[9].ram.r                     |    <0.001 |
|               prim_init.ram                      |    <0.001 |
|   reset_1                                        |    <0.001 |
|   video_clk_1                                    |     0.116 |
|     inst                                         |     0.116 |
|   video_playback_1                               |     0.004 |
|     display_grid_1                               |     0.003 |
|       rom_1                                      |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       rom_2                                      |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       rom_3                                      |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       rom_4                                      |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       rom_5                                      |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       rom_6                                      |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       rom_7                                      |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       rom_8                                      |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       rom_9                                      |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
+--------------------------------------------------+-----------+


