<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>5.690</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>5.690</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>5.690</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>4.310</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>4.310</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>4.310</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>4.310</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>36</DSP>
    <FF>1620</FF>
    <LATCH>0</LATCH>
    <LUT>1523</LUT>
    <SRL>64</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>270</BRAM>
    <CLB>0</CLB>
    <DSP>240</DSP>
    <FF>126800</FF>
    <LUT>63400</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="train_step" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="7">CTRL_s_axi_U grp_forwardHidden_fu_325 grp_forwardHidden_fu_409 grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585 grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623 grp_updateHidden_fu_493 mul_32ns_34ns_42_2_1_U199</SubModules>
    <Resources DSP="36" FF="1620" LUT="1523" LogicLUT="1459" SRL="64"/>
    <LocalResources FF="92" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/CTRL_s_axi_U" DEPTH="1" FILE_NAME="train_step.v" ORIG_REF_NAME="train_step_CTRL_s_axi">
    <Resources FF="247" LUT="260" LogicLUT="260"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325" DEPTH="1" FILE_NAME="train_step.v" ORIG_REF_NAME="train_step_forwardHidden">
    <SubModules count="32">mac_muladd_8s_2s_10s_11_4_1_U17 mac_muladd_8s_2s_10s_11_4_1_U18 mac_muladd_8s_2s_10s_11_4_1_U19 mac_muladd_8s_2s_10s_11_4_1_U20 mac_muladd_8s_2s_10s_11_4_1_U21 mac_muladd_8s_2s_10s_11_4_1_U22 mac_muladd_8s_2s_10s_11_4_1_U23 mac_muladd_8s_2s_10s_11_4_1_U24 mac_muladd_8s_2s_10s_11_4_1_U25 mac_muladd_8s_2s_10s_11_4_1_U26 mac_muladd_8s_2s_10s_11_4_1_U27 mac_muladd_8s_2s_10s_11_4_1_U28 mac_muladd_8s_2s_10s_11_4_1_U29 mac_muladd_8s_2s_10s_11_4_1_U30 mac_muladd_8s_2s_10s_11_4_1_U31 mac_muladd_8s_2s_10s_11_4_1_U32 mul_2s_8s_10_1_1_U1 mul_2s_8s_10_1_1_U10 mul_2s_8s_10_1_1_U11 mul_2s_8s_10_1_1_U12 mul_2s_8s_10_1_1_U13 mul_2s_8s_10_1_1_U14 mul_2s_8s_10_1_1_U15 mul_2s_8s_10_1_1_U16 mul_2s_8s_10_1_1_U2 mul_2s_8s_10_1_1_U3 mul_2s_8s_10_1_1_U4 mul_2s_8s_10_1_1_U5 mul_2s_8s_10_1_1_U6 mul_2s_8s_10_1_1_U7 mul_2s_8s_10_1_1_U8 mul_2s_8s_10_1_1_U9</SubModules>
    <Resources FF="664" LUT="772" LogicLUT="740" SRL="32"/>
    <LocalResources FF="264" LUT="124" LogicLUT="92" SRL="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U17" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="31" LUT="55" LogicLUT="55"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U18" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="31" LUT="55" LogicLUT="55"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U19" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="31" LUT="55" LogicLUT="55"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U20" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="31" LUT="56" LogicLUT="56"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U21" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="23" LUT="31" LogicLUT="31"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U22" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="23" LUT="31" LogicLUT="31"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U23" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="23" LUT="31" LogicLUT="31"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U24" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="23" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U25" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="23" LUT="31" LogicLUT="31"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U26" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="23" LUT="31" LogicLUT="31"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U27" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="23" LUT="31" LogicLUT="31"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U28" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="23" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U29" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="23" LUT="31" LogicLUT="31"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U30" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="23" LUT="31" LogicLUT="31"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U31" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="23" LUT="31" LogicLUT="31"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mac_muladd_8s_2s_10s_11_4_1_U32" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="23" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mul_2s_8s_10_1_1_U1" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mul_2s_8s_10_1_1_U10" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mul_2s_8s_10_1_1_U11" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mul_2s_8s_10_1_1_U12" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mul_2s_8s_10_1_1_U13" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mul_2s_8s_10_1_1_U14" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mul_2s_8s_10_1_1_U15" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mul_2s_8s_10_1_1_U16" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mul_2s_8s_10_1_1_U2" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mul_2s_8s_10_1_1_U3" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mul_2s_8s_10_1_1_U4" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mul_2s_8s_10_1_1_U5" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mul_2s_8s_10_1_1_U6" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mul_2s_8s_10_1_1_U7" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mul_2s_8s_10_1_1_U8" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_325/mul_2s_8s_10_1_1_U9" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409" DEPTH="1" FILE_NAME="train_step.v" ORIG_REF_NAME="train_step_forwardHidden">
    <SubModules count="32">mac_muladd_8s_2s_10s_11_4_1_U17 mac_muladd_8s_2s_10s_11_4_1_U18 mac_muladd_8s_2s_10s_11_4_1_U19 mac_muladd_8s_2s_10s_11_4_1_U20 mac_muladd_8s_2s_10s_11_4_1_U21 mac_muladd_8s_2s_10s_11_4_1_U22 mac_muladd_8s_2s_10s_11_4_1_U23 mac_muladd_8s_2s_10s_11_4_1_U24 mac_muladd_8s_2s_10s_11_4_1_U25 mac_muladd_8s_2s_10s_11_4_1_U26 mac_muladd_8s_2s_10s_11_4_1_U27 mac_muladd_8s_2s_10s_11_4_1_U28 mac_muladd_8s_2s_10s_11_4_1_U29 mac_muladd_8s_2s_10s_11_4_1_U30 mac_muladd_8s_2s_10s_11_4_1_U31 mac_muladd_8s_2s_10s_11_4_1_U32 mul_2s_8s_10_1_1_U1 mul_2s_8s_10_1_1_U10 mul_2s_8s_10_1_1_U11 mul_2s_8s_10_1_1_U12 mul_2s_8s_10_1_1_U13 mul_2s_8s_10_1_1_U14 mul_2s_8s_10_1_1_U15 mul_2s_8s_10_1_1_U16 mul_2s_8s_10_1_1_U2 mul_2s_8s_10_1_1_U3 mul_2s_8s_10_1_1_U4 mul_2s_8s_10_1_1_U5 mul_2s_8s_10_1_1_U6 mul_2s_8s_10_1_1_U7 mul_2s_8s_10_1_1_U8 mul_2s_8s_10_1_1_U9</SubModules>
    <Resources FF="568" LUT="516" LogicLUT="484" SRL="32"/>
    <LocalResources FF="200" LUT="124" LogicLUT="92" SRL="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U17" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="29" LUT="44" LogicLUT="44"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U18" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="29" LUT="44" LogicLUT="44"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U19" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="29" LUT="44" LogicLUT="44"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U20" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="29" LUT="45" LogicLUT="45"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U21" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="21" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U22" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="21" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U23" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="21" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U24" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="21" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U25" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="21" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U26" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="21" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U27" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="21" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U28" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="21" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U29" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="21" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U30" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="21" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U31" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="21" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mac_muladd_8s_2s_10s_11_4_1_U32" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_2s_10s_11_4_1">
    <Resources FF="21" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mul_2s_8s_10_1_1_U1" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mul_2s_8s_10_1_1_U10" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mul_2s_8s_10_1_1_U11" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mul_2s_8s_10_1_1_U12" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mul_2s_8s_10_1_1_U13" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mul_2s_8s_10_1_1_U14" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mul_2s_8s_10_1_1_U15" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mul_2s_8s_10_1_1_U16" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mul_2s_8s_10_1_1_U2" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mul_2s_8s_10_1_1_U3" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mul_2s_8s_10_1_1_U4" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mul_2s_8s_10_1_1_U5" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mul_2s_8s_10_1_1_U6" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mul_2s_8s_10_1_1_U7" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mul_2s_8s_10_1_1_U8" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_forwardHidden_fu_409/mul_2s_8s_10_1_1_U9" DEPTH="2" FILE_NAME="train_step_forwardHidden.v" ORIG_REF_NAME="train_step_mul_2s_8s_10_1_1">
    <Resources LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585" DEPTH="1" FILE_NAME="train_step.v" ORIG_REF_NAME="train_step_train_step_Pipeline_VITIS_LOOP_136_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="23" LUT="41" LogicLUT="41"/>
    <LocalResources FF="21" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="train_step_train_step_Pipeline_VITIS_LOOP_136_1.v" ORIG_REF_NAME="train_step_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="34" LogicLUT="34"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623" DEPTH="1" FILE_NAME="train_step.v" ORIG_REF_NAME="train_step_train_step_Pipeline_VITIS_LOOP_141_4">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="5" LUT="6" LogicLUT="6"/>
    <LocalResources FF="3"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="train_step_train_step_Pipeline_VITIS_LOOP_141_4.v" ORIG_REF_NAME="train_step_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493" DEPTH="1" FILE_NAME="train_step.v" ORIG_REF_NAME="train_step_updateHidden">
    <SubModules count="32">mac_muladd_8s_8s_2s_12_4_1_U100 mac_muladd_8s_8s_2s_12_4_1_U101 mac_muladd_8s_8s_2s_12_4_1_U102 mac_muladd_8s_8s_2s_12_4_1_U103 mac_muladd_8s_8s_2s_12_4_1_U104 mac_muladd_8s_8s_2s_12_4_1_U105 mac_muladd_8s_8s_2s_12_4_1_U106 mac_muladd_8s_8s_2s_12_4_1_U75 mac_muladd_8s_8s_2s_12_4_1_U76 mac_muladd_8s_8s_2s_12_4_1_U77 mac_muladd_8s_8s_2s_12_4_1_U78 mac_muladd_8s_8s_2s_12_4_1_U79 mac_muladd_8s_8s_2s_12_4_1_U80 mac_muladd_8s_8s_2s_12_4_1_U81 mac_muladd_8s_8s_2s_12_4_1_U82 mac_muladd_8s_8s_2s_12_4_1_U83 mac_muladd_8s_8s_2s_12_4_1_U84 mac_muladd_8s_8s_2s_12_4_1_U85 mac_muladd_8s_8s_2s_12_4_1_U86 mac_muladd_8s_8s_2s_12_4_1_U87 mac_muladd_8s_8s_2s_12_4_1_U88 mac_muladd_8s_8s_2s_12_4_1_U89 mac_muladd_8s_8s_2s_12_4_1_U90 mac_muladd_8s_8s_2s_12_4_1_U91 mac_muladd_8s_8s_2s_12_4_1_U92 mac_muladd_8s_8s_2s_12_4_1_U93 mac_muladd_8s_8s_2s_12_4_1_U94 mac_muladd_8s_8s_2s_12_4_1_U95 mac_muladd_8s_8s_2s_12_4_1_U96 mac_muladd_8s_8s_2s_12_4_1_U97 mac_muladd_8s_8s_2s_12_4_1_U98 mac_muladd_8s_8s_2s_12_4_1_U99</SubModules>
    <Resources DSP="32" FF="3" LUT="93" LogicLUT="93"/>
    <LocalResources FF="3" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U100" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U101" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U102" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U103" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U104" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U105" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U106" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U75" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U76" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U77" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U78" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U79" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U80" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U81" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U82" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U83" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U84" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U85" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U86" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U87" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U88" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U89" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U90" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U91" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U92" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U93" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U94" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U95" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U96" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U97" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U98" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_updateHidden_fu_493/mac_muladd_8s_8s_2s_12_4_1_U99" DEPTH="2" FILE_NAME="train_step_updateHidden.v" ORIG_REF_NAME="train_step_mac_muladd_8s_8s_2s_12_4_1">
    <Resources DSP="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_32ns_34ns_42_2_1_U199" DEPTH="1" FILE_NAME="train_step.v" ORIG_REF_NAME="train_step_mul_32ns_34ns_42_2_1">
    <Resources DSP="4" FF="18" LUT="25" LogicLUT="25"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="4.206" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.000" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/buff0_reg/PCIN[0]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.310" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/tmp_product/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="train_step_mul_32ns_34ns_42_2_1.v" LINE_NUMBER="47"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="train_step_mul_32ns_34ns_42_2_1.v" LINE_NUMBER="47"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.206" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.000" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/buff0_reg/PCIN[10]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.310" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/tmp_product/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="train_step_mul_32ns_34ns_42_2_1.v" LINE_NUMBER="47"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="train_step_mul_32ns_34ns_42_2_1.v" LINE_NUMBER="47"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.206" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.000" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/buff0_reg/PCIN[11]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.310" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/tmp_product/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="train_step_mul_32ns_34ns_42_2_1.v" LINE_NUMBER="47"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="train_step_mul_32ns_34ns_42_2_1.v" LINE_NUMBER="47"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.206" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.000" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/buff0_reg/PCIN[12]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.310" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/tmp_product/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="train_step_mul_32ns_34ns_42_2_1.v" LINE_NUMBER="47"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="train_step_mul_32ns_34ns_42_2_1.v" LINE_NUMBER="47"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.206" DATAPATH_LOGIC_DELAY="4.206" DATAPATH_NET_DELAY="0.000" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/buff0_reg/PCIN[13]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="4.310" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/tmp_product/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="train_step_mul_32ns_34ns_42_2_1.v" LINE_NUMBER="47"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_32ns_34ns_42_2_1_U199/buff0_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="train_step_mul_32ns_34ns_42_2_1.v" LINE_NUMBER="47"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/train_step_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/train_step_failfast_synth.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/train_step_power_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/train_step_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/train_step_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/train_step_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/train_step_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
