#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Feb 11 20:50:26 2024
# Process ID: 1136
# Current directory: C:/Users/Shreersha Hegde/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6840
# Log file: C:/Users/Shreersha Hegde/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/Shreersha Hegde/AppData/Roaming/Xilinx/Vivado\vivado.jou
# Running On: LAPTOP-FDL84CCL, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 8269 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script 'C:/Users/Shreersha Hegde/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
open_project {C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.xpr}
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at D:/study/zybo/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at D:/study/zybo/vivado-boards/new/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at D:/study/zybo/vivado-boards/new/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at D:/study/zybo/vivado-boards/new/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at D:/study/zybo/vivado-boards/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/study/zybo/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/study/zybo/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1583.277 ; gain = 205.973
update_module_reference design_1_sipo_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Reading block design file <C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:module_ref:sipo:1.0 - sipo_0
Adding component instance block -- xilinx.com:module_ref:PRESENT_ENCRYPT:1.0 - PRESENT_ENCRYPT_0
Successfully read diagram <design_1> from block design file <C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_sipo_0_1 to use current project options
Wrote  : <C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sources_1\bd\design_1\design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1712.508 ; gain = 111.262
update_module_reference: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1712.508 ; gain = 111.262
update_compile_order -fileset sources_1
generate_target Simulation [get_files {C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/bd/design_1/design_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/Shreersha'
WARNING: [Vivado 12-818] No files matched 'Hegde/WORKING/separate_working/separate_working.srcs/sources_1/bd/design_1/design_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/Shreersha'
WARNING: [Vivado 12-818] No files matched 'Hegde/WORKING/separate_working/separate_working.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files {{C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files} -ipstatic_source_dir {C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.cache/compile_simlib/modelsim} {questa=C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.cache/compile_simlib/questa} {riviera=C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.cache/compile_simlib/riviera} {activehdl=C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files {C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/bd/design_1/design_1.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/Shreersha'
WARNING: [Vivado 12-818] No files matched 'Hegde/WORKING/separate_working/separate_working.srcs/sources_1/bd/design_1/design_1.bd'
export_ip_user_files -of_objects [get_files {C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/bd/design_1/design_1.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/Shreersha'
WARNING: [Vivado 12-818] No files matched 'Hegde/WORKING/separate_working/separate_working.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files {{C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files} -ipstatic_source_dir {C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.cache/compile_simlib/modelsim} {questa=C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.cache/compile_simlib/questa} {riviera=C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.cache/compile_simlib/riviera} {activehdl=C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
Wrote  : <C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sipo_0 .
Exporting to file c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/study/zybo/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/study/zybo/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1945.172 ; gain = 2.398
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench1_behav -key {Behavioral:sim_1:Functional:testbench1} -tclbatch {testbench1.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source testbench1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=160
sdtata=202
sdtata=101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 1981.676 ; gain = 269.168
run 10 us
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/study/zybo/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/study/zybo/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.828 ; gain = 0.000
run 10 us
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1340 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2020 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2700 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3380 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4060 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4740 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5420 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6100 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6780 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7460 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8140 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8820 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9500 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10180 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10860 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
run 10 us
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                11200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                11540 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                11880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                12220 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                12560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                12900 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                13240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                13580 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                13920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                14260 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                14600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                14940 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                15280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                15620 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                15960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                16300 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                16640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                16980 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                17320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                17660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                18000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                18340 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                18680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                19020 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                19360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                19700 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                20040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                20380 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                20720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2837.828 ; gain = 0.000
run 10 us
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2837.828 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2837.828 ; gain = 0.000
run 10 us
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
run 10 us
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                11200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                11520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                11840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                12160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                12480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                12800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                13120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                13440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                13760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                14080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                14400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                14720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                15040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                15360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                15680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                16000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                16320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                16640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                16960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                17280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                17600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                17920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                18240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                18560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                18880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                19200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                19520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                19840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                20160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                20480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                20800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
run 10 us
TESTVECTOR=>                21120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                21440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                21760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                22080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                22400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                22720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                23040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                23360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                23680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                24000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                24320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                24640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                24960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                25280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                25600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                25920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                26240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                26560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                26880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                27200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                27520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                27840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                28160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                28480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                28800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                29120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                29440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                29760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                30080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                30400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                30720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=160
sdtata=202
sdtata=101
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2837.828 ; gain = 0.000
run 10 us
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2837.828 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2837.828 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.828 ; gain = 0.000
run 10 us
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1340 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2020 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2700 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3380 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4060 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4740 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5420 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6100 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6780 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7460 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8140 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8820 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9500 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10180 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10860 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3092.098 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3092.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3092.098 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 3092.098 ; gain = 0.000
run 10 us
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1340 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2020 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2700 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3380 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4060 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4740 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5420 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6100 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6780 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7460 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8140 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8820 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9500 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10180 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10860 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
archive_project {C:/Users/Shreersha Hegde/WORKING/mod_working/separate_working_1.xpr.zip} -temp_dir {C:/Users/Shreersha Hegde/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1136-LAPTOP-FDL84CCL} -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Shreersha Hegde/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1136-LAPTOP-FDL84CCL' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/study/zybo/Vivado/2023.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Shreersha Hegde/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1136-LAPTOP-FDL84CCL/PrjAr/_X_'.
WARNING: [IP_Flow 19-3571] IP 'design_1_sipo_0_1' is restricted:
* Detected changes to module reference file(s).
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Shreersha Hegde/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1136-LAPTOP-FDL84CCL/PrjAr/_X_/separate_working.cache/ip 
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/Shreersha Hegde/WORKING/mod_working/separate_working_1.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 3092.098 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3092.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3092.098 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3092.098 ; gain = 0.000
run 10 us
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1340 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2020 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2700 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3380 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4060 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4740 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5420 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6100 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6780 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7460 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8140 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8820 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9500 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10180 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10860 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3092.098 ; gain = 0.000
run 10 us
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=160
sdtata=202
sdtata=101
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3146.035 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=160
sdtata=202
sdtata=101
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3146.035 ; gain = 0.000
run 10 us
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=160
sdtata=202
sdtata=101
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3146.035 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=160
sdtata=202
sdtata=101
run 10 us
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=160
sdtata=202
sdtata=101
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3146.035 ; gain = 0.000
run 10 us
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=160
sdtata=202
sdtata=101
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.090 ; gain = 0.000
run 10 us
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
update_module_reference design_1_sipo_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_sipo_0_1 to use current project options
Wrote  : <C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sim_1\imports\new\testbench1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sources_1\imports\new\AXI_SIPO.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.runs/synth_1

update_module_reference design_1_sipo_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_sipo_0_1 to use current project options
Wrote  : <C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs impl_1 -jobs 8
Wrote  : <C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sipo_0 .
Exporting to file c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sim_1\imports\new\testbench1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sources_1\imports\new\AXI_SIPO.v:]
Generated Hardware Definition File c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/synth/design_1.hwdef
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sim_1\imports\new\testbench1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sources_1\imports\new\AXI_SIPO.v:]
[Mon Feb 12 00:04:02 2024] Launched synth_1...
Run output will be captured here: C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.runs/synth_1/runme.log
[Mon Feb 12 00:04:02 2024] Launched impl_1...
Run output will be captured here: C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.runs/impl_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/study/zybo/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/study/zybo/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench1_behav -key {Behavioral:sim_1:Functional:testbench1} -tclbatch {testbench1.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source testbench1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                 1000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3151.090 ; gain = 0.000
run 10 us
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1340 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2020 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2700 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3380 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4060 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4740 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5420 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6100 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6780 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7460 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8140 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8820 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9500 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10180 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10860 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                 1000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3151.090 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata= 97
sdtata= 97
sdtata= 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3151.090 ; gain = 0.000
run 10 us
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                 1000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3151.090 ; gain = 0.000
run 10 us
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1340 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2020 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2700 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3380 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4060 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4740 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5420 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6100 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6780 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7460 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8140 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8820 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9500 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10180 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10860 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                 1000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3151.090 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3151.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.090 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                 1000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3151.090 ; gain = 0.000
run 10 us
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1340 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2020 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2700 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3380 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4060 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4740 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5420 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6100 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6780 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7460 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8140 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8820 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9500 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10180 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10860 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3151.090 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                 1000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3151.090 ; gain = 0.000
run 10 us
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1340 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2020 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2700 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3380 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4060 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4740 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5420 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6100 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6780 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7460 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8140 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8820 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9500 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10180 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10860 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
run 10 us
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                11200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                11540 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                11880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                12220 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                12560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                12900 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                13240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                13580 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                13920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                14260 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                14600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                14940 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                15280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                15620 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                15960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                16300 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                16640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                16980 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                17320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                17660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                18000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                18340 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                18680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                19020 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                19360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                19700 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                20040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                20380 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                20720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
run 10 us
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                21060 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                21400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                21740 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                22080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                22420 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                22760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                23100 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                23440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                23780 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                24120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                24460 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                24800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                25140 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                25480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                25820 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                26160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                26500 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                26840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                27180 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                27520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                27860 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                28200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                28540 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                28880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                29220 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                29560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                29900 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                30240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                30580 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                30920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
run 10 us
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                31260 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                31600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                31940 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                32280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                32620 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                32960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                33300 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                33640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                33980 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                34320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                34660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                35000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                35340 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                35680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                36020 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                36360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                36700 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                37040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                37380 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                37720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                38060 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                38400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                38740 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                39080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                39420 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                39760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                40100 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                40440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                40780 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                 1000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3151.090 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3151.090 ; gain = 0.000
run 10 us
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                 1280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
run 10 us
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                11200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                11520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                11840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                12160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                12480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                12800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                13120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                13440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                13760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                14080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                14400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                14720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                15040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                15360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                15680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                16000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                16320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                16640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                16960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                17280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                17600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                17920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                18240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                18560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                18880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                19200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                19520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                19840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                20160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                20480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                20800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
run 10 us
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                21120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                21440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                21760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                22080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                22400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                22720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                23040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                23360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                23680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                24000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                24320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                24640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                24960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                25280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                25600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                25920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                26240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                26560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                26880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                27200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                27520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                27840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                28160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                28480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                28800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                29120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                29440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                29760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                30080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                30400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                30720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.090 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                 1000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3151.090 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  670 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3151.090 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3151.090 ; gain = 0.000
run 10 us
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                 1040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3151.090 ; gain = 0.000
add_bp {C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v} 100
remove_bps -file {C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v} -line 100
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v:103]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'end' used in incorrect context [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v:103]
ERROR: [VRFC 10-8530] module 'sipo' is ignored due to previous errors [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3151.090 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                 1000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.090 ; gain = 0.000
run 10 us
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1340 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2020 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2700 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3380 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4060 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4740 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5420 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6100 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6780 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7460 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8140 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8820 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9500 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10180 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10860 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  660 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                 1000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.090 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  670 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.090 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata= 97
sdtata= 97
sdtata= 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.090 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata= 97
sdtata= 97
sdtata= 97
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.090 ; gain = 0.000
run 10 us
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata= 97
sdtata= 97
sdtata= 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.090 ; gain = 0.000
run 10 us
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 1920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 2880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 3840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 4800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 6720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 7680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 8960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                 9920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
TESTVECTOR=>                10880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
sdtata= 97
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/study/zybo/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/study/zybo/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench1_behav -key {Behavioral:sim_1:Functional:testbench1} -tclbatch {testbench1.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source testbench1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata= 97
sdtata= 97
sdtata= 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.090 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata= 97
sdtata= 97
sdtata= 97
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.090 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata= 97
sdtata= 97
sdtata= 97
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.090 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench1_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_data_fifo_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_sipo_0_1/sim/design_1_sipo_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sipo_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/sim/design_1_PRESENT_ENCRYPT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_PRESENT_ENCRYPT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sim_1/imports/new/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench1'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/study/zybo/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench1_behav xil_defaultlib.testbench1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.design_1_PRESENT_ENCRYPT_0_0
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module axis_data_fifo_v2_0_11.axis_data_fifo_v2_0_11_top(C_FAM...
Compiling module xil_defaultlib.design_1_axis_data_fifo_0_0
Compiling module xil_defaultlib.design_1_axis_data_fifo_1_0
Compiling module xil_defaultlib.sipo
Compiling module xil_defaultlib.design_1_sipo_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.testbench1
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
TESTVECTOR=>                    0 plaintext=xxxxxxxxxxxxxxxx  key=xxxxxxxxxxxxxxxxxxxx  ciphertext=xxxxxxxxxxxxxxxx
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /testbench1/uut/design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_45  Scope: testbench1.uut.design_1_i.axis_data_fifo_1.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
TESTVECTOR=>                  320 plaintext=xxxxxxxxxxxxxxxx  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=xxxxxxxxxxxxxxxx
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  x
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                  960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata=  x
dataaa=18446744073709551615
sdtata=  x
sdtata=160
sdtata=202
sdtata=101
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3151.090 ; gain = 0.000
run 10 us
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 1920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 2880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3200 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3520 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 3840 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4160 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4480 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 4800 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5120 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5440 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 5760 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6080 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6400 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 6720 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7040 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7360 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 7680 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8000 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8320 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8640 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 8960 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9280 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9600 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                 9920 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10240 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10560 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  x
TESTVECTOR=>                10880 plaintext=ffffffffffffffff  key=56782f68417be72c46c0  ciphertext=ed702b5665caa061
sdtata= 97
dataaa=18446744073709551615
sdtata= 97
sdtata=160
sdtata=202
sdtata=101
sdtata= 86
sdtata= 43
sdtata=112
sdtata=237
sdtata=  0
sdtata=  0
sdtata=  0
sdtata=  0
archive_project {C:/Users/Shreersha Hegde/WORKING/mod_working/separate_working_3.xpr.zip} -temp_dir {C:/Users/Shreersha Hegde/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1136-LAPTOP-FDL84CCL} -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Shreersha Hegde/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1136-LAPTOP-FDL84CCL' for archiving project
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sources_1\imports\PresentCryptoEngine-master\present_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sim_1\imports\new\testbench1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sources_1\imports\new\AXI_SIPO.v:]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/study/zybo/Vivado/2023.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sources_1\imports\PresentCryptoEngine-master\present_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sim_1\imports\new\testbench1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sources_1\imports\new\AXI_SIPO.v:]
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Shreersha Hegde/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1136-LAPTOP-FDL84CCL/PrjAr/_X_'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Shreersha Hegde/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-1136-LAPTOP-FDL84CCL/PrjAr/_X_/separate_working.cache/ip 
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sources_1\imports\PresentCryptoEngine-master\present_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sim_1\imports\new\testbench1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sources_1\imports\new\AXI_SIPO.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sources_1\imports\PresentCryptoEngine-master\present_encrypt.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sim_1\imports\new\testbench1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Shreersha Hegde\WORKING\separate_working\separate_working.srcs\sources_1\imports\new\AXI_SIPO.v:]
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
