Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jul  9 04:32:31 2025
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 9 -file ./report/fft1D_512_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                             Instance                            |                                              Module                                              | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                    |                                                                                            (top) |      26602 |      26546 |       0 |   56 | 13183 |     10 |      0 |    0 |        274 |
|   bd_0_i                                                        |                                                                                             bd_0 |      26602 |      26546 |       0 |   56 | 13183 |     10 |      0 |    0 |        274 |
|     hls_inst                                                    |                                                                                  bd_0_hls_inst_0 |      26602 |      26546 |       0 |   56 | 13183 |     10 |      0 |    0 |        274 |
|       inst                                                      |                                                                        bd_0_hls_inst_0_fft1D_512 |      26602 |      26546 |       0 |   56 | 13183 |     10 |      0 |    0 |        274 |
|         (inst)                                                  |                                                                        bd_0_hls_inst_0_fft1D_512 |        210 |        210 |       0 |    0 |  2674 |      0 |      0 |    0 |          0 |
|         DATA_x_U                                                |                                                   bd_0_hls_inst_0_fft1D_512_DATA_x_RAM_AUTO_1R1W |       1016 |       1016 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         DATA_y_U                                                |                                                 bd_0_hls_inst_0_fft1D_512_DATA_x_RAM_AUTO_1R1W_0 |       1283 |       1283 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U84                  |                                     bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 |       1552 |       1552 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U84)              |                                     bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 |        788 |        788 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                             bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_1365 |        764 |        764 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             (fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u) |                             bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_1365 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized4__1 |        700 |        700 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized9__1 |        700 |        700 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                 ADDSUB_OP.ADDSUB                                |                                                     bd_0_hls_inst_0_flt_add__parameterized1_1366 |        700 |        700 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                   LOGIC_SPEED.OP                                |                                                               bd_0_hls_inst_0_flt_add_logic_1368 |        700 |        700 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U85                  |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_1 |       1558 |       1558 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U85)              |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_1 |        791 |        791 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                             bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_1271 |        767 |        767 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             (fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u) |                             bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_1271 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized4__5 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized9__5 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                 ADDSUB_OP.ADDSUB                                |                                                     bd_0_hls_inst_0_flt_add__parameterized1_1272 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                   LOGIC_SPEED.OP                                |                                                               bd_0_hls_inst_0_flt_add_logic_1274 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U86                  |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_2 |       1261 |       1261 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U86)              |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_2 |        431 |        431 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                             bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_1177 |        830 |        830 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             (fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u) |                             bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_1177 |        128 |        128 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                |                                           bd_0_hls_inst_0_floating_point_v7_1_16__parameterized4 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized9 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                 ADDSUB_OP.ADDSUB                                |                                                     bd_0_hls_inst_0_flt_add__parameterized1_1178 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                   LOGIC_SPEED.OP                                |                                                               bd_0_hls_inst_0_flt_add_logic_1180 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U87                  |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_3 |       1301 |       1301 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U87)              |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_3 |        439 |        439 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                             bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_1083 |        862 |        862 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             (fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u) |                             bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_1083 |        160 |        160 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized4__4 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized9__4 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                 ADDSUB_OP.ADDSUB                                |                                                     bd_0_hls_inst_0_flt_add__parameterized1_1084 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                   LOGIC_SPEED.OP                                |                                                               bd_0_hls_inst_0_flt_add_logic_1086 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U88                  |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_4 |        868 |        868 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U88)              |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_4 |        165 |        165 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                              bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_989 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized4__2 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized9__2 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                 ADDSUB_OP.ADDSUB                                |                                                      bd_0_hls_inst_0_flt_add__parameterized1_990 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                   LOGIC_SPEED.OP                                |                                                                bd_0_hls_inst_0_flt_add_logic_992 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U89                  |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_5 |        869 |        869 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U89)              |                                   bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_5 |        166 |        166 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                                  bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized4__3 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized9__3 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                 ADDSUB_OP.ADDSUB                                |                                                          bd_0_hls_inst_0_flt_add__parameterized1 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                   LOGIC_SPEED.OP                                |                                                                bd_0_hls_inst_0_flt_add_logic_898 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         data_x_U_x                                              |                                                 bd_0_hls_inst_0_fft1D_512_data_x_RAM_AUTO_1R1W_x |          8 |          8 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         data_y_U_x                                              |                                               bd_0_hls_inst_0_fft1D_512_data_x_RAM_AUTO_1R1W_x_6 |         17 |         17 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U92                       |                                          bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 |        211 |        211 |       0 |    0 |   148 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U92)                   |                                          bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 |        129 |        129 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_860 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__5 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__5 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                 MULT.OP                                         |                                                                     bd_0_hls_inst_0_flt_mult_861 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                   i_non_prim.EXP                                |                                                                 bd_0_hls_inst_0_flt_mult_exp_863 |         41 |         41 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                   i_non_prim.MULT                               |                                                                     bd_0_hls_inst_0_fix_mult_864 |         25 |         25 |       0 |    0 |     1 |      0 |      0 |    0 |          7 |
|                   i_non_prim.OP                                 |                                                               bd_0_hls_inst_0_flt_dec_op_lat_865 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                   i_non_prim.R_AND_R                            |                                                               bd_0_hls_inst_0_flt_mult_round_866 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U93                       |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_7 |        180 |        180 |       0 |    0 |   147 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U93)                   |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_7 |         98 |         98 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_823 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__9 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__9 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                 MULT.OP                                         |                                                                     bd_0_hls_inst_0_flt_mult_824 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                   i_non_prim.EXP                                |                                                                 bd_0_hls_inst_0_flt_mult_exp_826 |         41 |         41 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                   i_non_prim.MULT                               |                                                                     bd_0_hls_inst_0_fix_mult_827 |         25 |         25 |       0 |    0 |     1 |      0 |      0 |    0 |          7 |
|                   i_non_prim.OP                                 |                                                               bd_0_hls_inst_0_flt_dec_op_lat_828 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                   i_non_prim.R_AND_R                            |                                                               bd_0_hls_inst_0_flt_mult_round_829 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U94                       |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_8 |         82 |         82 |       0 |    0 |   147 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U94)                   |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_8 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_786 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__6 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__6 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                 MULT.OP                                         |                                                                     bd_0_hls_inst_0_flt_mult_787 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                   i_non_prim.EXP                                |                                                                 bd_0_hls_inst_0_flt_mult_exp_789 |         41 |         41 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                   i_non_prim.MULT                               |                                                                     bd_0_hls_inst_0_fix_mult_790 |         25 |         25 |       0 |    0 |     1 |      0 |      0 |    0 |          7 |
|                   i_non_prim.OP                                 |                                                               bd_0_hls_inst_0_flt_dec_op_lat_791 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                   i_non_prim.R_AND_R                            |                                                               bd_0_hls_inst_0_flt_mult_round_792 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U95                       |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_9 |         82 |         82 |       0 |    0 |   147 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U95)                   |                                        bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_9 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_749 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__8 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__8 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                 MULT.OP                                         |                                                                     bd_0_hls_inst_0_flt_mult_750 |         82 |         82 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                   i_non_prim.EXP                                |                                                                 bd_0_hls_inst_0_flt_mult_exp_752 |         41 |         41 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                   i_non_prim.MULT                               |                                                                     bd_0_hls_inst_0_fix_mult_753 |         25 |         25 |       0 |    0 |     1 |      0 |      0 |    0 |          7 |
|                   i_non_prim.OP                                 |                                                               bd_0_hls_inst_0_flt_dec_op_lat_754 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                   i_non_prim.R_AND_R                            |                                                               bd_0_hls_inst_0_flt_mult_round_755 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U96                       |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_10 |         62 |         62 |       0 |    0 |   147 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U96)                   |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_10 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_712 |         62 |         62 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__7 |         62 |         62 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__7 |         62 |         62 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                 MULT.OP                                         |                                                                     bd_0_hls_inst_0_flt_mult_713 |         62 |         62 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                   i_non_prim.EXP                                |                                                                 bd_0_hls_inst_0_flt_mult_exp_715 |         21 |         21 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                   i_non_prim.MULT                               |                                                                     bd_0_hls_inst_0_fix_mult_716 |         25 |         25 |       0 |    0 |     1 |      0 |      0 |    0 |          7 |
|                   i_non_prim.OP                                 |                                                               bd_0_hls_inst_0_flt_dec_op_lat_717 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                   i_non_prim.R_AND_R                            |                                                               bd_0_hls_inst_0_flt_mult_round_718 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U97                       |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_11 |         62 |         62 |       0 |    0 |   147 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U97)                   |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_11 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_675 |         62 |         62 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                           bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1 |         62 |         62 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3 |         62 |         62 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                 MULT.OP                                         |                                                                     bd_0_hls_inst_0_flt_mult_676 |         62 |         62 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                   i_non_prim.EXP                                |                                                                 bd_0_hls_inst_0_flt_mult_exp_678 |         21 |         21 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                   i_non_prim.MULT                               |                                                                     bd_0_hls_inst_0_fix_mult_679 |         25 |         25 |       0 |    0 |     1 |      0 |      0 |    0 |          7 |
|                   i_non_prim.OP                                 |                                                               bd_0_hls_inst_0_flt_dec_op_lat_680 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                   i_non_prim.R_AND_R                            |                                                               bd_0_hls_inst_0_flt_mult_round_681 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|         dsub_64ns_64ns_64_4_full_dsp_1_U90                      |                                         bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1 |        771 |        771 |       0 |    0 |   366 |      0 |      0 |    0 |          3 |
|           (dsub_64ns_64ns_64_4_full_dsp_1_U90)                  |                                         bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1 |         68 |         68 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u         |                                  bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_581 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                                        bd_0_hls_inst_0_floating_point_v7_1_16__2 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__2 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                 ADDSUB_OP.ADDSUB                                |                                                                      bd_0_hls_inst_0_flt_add_582 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                   (ADDSUB_OP.ADDSUB)                            |                                                                      bd_0_hls_inst_0_flt_add_582 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   LOGIC_SPEED.OP                                |                                                                bd_0_hls_inst_0_flt_add_logic_584 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dsub_64ns_64ns_64_4_full_dsp_1_U91                      |                                      bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_12 |        769 |        769 |       0 |    0 |   366 |      0 |      0 |    0 |          3 |
|           (dsub_64ns_64ns_64_4_full_dsp_1_U91)                  |                                      bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_12 |         66 |         66 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u         |                                  bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_487 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                                           bd_0_hls_inst_0_floating_point_v7_1_16 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                 ADDSUB_OP.ADDSUB                                |                                                                      bd_0_hls_inst_0_flt_add_488 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                   (ADDSUB_OP.ADDSUB)                            |                                                                      bd_0_hls_inst_0_flt_add_488 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   LOGIC_SPEED.OP                                |                                                                bd_0_hls_inst_0_flt_add_logic_490 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         grp_loady8_fu_1853                                      |                                                                 bd_0_hls_inst_0_fft1D_512_loady8 |         57 |         57 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|         grp_twiddles8_fu_1829                                   |                                                              bd_0_hls_inst_0_fft1D_512_twiddles8 |      14134 |      14078 |       0 |   56 |  6687 |      0 |      0 |    0 |        202 |
|           (grp_twiddles8_fu_1829)                               |                                                              bd_0_hls_inst_0_fft1D_512_twiddles8 |         26 |         26 |       0 |    0 |   618 |      0 |      0 |    0 |          0 |
|           dadd_64ns_64ns_64_4_full_dsp_1_U63                    |                                         bd_0_hls_inst_0_fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1 |        700 |        700 |       0 |    0 |   366 |      0 |      0 |    0 |          3 |
|             (dadd_64ns_64ns_64_4_full_dsp_1_U63)                |                                         bd_0_hls_inst_0_fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|             fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1_ip_u       |                                      bd_0_hls_inst_0_fft1D_512_dadd_64ns_64ns_64_4_full_dsp_1_ip |        700 |        700 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               inst                                              |                                           bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0 |        700 |        700 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                 i_synth                                         |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1 |        700 |        700 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                   ADDSUB_OP.ADDSUB                              |                                                          bd_0_hls_inst_0_flt_add__parameterized0 |        700 |        700 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|           ddiv_64ns_64ns_64_14_no_dsp_1_U68                     |                                          bd_0_hls_inst_0_fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1 |       3090 |       3034 |       0 |   56 |  1024 |      0 |      0 |    0 |          0 |
|             (ddiv_64ns_64ns_64_14_no_dsp_1_U68)                 |                                          bd_0_hls_inst_0_fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1 |          0 |          0 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|             fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u        |                                       bd_0_hls_inst_0_fft1D_512_ddiv_64ns_64ns_64_14_no_dsp_1_ip |       3090 |       3034 |       0 |   56 |   982 |      0 |      0 |    0 |          0 |
|               inst                                              |                                           bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2 |       3090 |       3034 |       0 |   56 |   982 |      0 |      0 |    0 |          0 |
|                 i_synth                                         |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5 |       3090 |       3034 |       0 |   56 |   982 |      0 |      0 |    0 |          0 |
|                   DIV_OP.SPD.OP                                 |                                                                          bd_0_hls_inst_0_flt_div |       3090 |       3034 |       0 |   56 |   982 |      0 |      0 |    0 |          0 |
|           dmul_64ns_64ns_64_4_max_dsp_1_U64                     |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_13 |        227 |        227 |       0 |    0 |   211 |      0 |      0 |    0 |          8 |
|             (dmul_64ns_64ns_64_4_max_dsp_1_U64)                 |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_13 |        127 |        127 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|             fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u        |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_198 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               inst                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__1 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                 i_synth                                         |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__1 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                   MULT.OP                                       |                                                                     bd_0_hls_inst_0_flt_mult_199 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|           dmul_64ns_64ns_64_4_max_dsp_1_U65                     |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_14 |        100 |        100 |       0 |    0 |   147 |      0 |      0 |    0 |          8 |
|             (dmul_64ns_64ns_64_4_max_dsp_1_U65)                 |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_14 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u        |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_158 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               inst                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__4 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                 i_synth                                         |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__4 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                   MULT.OP                                       |                                                                     bd_0_hls_inst_0_flt_mult_159 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|           dmul_64ns_64ns_64_4_max_dsp_1_U66                     |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_15 |        100 |        100 |       0 |    0 |   147 |      0 |      0 |    0 |          8 |
|             (dmul_64ns_64ns_64_4_max_dsp_1_U66)                 |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_15 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u        |                                   bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_118 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               inst                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__2 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                 i_synth                                         |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__2 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                   MULT.OP                                       |                                                                     bd_0_hls_inst_0_flt_mult_119 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|           dmul_64ns_64ns_64_4_max_dsp_1_U67                     |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_16 |        100 |        100 |       0 |    0 |   211 |      0 |      0 |    0 |          8 |
|             (dmul_64ns_64ns_64_4_max_dsp_1_U67)                 |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_16 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|             fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u        |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               inst                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__3 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                 i_synth                                         |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__3 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|                   MULT.OP                                       |                                                                         bd_0_hls_inst_0_flt_mult |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|           dsub_64ns_64ns_64_4_full_dsp_1_U62                    |                                      bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_17 |        702 |        702 |       0 |    0 |   366 |      0 |      0 |    0 |          3 |
|             (dsub_64ns_64ns_64_4_full_dsp_1_U62)                |                                      bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_17 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|             fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u       |                                      bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               inst                                              |                                                        bd_0_hls_inst_0_floating_point_v7_1_16__1 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                 i_synth                                         |                                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__1 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|                   ADDSUB_OP.ADDSUB                              |                                                                          bd_0_hls_inst_0_flt_add |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|           grp_sin_or_cos_double_s_fu_109                        |                                                    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s |       4442 |       4442 |       0 |    0 |  1555 |      0 |      0 |    0 |         82 |
|             (grp_sin_or_cos_double_s_fu_109)                    |                                                    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s |       1728 |       1728 |       0 |    0 |   637 |      0 |      0 |    0 |          4 |
|             fourth_order_double_sin_cos_K0_U                    | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R_37 |        249 |        249 |       0 |    0 |    59 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K1_U                    | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R_38 |        207 |        207 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K2_U                    | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R_39 |        165 |        165 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K3_U                    | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R_40 |        128 |        128 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K4_U                    | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R_41 |         91 |         91 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|             grp_scaled_fixed2ieee_63_1_s_fu_314                 |                                            bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_s_42 |        438 |        438 |       0 |    0 |   465 |      0 |      0 |    0 |          0 |
|               (grp_scaled_fixed2ieee_63_1_s_fu_314)             |                                            bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_s_42 |        218 |        218 |       0 |    0 |   276 |      0 |      0 |    0 |          0 |
|               grp_scaled_fixed2ieee_63_1_Pipeline_1_fu_112      |                                   bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_Pipeline_1_52 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 (grp_scaled_fixed2ieee_63_1_Pipeline_1_fu_112)  |                                   bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_Pipeline_1_52 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U        |                              bd_0_hls_inst_0_fft1D_512_flow_control_loop_pipe_sequential_init_59 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               grp_scaled_fixed2ieee_63_1_Pipeline_2_fu_119      |                                   bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_Pipeline_2_53 |         44 |         44 |       0 |    0 |    55 |      0 |      0 |    0 |          0 |
|                 (grp_scaled_fixed2ieee_63_1_Pipeline_2_fu_119)  |                                   bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_Pipeline_2_53 |         30 |         30 |       0 |    0 |    53 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U        |                              bd_0_hls_inst_0_fft1D_512_flow_control_loop_pipe_sequential_init_58 |         14 |         14 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               grp_scaled_fixed2ieee_63_1_Pipeline_3_fu_131      |                                   bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_Pipeline_3_54 |         73 |         73 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                 (grp_scaled_fixed2ieee_63_1_Pipeline_3_fu_131)  |                                   bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_Pipeline_3_54 |         55 |         55 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U        |                              bd_0_hls_inst_0_fft1D_512_flow_control_loop_pipe_sequential_init_57 |         18 |         18 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               grp_scaled_fixed2ieee_63_1_Pipeline_4_fu_143      |                                   bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_Pipeline_4_55 |         98 |         98 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|                 (grp_scaled_fixed2ieee_63_1_Pipeline_4_fu_143)  |                                   bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_Pipeline_4_55 |         94 |         94 |       0 |    0 |    99 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U        |                              bd_0_hls_inst_0_fft1D_512_flow_control_loop_pipe_sequential_init_56 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             mul_170s_53ns_170_2_1_U40                           |                                               bd_0_hls_inst_0_fft1D_512_mul_170s_53ns_170_2_1_43 |        455 |        455 |       0 |    0 |    86 |      0 |      0 |    0 |         27 |
|             mul_35ns_25ns_60_1_1_U33                            |                                                bd_0_hls_inst_0_fft1D_512_mul_35ns_25ns_60_1_1_44 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             mul_42ns_33ns_75_1_1_U34                            |                                                bd_0_hls_inst_0_fft1D_512_mul_42ns_33ns_75_1_1_45 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |    0 |          4 |
|             mul_49ns_44s_93_1_1_U35                             |                                                 bd_0_hls_inst_0_fft1D_512_mul_49ns_44s_93_1_1_46 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |    0 |          6 |
|             mul_49ns_49ns_98_1_1_U36                            |                                                bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1_47 |        139 |        139 |       0 |    0 |     0 |      0 |      0 |    0 |          9 |
|             mul_49ns_49ns_98_1_1_U37                            |                                                bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1_48 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          9 |
|             mul_56ns_52s_108_1_1_U38                            |                                                bd_0_hls_inst_0_fft1D_512_mul_56ns_52s_108_1_1_49 |        561 |        561 |       0 |    0 |     0 |      0 |      0 |    0 |          9 |
|             mul_64s_63ns_126_1_1_U39                            |                                                bd_0_hls_inst_0_fft1D_512_mul_64s_63ns_126_1_1_50 |        195 |        195 |       0 |    0 |     0 |      0 |      0 |    0 |         12 |
|             ref_4oPi_table_256_U                                |                  bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R_51 |         46 |         46 |       0 |    0 |   223 |      0 |      0 |    0 |          0 |
|           grp_sin_or_cos_double_s_fu_128                        |                                                 bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_18 |       4489 |       4489 |       0 |    0 |  2031 |      0 |      0 |    0 |         82 |
|             (grp_sin_or_cos_double_s_fu_128)                    |                                                 bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_18 |       1803 |       1803 |       0 |    0 |  1015 |      0 |      0 |    0 |          4 |
|             fourth_order_double_sin_cos_K0_U                    |    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R |        243 |        243 |       0 |    0 |    59 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K1_U                    |    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R |        208 |        208 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K2_U                    |    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R |        165 |        165 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K3_U                    |    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R |        128 |        128 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|             fourth_order_double_sin_cos_K4_U                    |    bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R |         91 |         91 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|             grp_scaled_fixed2ieee_63_1_s_fu_314                 |                                               bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_s |        442 |        442 |       0 |    0 |   465 |      0 |      0 |    0 |          0 |
|               (grp_scaled_fixed2ieee_63_1_s_fu_314)             |                                               bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_s |        220 |        220 |       0 |    0 |   276 |      0 |      0 |    0 |          0 |
|               grp_scaled_fixed2ieee_63_1_Pipeline_1_fu_112      |                                      bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_Pipeline_1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 (grp_scaled_fixed2ieee_63_1_Pipeline_1_fu_112)  |                                      bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_Pipeline_1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U        |                              bd_0_hls_inst_0_fft1D_512_flow_control_loop_pipe_sequential_init_36 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               grp_scaled_fixed2ieee_63_1_Pipeline_2_fu_119      |                                      bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_Pipeline_2 |         46 |         46 |       0 |    0 |    55 |      0 |      0 |    0 |          0 |
|                 (grp_scaled_fixed2ieee_63_1_Pipeline_2_fu_119)  |                                      bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_Pipeline_2 |         32 |         32 |       0 |    0 |    53 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U        |                              bd_0_hls_inst_0_fft1D_512_flow_control_loop_pipe_sequential_init_35 |         14 |         14 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               grp_scaled_fixed2ieee_63_1_Pipeline_3_fu_131      |                                      bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_Pipeline_3 |         73 |         73 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                 (grp_scaled_fixed2ieee_63_1_Pipeline_3_fu_131)  |                                      bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_Pipeline_3 |         55 |         55 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U        |                              bd_0_hls_inst_0_fft1D_512_flow_control_loop_pipe_sequential_init_34 |         18 |         18 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               grp_scaled_fixed2ieee_63_1_Pipeline_4_fu_143      |                                      bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_Pipeline_4 |         98 |         98 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|                 (grp_scaled_fixed2ieee_63_1_Pipeline_4_fu_143)  |                                      bd_0_hls_inst_0_fft1D_512_scaled_fixed2ieee_63_1_Pipeline_4 |         94 |         94 |       0 |    0 |    99 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U        |                                 bd_0_hls_inst_0_fft1D_512_flow_control_loop_pipe_sequential_init |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             mul_170s_53ns_170_2_1_U40                           |                                                  bd_0_hls_inst_0_fft1D_512_mul_170s_53ns_170_2_1 |        456 |        456 |       0 |    0 |    86 |      0 |      0 |    0 |         27 |
|             mul_35ns_25ns_60_1_1_U33                            |                                                   bd_0_hls_inst_0_fft1D_512_mul_35ns_25ns_60_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             mul_42ns_33ns_75_1_1_U34                            |                                                   bd_0_hls_inst_0_fft1D_512_mul_42ns_33ns_75_1_1 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |    0 |          4 |
|             mul_49ns_44s_93_1_1_U35                             |                                                    bd_0_hls_inst_0_fft1D_512_mul_49ns_44s_93_1_1 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |    0 |          6 |
|             mul_49ns_49ns_98_1_1_U36                            |                                                   bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1 |        148 |        148 |       0 |    0 |     0 |      0 |      0 |    0 |          9 |
|             mul_49ns_49ns_98_1_1_U37                            |                                                bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1_33 |         80 |         80 |       0 |    0 |    98 |      0 |      0 |    0 |          9 |
|             mul_56ns_52s_108_1_1_U38                            |                                                   bd_0_hls_inst_0_fft1D_512_mul_56ns_52s_108_1_1 |        568 |        568 |       0 |    0 |     0 |      0 |      0 |    0 |          9 |
|             mul_64s_63ns_126_1_1_U39                            |                                                   bd_0_hls_inst_0_fft1D_512_mul_64s_63ns_126_1_1 |        195 |        195 |       0 |    0 |     0 |      0 |      0 |    0 |         12 |
|             ref_4oPi_table_256_U                                |                     bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R |          2 |          2 |       0 |    0 |   223 |      0 |      0 |    0 |          0 |
|           sitodp_32ns_64_2_no_dsp_1_U69                         |                                              bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1 |         97 |         97 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             (sitodp_32ns_64_2_no_dsp_1_U69)                     |                                              bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u            |                                        bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_21 |         94 |         94 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3__1 |         94 |         94 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                         |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized7__1 |         94 |         94 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   FIX_TO_FLT_OP.SPD.OP                          |                                                               bd_0_hls_inst_0_fix_to_flt_conv_22 |         94 |         94 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           sitodp_32ns_64_2_no_dsp_1_U70                         |                                           bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1_19 |         64 |         64 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|             (sitodp_32ns_64_2_no_dsp_1_U70)                     |                                           bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1_19 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|             fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u            |                                           bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip |         61 |         61 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                              |                                           bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3 |         61 |         61 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                         |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized7 |         61 |         61 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   FIX_TO_FLT_OP.SPD.OP                          |                                                                  bd_0_hls_inst_0_fix_to_flt_conv |         61 |         61 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         smem_U                                                  |                                                     bd_0_hls_inst_0_fft1D_512_smem_RAM_AUTO_1R1W |        291 |        291 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


