<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e25"><registerName>CSCBCTRL</registerName><registerNameMore><registerNameFull>CSCBCTRL</registerNameFull></registerNameMore><registerBody><registerDescription>This is a required register for all CSCB targets and must be at the same offset in all targets</registerDescription><registerProperties><registerPropset><addressOffset>0x0</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>
                                        __NEEDS_REVIEW__
                                    </registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e36"><bitFieldName>RESET_ALL_MAP</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>When asserted resets all register  bits, the bit self clears i.e. is similar to a W1P bit</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e51"><bitFieldName>ACCESS_LOCKOUT_NONCONFIG</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Lockout read/write accesses to target from CSCB/APBLink. If write attempted create slverr. If read attempted return all zeros. Does not lockout accesses to address 0x0</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>1</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e66"><bitFieldName>RESET_PERIPH</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>This asserts the functional reset of the peripheral block. When written is stays asserted until written to 0.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>2</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e81"><bitFieldName>READ_IRQ</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Reads irq signal from cscb targets</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>5</bitOffset><bitFieldAccess>R</bitFieldAccess><bitFieldReset><bitFieldResetValue/></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e96"><bitFieldName>READ_PIPELINE_CPI_EN</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Read tie off value for pipeline read signal</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>7</bitOffset><bitFieldAccess>R</bitFieldAccess><bitFieldReset><bitFieldResetValue/></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e111"><bitFieldName>BLOCK_RESET_DURING_CONFIG</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>When asserted blocks reset signals during partial reconfig</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>8</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e127"><bitFieldName>ACCESS_LOCKOUT</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Lockout read/write accesses to target from CSCB/APBLink. If write attempted create slverr. If read attempted return all zeros. Does not lockout accesses to address 0x0</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>9</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e142"><bitFieldName>ACCESS_LOCKOUT_SCSM</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Block avionics mode signal</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>11</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e157"><bitFieldName>INVERT_PIPELINE_CPI_EN</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Invert PIPELINE_CPI_EN value to either add/remove CSCB read pipeline stage for CPI non async signals</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>15</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e172"><bitFieldName>TARGET_ID</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Return block target_id type</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>4</bitWidth><bitOffset>20</bitOffset><bitFieldAccess>R</bitFieldAccess><bitFieldReset><bitFieldResetValue/></bitFieldReset></bitFieldPropset></bitFieldProperties><bitFieldValues><bitFieldValueGroup><bitFieldValue>None</bitFieldValue><bitFieldValueDescription/></bitFieldValueGroup></bitFieldValues></bitFieldBody></bitField></register>