template_ram.v,verilog,xil_defaultlib,../../../../altsyncram2blk_mem.srcs/sources_1/ip/template_ram/sim/template_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
