Fitter report for Single_Cycle_RISC_Processor
Sun Dec 08 00:01:59 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sun Dec 08 00:01:59 2024       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; Single_Cycle_RISC_Processor                 ;
; Top-level Entity Name              ; Single_Cycle_RISC_Processor                 ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 7,079 / 114,480 ( 6 % )                     ;
;     Total combinational functions  ; 6,783 / 114,480 ( 6 % )                     ;
;     Dedicated logic registers      ; 2,184 / 114,480 ( 2 % )                     ;
; Total registers                    ; 2184                                        ;
; Total pins                         ; 72 / 529 ( 14 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 3,981,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE115F29C7                         ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.6%      ;
;     Processor 3            ;   1.6%      ;
;     Processor 4            ;   1.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                     ;
+--------------+-----------------------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity              ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+-----------------------------+--------------+------------+---------------+----------------+
; Location     ;                             ;              ; HEX0[0]    ; PIN_G18       ; QSF Assignment ;
; Location     ;                             ;              ; HEX0[1]    ; PIN_F22       ; QSF Assignment ;
; Location     ;                             ;              ; HEX0[2]    ; PIN_E17       ; QSF Assignment ;
; Location     ;                             ;              ; HEX0[3]    ; PIN_L26       ; QSF Assignment ;
; Location     ;                             ;              ; HEX0[4]    ; PIN_L25       ; QSF Assignment ;
; Location     ;                             ;              ; HEX0[5]    ; PIN_J22       ; QSF Assignment ;
; Location     ;                             ;              ; HEX0[6]    ; PIN_H22       ; QSF Assignment ;
; Location     ;                             ;              ; HEX1[0]    ; PIN_M24       ; QSF Assignment ;
; Location     ;                             ;              ; HEX1[1]    ; PIN_Y22       ; QSF Assignment ;
; Location     ;                             ;              ; HEX1[2]    ; PIN_W21       ; QSF Assignment ;
; Location     ;                             ;              ; HEX1[3]    ; PIN_W22       ; QSF Assignment ;
; Location     ;                             ;              ; HEX1[4]    ; PIN_W25       ; QSF Assignment ;
; Location     ;                             ;              ; HEX1[5]    ; PIN_U23       ; QSF Assignment ;
; Location     ;                             ;              ; HEX1[6]    ; PIN_U24       ; QSF Assignment ;
; Location     ;                             ;              ; HEX2[0]    ; PIN_AA25      ; QSF Assignment ;
; Location     ;                             ;              ; HEX2[1]    ; PIN_AA26      ; QSF Assignment ;
; Location     ;                             ;              ; HEX2[2]    ; PIN_Y25       ; QSF Assignment ;
; Location     ;                             ;              ; HEX2[3]    ; PIN_W26       ; QSF Assignment ;
; Location     ;                             ;              ; HEX2[4]    ; PIN_Y26       ; QSF Assignment ;
; Location     ;                             ;              ; HEX2[5]    ; PIN_W27       ; QSF Assignment ;
; Location     ;                             ;              ; HEX2[6]    ; PIN_W28       ; QSF Assignment ;
; Location     ;                             ;              ; HEX3[0]    ; PIN_V21       ; QSF Assignment ;
; Location     ;                             ;              ; HEX3[1]    ; PIN_U21       ; QSF Assignment ;
; Location     ;                             ;              ; HEX3[2]    ; PIN_AB20      ; QSF Assignment ;
; Location     ;                             ;              ; HEX3[3]    ; PIN_AA21      ; QSF Assignment ;
; Location     ;                             ;              ; HEX3[4]    ; PIN_AD24      ; QSF Assignment ;
; Location     ;                             ;              ; HEX3[5]    ; PIN_AF23      ; QSF Assignment ;
; Location     ;                             ;              ; HEX3[6]    ; PIN_Y19       ; QSF Assignment ;
; Location     ;                             ;              ; HEX4[0]    ; PIN_AB19      ; QSF Assignment ;
; Location     ;                             ;              ; HEX4[1]    ; PIN_AA19      ; QSF Assignment ;
; Location     ;                             ;              ; HEX4[2]    ; PIN_AG21      ; QSF Assignment ;
; Location     ;                             ;              ; HEX4[3]    ; PIN_AH21      ; QSF Assignment ;
; Location     ;                             ;              ; HEX4[4]    ; PIN_AE19      ; QSF Assignment ;
; Location     ;                             ;              ; HEX4[5]    ; PIN_AF19      ; QSF Assignment ;
; Location     ;                             ;              ; HEX4[6]    ; PIN_AE18      ; QSF Assignment ;
; Location     ;                             ;              ; HEX5[0]    ; PIN_AD18      ; QSF Assignment ;
; Location     ;                             ;              ; HEX5[1]    ; PIN_AC18      ; QSF Assignment ;
; Location     ;                             ;              ; HEX5[2]    ; PIN_AB18      ; QSF Assignment ;
; Location     ;                             ;              ; HEX5[3]    ; PIN_AH19      ; QSF Assignment ;
; Location     ;                             ;              ; HEX5[4]    ; PIN_AG19      ; QSF Assignment ;
; Location     ;                             ;              ; HEX5[5]    ; PIN_AF18      ; QSF Assignment ;
; Location     ;                             ;              ; HEX5[6]    ; PIN_AH18      ; QSF Assignment ;
; Location     ;                             ;              ; HEX6[0]    ; PIN_AA17      ; QSF Assignment ;
; Location     ;                             ;              ; HEX6[1]    ; PIN_AB16      ; QSF Assignment ;
; Location     ;                             ;              ; HEX6[2]    ; PIN_AA16      ; QSF Assignment ;
; Location     ;                             ;              ; HEX6[3]    ; PIN_AB17      ; QSF Assignment ;
; Location     ;                             ;              ; HEX6[4]    ; PIN_AB15      ; QSF Assignment ;
; Location     ;                             ;              ; HEX6[5]    ; PIN_AA15      ; QSF Assignment ;
; Location     ;                             ;              ; HEX6[6]    ; PIN_AC17      ; QSF Assignment ;
; Location     ;                             ;              ; HEX7[0]    ; PIN_AD17      ; QSF Assignment ;
; Location     ;                             ;              ; HEX7[1]    ; PIN_AE17      ; QSF Assignment ;
; Location     ;                             ;              ; HEX7[2]    ; PIN_AG17      ; QSF Assignment ;
; Location     ;                             ;              ; HEX7[3]    ; PIN_AH17      ; QSF Assignment ;
; Location     ;                             ;              ; HEX7[4]    ; PIN_AF17      ; QSF Assignment ;
; Location     ;                             ;              ; HEX7[5]    ; PIN_AG18      ; QSF Assignment ;
; Location     ;                             ;              ; HEX7[6]    ; PIN_AA14      ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX0[0]    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX0[1]    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX0[2]    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX0[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX0[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX0[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX0[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX1[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX1[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX1[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX1[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX1[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX1[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX1[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX2[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX2[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX2[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX2[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX2[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX2[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX2[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX3[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX3[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX3[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX3[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX3[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX3[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX3[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX4[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX4[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX4[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX4[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX4[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX4[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX4[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX5[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX5[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX5[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX5[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX5[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX5[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX5[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX6[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX6[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX6[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX6[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX6[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX6[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX6[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX7[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX7[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX7[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX7[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX7[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX7[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; Single_Cycle_RISC_Processor ;              ; HEX7[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+-----------------------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 9139 ) ; 0.00 % ( 0 / 9139 )        ; 0.00 % ( 0 / 9139 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 9139 ) ; 0.00 % ( 0 / 9139 )        ; 0.00 % ( 0 / 9139 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 9129 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 7,079 / 114,480 ( 6 % ) ;
;     -- Combinational with no register       ; 4895                    ;
;     -- Register only                        ; 296                     ;
;     -- Combinational with a register        ; 1888                    ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 5294                    ;
;     -- 3 input functions                    ; 638                     ;
;     -- <=2 input functions                  ; 851                     ;
;     -- Register only                        ; 296                     ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 6579                    ;
;     -- arithmetic mode                      ; 204                     ;
;                                             ;                         ;
; Total registers*                            ; 2,184 / 117,053 ( 2 % ) ;
;     -- Dedicated logic registers            ; 2,184 / 114,480 ( 2 % ) ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )       ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 561 / 7,155 ( 8 % )     ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 72 / 529 ( 14 % )       ;
;     -- Clock pins                           ; 3 / 7 ( 43 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )           ;
;                                             ;                         ;
; M9Ks                                        ; 0 / 432 ( 0 % )         ;
; Total block memory bits                     ; 0 / 3,981,312 ( 0 % )   ;
; Total block memory implementation bits      ; 0 / 3,981,312 ( 0 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )         ;
; PLLs                                        ; 0 / 4 ( 0 % )           ;
; Global signals                              ; 2                       ;
;     -- Global clocks                        ; 2 / 20 ( 10 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 3.5% / 3.2% / 3.8%      ;
; Peak interconnect usage (total/H/V)         ; 52.4% / 49.1% / 57.0%   ;
; Maximum fan-out                             ; 1552                    ;
; Highest non-global fan-out                  ; 1552                    ;
; Total fan-out                               ; 30945                   ;
; Average fan-out                             ; 3.35                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 7079 / 114480 ( 6 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 4895                  ; 0                              ;
;     -- Register only                        ; 296                   ; 0                              ;
;     -- Combinational with a register        ; 1888                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 5294                  ; 0                              ;
;     -- 3 input functions                    ; 638                   ; 0                              ;
;     -- <=2 input functions                  ; 851                   ; 0                              ;
;     -- Register only                        ; 296                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 6579                  ; 0                              ;
;     -- arithmetic mode                      ; 204                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 2184                  ; 0                              ;
;     -- Dedicated logic registers            ; 2184 / 114480 ( 2 % ) ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 561 / 7155 ( 8 % )    ; 0 / 7155 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 72                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )       ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 15                    ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 15                    ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 30940                 ; 5                              ;
;     -- Registered Connections               ; 8282                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 30                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 25                    ; 0                              ;
;     -- Output Ports                         ; 32                    ; 0                              ;
;     -- Bidir Ports                          ; 15                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK2_50 ; AG14  ; 3        ; 58           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; CLOCK3_50 ; AG15  ; 4        ; 58           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; CLOCK_50  ; Y2    ; 2        ; 0            ; 36           ; 14           ; 113                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[0]    ; M23   ; 6        ; 115          ; 40           ; 7            ; 1552                  ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[1]    ; M21   ; 6        ; 115          ; 53           ; 14           ; 67                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[2]    ; N21   ; 6        ; 115          ; 42           ; 14           ; 25                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[3]    ; R24   ; 5        ; 115          ; 35           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[0]     ; AB28  ; 5        ; 115          ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[10]    ; AC24  ; 5        ; 115          ; 4            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[11]    ; AB24  ; 5        ; 115          ; 5            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[12]    ; AB23  ; 5        ; 115          ; 7            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[13]    ; AA24  ; 5        ; 115          ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[14]    ; AA23  ; 5        ; 115          ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[15]    ; AA22  ; 5        ; 115          ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[16]    ; Y24   ; 5        ; 115          ; 13           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[17]    ; Y23   ; 5        ; 115          ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[1]     ; AC28  ; 5        ; 115          ; 14           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[2]     ; AC27  ; 5        ; 115          ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[3]     ; AD27  ; 5        ; 115          ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[4]     ; AB27  ; 5        ; 115          ; 18           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[5]     ; AC26  ; 5        ; 115          ; 11           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[6]     ; AD26  ; 5        ; 115          ; 10           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[7]     ; AB26  ; 5        ; 115          ; 15           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[8]     ; AC25  ; 5        ; 115          ; 4            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[9]     ; AB25  ; 5        ; 115          ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LCD_BLON ; L6    ; 1        ; 0            ; 47           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_EN   ; L4    ; 1        ; 0            ; 52           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_ON   ; L5    ; 1        ; 0            ; 58           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_RS   ; M2    ; 1        ; 0            ; 44           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_RW   ; M1    ; 1        ; 0            ; 44           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[0]  ; E21   ; 7        ; 107          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1]  ; E22   ; 7        ; 111          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2]  ; E25   ; 7        ; 83           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[3]  ; E24   ; 7        ; 85           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[4]  ; H21   ; 7        ; 72           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[5]  ; G20   ; 7        ; 74           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[6]  ; G22   ; 7        ; 72           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[7]  ; G21   ; 7        ; 74           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[8]  ; F17   ; 7        ; 67           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[0]  ; G19   ; 7        ; 69           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[10] ; J15   ; 7        ; 60           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[11] ; H16   ; 7        ; 65           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[12] ; J16   ; 7        ; 65           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[13] ; H17   ; 7        ; 67           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[14] ; F15   ; 7        ; 58           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[15] ; G15   ; 7        ; 65           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[16] ; G16   ; 7        ; 67           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[17] ; H15   ; 7        ; 60           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1]  ; F19   ; 7        ; 94           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2]  ; E19   ; 7        ; 94           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3]  ; F21   ; 7        ; 107          ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4]  ; F18   ; 7        ; 87           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5]  ; E18   ; 7        ; 87           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6]  ; J19   ; 7        ; 72           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7]  ; H19   ; 7        ; 72           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[8]  ; J17   ; 7        ; 69           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[9]  ; G17   ; 7        ; 83           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; EX_IO[0]    ; J10   ; 8        ; 20           ; 73           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; EX_IO[1]    ; J14   ; 8        ; 49           ; 73           ; 21           ; 12                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; EX_IO[2]    ; H13   ; 8        ; 38           ; 73           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; EX_IO[3]    ; H14   ; 8        ; 49           ; 73           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; EX_IO[4]    ; F14   ; 8        ; 45           ; 73           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; EX_IO[5]    ; E10   ; 8        ; 18           ; 73           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; EX_IO[6]    ; D9    ; 8        ; 23           ; 73           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; LCD_DATA[0] ; L3    ; 1        ; 0            ; 52           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; LCD_DATA[1] ; L1    ; 1        ; 0            ; 44           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; LCD_DATA[2] ; L2    ; 1        ; 0            ; 44           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; LCD_DATA[3] ; K7    ; 1        ; 0            ; 49           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; LCD_DATA[4] ; K1    ; 1        ; 0            ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; LCD_DATA[5] ; K2    ; 1        ; 0            ; 55           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; LCD_DATA[6] ; M3    ; 1        ; 0            ; 51           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; LCD_DATA[7] ; M5    ; 1        ; 0            ; 47           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; R8       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; H13      ; DIFFIO_T22p, DATA15         ; Use as regular IO        ; EX_IO[2]                ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T14p, DATA8          ; Use as regular IO        ; EX_IO[6]                ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 17 / 56 ( 30 % ) ; 3.3V          ; --           ;
; 2        ; 1 / 63 ( 2 % )   ; 3.3V          ; --           ;
; 3        ; 1 / 73 ( 1 % )   ; 3.3V          ; --           ;
; 4        ; 1 / 71 ( 1 % )   ; 3.3V          ; --           ;
; 5        ; 19 / 65 ( 29 % ) ; 3.3V          ; --           ;
; 6        ; 4 / 58 ( 7 % )   ; 3.3V          ; --           ;
; 7        ; 27 / 72 ( 38 % ) ; 2.5V          ; --           ;
; 8        ; 7 / 71 ( 10 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 118        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA7      ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; SW[15]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA23     ; 280        ; 5        ; SW[14]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA24     ; 279        ; 5        ; SW[13]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB3      ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; SW[12]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB24     ; 274        ; 5        ; SW[11]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB25     ; 292        ; 5        ; SW[9]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB26     ; 291        ; 5        ; SW[7]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB27     ; 296        ; 5        ; SW[4]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB28     ; 295        ; 5        ; SW[0]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC2      ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; SW[10]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC25     ; 272        ; 5        ; SW[8]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC26     ; 282        ; 5        ; SW[5]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC27     ; 290        ; 5        ; SW[2]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC28     ; 289        ; 5        ; SW[1]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; SW[6]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD27     ; 286        ; 5        ; SW[3]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; CLOCK2_50                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG15     ; 201        ; 4        ; CLOCK3_50                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; EX_IO[6]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; EX_IO[5]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E18      ; 427        ; 7        ; LEDR[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E19      ; 421        ; 7        ; LEDR[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; LEDG[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E22      ; 403        ; 7        ; LEDG[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; LEDG[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E25      ; 434        ; 7        ; LEDG[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; EX_IO[4]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F15      ; 466        ; 7        ; LEDR[14]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; LEDG[8]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F18      ; 428        ; 7        ; LEDR[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F19      ; 420        ; 7        ; LEDR[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; LEDR[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F22      ; 409        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; LEDR[15]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G16      ; 453        ; 7        ; LEDR[16]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G17      ; 437        ; 7        ; LEDR[9]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G18      ; 452        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G19      ; 451        ; 7        ; LEDR[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G20      ; 444        ; 7        ; LEDG[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G21      ; 445        ; 7        ; LEDG[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G22      ; 449        ; 7        ; LEDG[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; EX_IO[2]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H14      ; 480        ; 8        ; EX_IO[3]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H15      ; 464        ; 7        ; LEDR[17]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H16      ; 459        ; 7        ; LEDR[11]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H17      ; 454        ; 7        ; LEDR[13]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; LEDR[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; LEDG[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H22      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; EX_IO[0]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; EX_IO[1]                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J15      ; 465        ; 7        ; LEDR[10]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J16      ; 458        ; 7        ; LEDR[12]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J17      ; 450        ; 7        ; LEDR[8]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; LEDR[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; LCD_DATA[4]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 27         ; 1        ; LCD_DATA[5]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; LCD_DATA[3]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K8       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; LCD_DATA[1]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 48         ; 1        ; LCD_DATA[2]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 32         ; 1        ; LCD_DATA[0]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 31         ; 1        ; LCD_EN                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ; 21         ; 1        ; LCD_ON                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L6       ; 43         ; 1        ; LCD_BLON                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L26      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; LCD_RW                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 50         ; 1        ; LCD_RS                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 34         ; 1        ; LCD_DATA[6]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M4       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 41         ; 1        ; LCD_DATA[7]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; KEY[1]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; KEY[0]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; KEY[2]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 61         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ; 58         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P8       ; 60         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; KEY[3]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U8       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U24      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 108        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V6       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V8       ; 109        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W4       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 116        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 321        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ; 114        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y6       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y23      ; 288        ; 5        ; SW[17]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y24      ; 287        ; 5        ; SW[16]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------+
; I/O Assignment Warnings                            ;
+-------------+--------------------------------------+
; Pin Name    ; Reason                               ;
+-------------+--------------------------------------+
; LEDG[0]     ; Missing drive strength and slew rate ;
; LEDG[1]     ; Missing drive strength and slew rate ;
; LEDG[2]     ; Missing drive strength and slew rate ;
; LEDG[3]     ; Missing drive strength and slew rate ;
; LEDG[4]     ; Missing drive strength and slew rate ;
; LEDG[5]     ; Missing drive strength and slew rate ;
; LEDG[6]     ; Missing drive strength and slew rate ;
; LEDG[7]     ; Missing drive strength and slew rate ;
; LEDG[8]     ; Missing drive strength and slew rate ;
; LEDR[0]     ; Missing drive strength and slew rate ;
; LEDR[1]     ; Missing drive strength and slew rate ;
; LEDR[2]     ; Missing drive strength and slew rate ;
; LEDR[3]     ; Missing drive strength and slew rate ;
; LEDR[4]     ; Missing drive strength and slew rate ;
; LEDR[5]     ; Missing drive strength and slew rate ;
; LEDR[6]     ; Missing drive strength and slew rate ;
; LEDR[7]     ; Missing drive strength and slew rate ;
; LEDR[8]     ; Missing drive strength and slew rate ;
; LEDR[9]     ; Missing drive strength and slew rate ;
; LEDR[10]    ; Missing drive strength and slew rate ;
; LEDR[11]    ; Missing drive strength and slew rate ;
; LEDR[12]    ; Missing drive strength and slew rate ;
; LEDR[13]    ; Missing drive strength and slew rate ;
; LEDR[14]    ; Missing drive strength and slew rate ;
; LEDR[15]    ; Missing drive strength and slew rate ;
; LEDR[16]    ; Missing drive strength and slew rate ;
; LEDR[17]    ; Missing drive strength and slew rate ;
; LCD_BLON    ; Missing drive strength               ;
; LCD_EN      ; Missing drive strength               ;
; LCD_ON      ; Missing drive strength               ;
; LCD_RS      ; Missing drive strength               ;
; LCD_RW      ; Missing drive strength               ;
; EX_IO[2]    ; Missing drive strength               ;
; EX_IO[3]    ; Missing drive strength               ;
; EX_IO[4]    ; Missing drive strength               ;
; EX_IO[5]    ; Missing drive strength               ;
; EX_IO[6]    ; Missing drive strength               ;
; LCD_DATA[0] ; Missing drive strength               ;
; LCD_DATA[1] ; Missing drive strength               ;
; LCD_DATA[2] ; Missing drive strength               ;
; LCD_DATA[3] ; Missing drive strength               ;
; LCD_DATA[4] ; Missing drive strength               ;
; LCD_DATA[5] ; Missing drive strength               ;
; LCD_DATA[6] ; Missing drive strength               ;
; LCD_DATA[7] ; Missing drive strength               ;
; EX_IO[0]    ; Missing drive strength               ;
; EX_IO[1]    ; Missing drive strength               ;
+-------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                    ; Entity Name                 ; Library Name ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |Single_Cycle_RISC_Processor                              ; 7079 (0)    ; 2184 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 72   ; 0            ; 4895 (0)     ; 296 (0)           ; 1888 (0)         ; |Single_Cycle_RISC_Processor                                                                                           ; Single_Cycle_RISC_Processor ; work         ;
;    |baudrate:uart_baud|                                   ; 30 (30)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 14 (14)          ; |Single_Cycle_RISC_Processor|baudrate:uart_baud                                                                        ; baudrate                    ; work         ;
;    |processor:processor_u|                                ; 6957 (1064) ; 2125 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4832 (1064)  ; 284 (0)           ; 1841 (0)         ; |Single_Cycle_RISC_Processor|processor:processor_u                                                                     ; processor                   ; work         ;
;       |adder:adder_inst1|                                 ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |Single_Cycle_RISC_Processor|processor:processor_u|adder:adder_inst1                                                   ; adder                       ; work         ;
;       |adder:adder_inst2|                                 ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |Single_Cycle_RISC_Processor|processor:processor_u|adder:adder_inst2                                                   ; adder                       ; work         ;
;       |alu:alu_inst|                                      ; 253 (253)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 253 (253)    ; 0 (0)             ; 0 (0)            ; |Single_Cycle_RISC_Processor|processor:processor_u|alu:alu_inst                                                        ; alu                         ; work         ;
;       |control:control_inst|                              ; 26 (3)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (3)       ; 0 (0)             ; 0 (0)            ; |Single_Cycle_RISC_Processor|processor:processor_u|control:control_inst                                                ; control                     ; work         ;
;          |control_alu_decoder:control_alu_decoder_inst|   ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |Single_Cycle_RISC_Processor|processor:processor_u|control:control_inst|control_alu_decoder:control_alu_decoder_inst   ; control_alu_decoder         ; work         ;
;          |control_main_decoder:control_main_decoder_inst| ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; |Single_Cycle_RISC_Processor|processor:processor_u|control:control_inst|control_main_decoder:control_main_decoder_inst ; control_main_decoder        ; work         ;
;       |data_memory:data_memory_inst|                      ; 1932 (1932) ; 512 (512)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1420 (1420)  ; 0 (0)             ; 512 (512)        ; |Single_Cycle_RISC_Processor|processor:processor_u|data_memory:data_memory_inst                                        ; data_memory                 ; work         ;
;       |extend:extend_inst|                                ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; |Single_Cycle_RISC_Processor|processor:processor_u|extend:extend_inst                                                  ; extend                      ; work         ;
;       |imem:imem_inst|                                    ; 833 (833)   ; 519 (519)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 314 (314)    ; 165 (165)         ; 354 (354)        ; |Single_Cycle_RISC_Processor|processor:processor_u|imem:imem_inst                                                      ; imem                        ; work         ;
;       |pc:pc_inst|                                        ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |Single_Cycle_RISC_Processor|processor:processor_u|pc:pc_inst                                                          ; pc                          ; work         ;
;       |register_file:register_file_inst|                  ; 2782 (2782) ; 1078 (1078)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1704 (1704)  ; 119 (119)         ; 959 (959)        ; |Single_Cycle_RISC_Processor|processor:processor_u|register_file:register_file_inst                                    ; register_file               ; work         ;
;    |receiver:uart_Rx|                                     ; 68 (68)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 10 (10)           ; 19 (19)          ; |Single_Cycle_RISC_Processor|receiver:uart_Rx                                                                          ; receiver                    ; work         ;
;    |transmitter:uart_Tx|                                  ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 2 (2)             ; 14 (14)          ; |Single_Cycle_RISC_Processor|transmitter:uart_Tx                                                                       ; transmitter                 ; work         ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; CLOCK2_50   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; CLOCK3_50   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[15]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[16]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[17]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; KEY[3]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[0]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[1]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[2]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[3]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[4]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[5]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[6]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[7]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[8]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[9]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[10]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[11]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[12]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[13]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[14]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[15]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[16]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[17]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LCD_BLON    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_EN      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_ON      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_RS      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_RW      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; EX_IO[2]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; EX_IO[3]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; EX_IO[4]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; EX_IO[5]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; EX_IO[6]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA[0] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA[1] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA[2] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA[3] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA[4] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA[5] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA[6] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA[7] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; EX_IO[0]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; EX_IO[1]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; KEY[1]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; KEY[0]      ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; CLOCK_50    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; KEY[2]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                        ;
+-----------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                     ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK2_50                                                                               ;                   ;         ;
; CLOCK3_50                                                                               ;                   ;         ;
; KEY[3]                                                                                  ;                   ;         ;
; SW[0]                                                                                   ;                   ;         ;
; SW[1]                                                                                   ;                   ;         ;
; SW[2]                                                                                   ;                   ;         ;
; SW[3]                                                                                   ;                   ;         ;
; SW[4]                                                                                   ;                   ;         ;
; SW[5]                                                                                   ;                   ;         ;
; SW[6]                                                                                   ;                   ;         ;
; SW[7]                                                                                   ;                   ;         ;
; SW[8]                                                                                   ;                   ;         ;
; SW[9]                                                                                   ;                   ;         ;
; SW[10]                                                                                  ;                   ;         ;
; SW[11]                                                                                  ;                   ;         ;
; SW[12]                                                                                  ;                   ;         ;
; SW[13]                                                                                  ;                   ;         ;
; SW[14]                                                                                  ;                   ;         ;
; SW[15]                                                                                  ;                   ;         ;
; SW[16]                                                                                  ;                   ;         ;
; SW[17]                                                                                  ;                   ;         ;
; EX_IO[2]                                                                                ;                   ;         ;
; EX_IO[3]                                                                                ;                   ;         ;
; EX_IO[4]                                                                                ;                   ;         ;
; EX_IO[5]                                                                                ;                   ;         ;
; EX_IO[6]                                                                                ;                   ;         ;
; LCD_DATA[0]                                                                             ;                   ;         ;
; LCD_DATA[1]                                                                             ;                   ;         ;
; LCD_DATA[2]                                                                             ;                   ;         ;
; LCD_DATA[3]                                                                             ;                   ;         ;
; LCD_DATA[4]                                                                             ;                   ;         ;
; LCD_DATA[5]                                                                             ;                   ;         ;
; LCD_DATA[6]                                                                             ;                   ;         ;
; LCD_DATA[7]                                                                             ;                   ;         ;
; EX_IO[0]                                                                                ;                   ;         ;
; EX_IO[1]                                                                                ;                   ;         ;
;      - receiver:uart_Rx|always0~2                                                       ; 0                 ; 6       ;
;      - receiver:uart_Rx|scratch[0]~2                                                    ; 0                 ; 6       ;
;      - receiver:uart_Rx|sample[0]~3                                                     ; 0                 ; 6       ;
;      - receiver:uart_Rx|scratch[1]~4                                                    ; 0                 ; 6       ;
;      - receiver:uart_Rx|scratch[2]~6                                                    ; 0                 ; 6       ;
;      - receiver:uart_Rx|scratch[3]~8                                                    ; 0                 ; 6       ;
;      - receiver:uart_Rx|scratch[4]~10                                                   ; 0                 ; 6       ;
;      - receiver:uart_Rx|scratch[5]~12                                                   ; 0                 ; 6       ;
;      - receiver:uart_Rx|scratch[6]~14                                                   ; 0                 ; 6       ;
;      - receiver:uart_Rx|scratch[7]~16                                                   ; 0                 ; 6       ;
;      - receiver:uart_Rx|always0~3                                                       ; 0                 ; 6       ;
;      - receiver:uart_Rx|sample[0]~14                                                    ; 0                 ; 6       ;
; KEY[1]                                                                                  ;                   ;         ;
;      - processor:processor_u|pc:pc_inst|pc[2]                                           ; 0                 ; 6       ;
;      - processor:processor_u|pc:pc_inst|pc[3]                                           ; 0                 ; 6       ;
;      - processor:processor_u|pc:pc_inst|pc[5]                                           ; 0                 ; 6       ;
;      - processor:processor_u|pc:pc_inst|pc[4]                                           ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][31]      ; 0                 ; 6       ;
;      - processor:processor_u|pc:pc_inst|pc[15]                                          ; 0                 ; 6       ;
;      - processor:processor_u|pc:pc_inst|pc[14]                                          ; 0                 ; 6       ;
;      - processor:processor_u|pc:pc_inst|pc[13]                                          ; 0                 ; 6       ;
;      - processor:processor_u|pc:pc_inst|pc[12]                                          ; 0                 ; 6       ;
;      - processor:processor_u|pc:pc_inst|pc[11]                                          ; 0                 ; 6       ;
;      - processor:processor_u|pc:pc_inst|pc[10]                                          ; 0                 ; 6       ;
;      - processor:processor_u|pc:pc_inst|pc[9]                                           ; 0                 ; 6       ;
;      - processor:processor_u|pc:pc_inst|pc[8]                                           ; 0                 ; 6       ;
;      - processor:processor_u|pc:pc_inst|pc[7]                                           ; 0                 ; 6       ;
;      - processor:processor_u|pc:pc_inst|pc[6]                                           ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~0            ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][3]~1      ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~2            ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~3            ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~5            ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~7            ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][2]~18    ; 0                 ; 6       ;
;      - processor:processor_u|pc:pc_inst|pc~0                                            ; 0                 ; 6       ;
;      - processor:processor_u|pc:pc_inst|pc[0]~1                                         ; 0                 ; 6       ;
;      - processor:processor_u|pc:pc_inst|pc~6                                            ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][3]~19    ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][1]~20    ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][1]~21    ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][1]~22    ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][1]~23    ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][15]~24   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][24]~25   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][2]~26    ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][4]~27    ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][7]~28    ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][22]~29   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][16]~30   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][24]~31   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][3]~32    ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][19]~33   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][4]~34     ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][26]~35    ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][3]~36     ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~37           ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][6]~38    ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][7]~39     ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][0]~40    ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~41           ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][0]~42     ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][25]~43    ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][2]~44     ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][1]~45    ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][10]~46   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][5]~47    ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][3]~48    ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~49           ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~51           ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~52           ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~75           ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~76           ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~77           ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~78           ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~79           ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~80           ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~81           ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~82           ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile~83           ; 0                 ; 6       ;
; KEY[0]                                                                                  ;                   ;         ;
;      - processor:processor_u|pc:pc_inst|pc[0]                                           ; 1                 ; 0       ;
;      - processor:processor_u|pc:pc_inst|pc[1]                                           ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[30][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[29][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[28][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[27][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[26][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[25][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[24][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[23][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[22][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[21][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[20][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[19][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[18][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[17][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[16][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[15][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[14][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[13][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[12][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[11][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][0]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][1]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][2]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][3]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][4]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][5]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][6]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][7]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][8]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][9]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][10]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][11]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][12]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][13]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][14]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][15]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][16]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][17]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][18]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][19]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][20]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][21]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][22]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][23]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][24]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][25]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][26]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][27]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][28]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][29]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][30]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[10][31]      ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][0]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][1]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][2]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][3]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][4]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][5]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][6]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][7]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][8]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][9]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][10]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][11]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][12]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][13]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][14]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][15]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][16]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][17]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][18]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][19]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][20]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][21]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][22]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][23]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][24]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][25]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][26]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][27]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][28]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][29]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][30]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[9][31]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][0]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][1]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][2]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][3]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][4]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][5]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][6]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][7]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][8]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][9]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][10]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][11]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][12]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][13]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][14]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][15]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][16]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][17]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][18]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][19]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][20]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][21]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][22]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][23]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][24]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][25]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][26]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][27]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][28]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][29]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][30]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[8][31]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][0]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][1]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][2]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][3]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][4]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][5]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][6]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][7]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][8]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][9]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][10]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][11]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][12]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][13]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][14]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][15]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][16]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][17]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][18]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][19]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][20]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][21]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][22]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][23]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][24]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][25]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][26]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][27]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][28]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][29]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][30]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[7][31]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][0]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][1]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][2]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][3]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][4]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][5]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][6]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][7]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][8]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][9]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][10]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][11]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][12]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][13]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][14]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][15]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][16]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][17]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][18]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][19]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][20]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][21]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][22]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][23]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][24]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][25]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][26]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][27]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][28]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][29]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][30]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[6][31]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][0]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][1]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][2]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][3]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][4]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][5]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][6]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][7]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][8]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][9]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][10]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][11]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][12]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][13]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][14]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][15]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][16]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][17]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][18]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][19]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][20]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][21]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][22]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][23]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][24]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][25]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][26]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][27]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][28]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][29]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][30]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[5][31]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][0]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][1]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][2]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][3]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][4]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][5]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][6]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][7]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][8]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][9]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][10]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][11]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][12]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][13]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][14]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][15]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][16]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][17]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][18]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][19]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][20]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][21]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][22]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][23]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][24]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][25]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][26]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][27]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][28]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][29]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][30]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[4][31]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][0]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][1]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][2]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][3]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][4]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][5]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][6]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][7]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][8]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][9]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][10]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][11]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][12]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][13]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][14]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][15]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][16]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][17]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][18]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][19]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][20]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][21]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][22]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][23]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][24]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][25]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][26]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][27]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][28]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][29]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][30]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[3][31]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][0]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][1]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][2]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][3]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][4]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][5]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][6]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][7]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][8]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][9]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][10]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][11]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][12]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][13]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][14]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][15]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][16]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][17]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][18]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][19]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][20]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][21]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][22]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][23]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][24]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][25]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][26]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][27]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][28]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][29]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][30]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[2][31]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][0]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][1]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][2]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][3]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][4]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][5]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][6]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][7]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][8]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][9]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][10]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][11]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][12]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][13]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][14]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][15]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][16]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][17]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][18]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][19]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][20]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][21]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][22]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][23]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][24]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][25]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][26]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][27]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][28]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][29]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][30]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[1][31]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][0]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][1]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][2]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][3]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][4]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][5]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][6]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][7]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][8]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][9]        ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][10]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][11]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][12]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][13]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][14]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][15]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][16]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][17]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][18]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][19]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][20]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][21]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][22]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][23]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][24]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][25]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][26]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][27]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][28]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][29]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][30]       ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[0][31]       ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[63][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[62][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[61][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[60][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[59][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[58][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[57][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[56][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[55][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[54][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[53][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[52][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[51][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[50][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[49][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[48][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[47][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[46][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[45][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[44][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[43][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[42][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[41][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[40][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[39][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[38][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[37][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[36][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[35][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[34][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[33][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[32][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[31][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[30][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[29][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[28][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[27][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[26][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[25][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[24][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[23][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[22][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[21][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[20][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[19][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[18][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[17][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[16][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[15][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[14][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[13][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[12][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[11][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[10][0]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[9][0]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[8][0]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[7][0]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[6][0]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[5][0]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[4][0]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[3][0]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[2][0]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[1][0]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[0][0]                     ; 1                 ; 0       ;
;      - processor:processor_u|pc:pc_inst|pc[2]                                           ; 1                 ; 0       ;
;      - processor:processor_u|pc:pc_inst|pc[3]                                           ; 1                 ; 0       ;
;      - processor:processor_u|pc:pc_inst|pc[5]                                           ; 1                 ; 0       ;
;      - processor:processor_u|pc:pc_inst|pc[4]                                           ; 1                 ; 0       ;
;      - processor:processor_u|register_file:register_file_inst|registerFile[31][31]      ; 1                 ; 0       ;
;      - processor:processor_u|pc:pc_inst|pc[15]                                          ; 1                 ; 0       ;
;      - processor:processor_u|pc:pc_inst|pc[14]                                          ; 1                 ; 0       ;
;      - processor:processor_u|pc:pc_inst|pc[13]                                          ; 1                 ; 0       ;
;      - processor:processor_u|pc:pc_inst|pc[12]                                          ; 1                 ; 0       ;
;      - processor:processor_u|pc:pc_inst|pc[11]                                          ; 1                 ; 0       ;
;      - processor:processor_u|pc:pc_inst|pc[10]                                          ; 1                 ; 0       ;
;      - processor:processor_u|pc:pc_inst|pc[9]                                           ; 1                 ; 0       ;
;      - processor:processor_u|pc:pc_inst|pc[8]                                           ; 1                 ; 0       ;
;      - processor:processor_u|pc:pc_inst|pc[7]                                           ; 1                 ; 0       ;
;      - processor:processor_u|pc:pc_inst|pc[6]                                           ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[49][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[52][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[48][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[53][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[35][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[38][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[34][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[39][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[33][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[36][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[32][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[37][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[51][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[54][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[50][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[55][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[26][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[25][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[24][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[27][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[14][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[13][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[12][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[15][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[10][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[9][1]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[8][1]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[11][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[30][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[29][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[28][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[31][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[20][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[18][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[16][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[22][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[5][1]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[3][1]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[1][1]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[7][1]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[4][1]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[2][1]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[0][1]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[6][1]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[21][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[19][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[17][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[23][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[60][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[58][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[56][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[62][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[45][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[43][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[41][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[47][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[44][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[42][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[40][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[46][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[61][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[59][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[57][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[63][1]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[44][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[42][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[40][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[46][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[13][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[11][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[9][2]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[15][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[12][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[10][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[8][2]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[14][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[45][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[43][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[41][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[47][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[50][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[49][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[48][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[51][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[22][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[21][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[20][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[23][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[18][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[17][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[16][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[19][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[54][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[53][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[52][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[55][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[33][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[36][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[32][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[37][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[3][2]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[6][2]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[2][2]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[7][2]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[1][2]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[4][2]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[0][2]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[5][2]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[35][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[38][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[34][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[39][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[57][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[60][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[56][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[61][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[27][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[30][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[26][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[31][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[25][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[28][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[24][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[29][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[59][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[62][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[58][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[63][2]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[41][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[44][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[40][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[45][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[35][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[38][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[34][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[39][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[33][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[36][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[32][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[37][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[43][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[46][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[42][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[47][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[28][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[26][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[24][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[30][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[21][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[19][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[17][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[23][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[20][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[18][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[16][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[22][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[29][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[27][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[25][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[31][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[10][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[9][3]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[8][3]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[11][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[6][3]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[5][3]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[4][3]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[7][3]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[2][3]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[1][3]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[0][3]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[3][3]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[14][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[13][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[12][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[15][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[58][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[57][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[56][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[59][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[54][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[53][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[52][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[55][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[50][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[49][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[48][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[51][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[62][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[61][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[60][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[63][3]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[52][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[38][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[36][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[54][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[49][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[35][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[33][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[51][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[48][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[34][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[32][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[50][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[53][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[39][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[37][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[55][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[25][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[28][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[24][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[29][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[14][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[11][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[10][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[15][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[12][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[9][4]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[8][4]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[13][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[27][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[30][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[26][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[31][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[17][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[5][4]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[1][4]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[21][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[18][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[6][4]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[2][4]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[22][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[16][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[4][4]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[0][4]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[20][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[19][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[7][4]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[3][4]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[23][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[57][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[43][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[41][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[59][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[60][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[46][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[44][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[62][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[56][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[42][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[40][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[58][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[61][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[47][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[45][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[63][4]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[44][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[14][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[12][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[46][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[41][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[11][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[9][5]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[43][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[40][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[10][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[8][5]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[42][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[45][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[15][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[13][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[47][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[50][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[19][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[18][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[51][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[52][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[21][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[20][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[53][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[48][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[17][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[16][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[49][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[54][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[23][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[22][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[55][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[34][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[6][5]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[2][5]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[38][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[33][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[5][5]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[1][5]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[37][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[32][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[4][5]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[0][5]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[36][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[35][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[7][5]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[3][5]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[39][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[57][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[29][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[25][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[61][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[58][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[30][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[26][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[62][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[56][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[28][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[24][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[60][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[59][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[31][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[27][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[63][5]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[41][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[37][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[33][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[45][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[42][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[38][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[34][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[46][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[40][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[36][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[32][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[44][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[43][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[39][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[35][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[47][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[28][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[22][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[20][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[30][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[25][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[19][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[17][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[27][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[24][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[18][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[16][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[26][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[29][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[23][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[21][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[31][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[10][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[3][6]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[2][6]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[11][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[12][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[5][6]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[4][6]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[13][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[8][6]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[1][6]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[0][6]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[9][6]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[14][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[7][6]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[6][6]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[15][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[58][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[51][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[50][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[59][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[60][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[53][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[52][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[61][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[56][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[49][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[48][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[57][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[62][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[55][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[54][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[63][6]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[49][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[37][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[33][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[53][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[50][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[38][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[34][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[54][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[48][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[36][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[32][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[52][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[51][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[39][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[35][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[55][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[26][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[11][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[10][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[27][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[28][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[13][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[12][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[29][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[24][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[9][7]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[8][7]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[25][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[30][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[15][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[14][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[31][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[20][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[6][7]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[4][7]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[22][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[17][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[3][7]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[1][7]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[19][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[16][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[2][7]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[0][7]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[18][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[21][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[7][7]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[5][7]                     ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[23][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[60][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[46][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[44][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[62][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[57][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[43][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[41][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[59][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[56][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[42][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[40][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[58][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[61][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[47][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[45][7]                    ; 1                 ; 0       ;
;      - processor:processor_u|data_memory:data_memory_inst|mem[63][7]                    ; 1                 ; 0       ;
; CLOCK_50                                                                                ;                   ;         ;
; KEY[2]                                                                                  ;                   ;         ;
;      - processor:processor_u|register_file:register_file_inst|Ready_Byte                ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|dout[0]                   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|dout[1]                   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|dout[2]                   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|dout[3]                   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|dout[4]                   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|dout[5]                   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|dout[6]                   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|dout[7]                   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|current_state.OUTPUT_BYTE ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|current_state.SEND_BYTE   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|incrementer[1]            ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|incrementer[0]            ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|incrementer[2]            ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|incrementer[3]            ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|incrementer[4]            ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|byte_counter[1]           ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|byte_counter[0]           ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|current_state.IDLE        ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|current_state.REG_SENT    ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|Selector1~0               ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|current_state.OUTPUT_REG  ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|current_state.BYTE_SENT   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|current_reg_value[31]~0   ; 0                 ; 6       ;
;      - processor:processor_u|register_file:register_file_inst|current_state.IDLE~1      ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                           ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                       ; PIN_Y2             ; 2       ; Clock        ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                       ; PIN_Y2             ; 112     ; Clock        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; KEY[0]                                                                         ; PIN_M23            ; 1552    ; Clock        ; no     ; --                   ; --               ; --                        ;
; KEY[1]                                                                         ; PIN_M21            ; 67      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; KEY[2]                                                                         ; PIN_N21            ; 25      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|alu:alu_inst|Decoder0~0                                  ; LCCOMB_X54_Y41_N0  ; 1       ; Latch enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[0][0]~410               ; LCCOMB_X56_Y22_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[10][0]~339              ; LCCOMB_X56_Y24_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[11][0]~352              ; LCCOMB_X56_Y24_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[12][0]~439              ; LCCOMB_X60_Y21_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[13][0]~432              ; LCCOMB_X60_Y21_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[14][0]~425              ; LCCOMB_X56_Y22_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[15][0]~446              ; LCCOMB_X60_Y23_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[16][0]~287              ; LCCOMB_X56_Y22_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[17][0]~257              ; LCCOMB_X57_Y24_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[18][0]~279              ; LCCOMB_X59_Y25_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[19][0]~249              ; LCCOMB_X57_Y24_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[1][0]~394               ; LCCOMB_X54_Y24_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[20][0]~272              ; LCCOMB_X54_Y24_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[21][0]~242              ; LCCOMB_X55_Y23_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[22][0]~295              ; LCCOMB_X55_Y23_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[23][0]~264              ; LCCOMB_X56_Y21_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[24][0]~224              ; LCCOMB_X53_Y24_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[25][0]~316              ; LCCOMB_X53_Y24_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[26][0]~217              ; LCCOMB_X56_Y24_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[27][0]~309              ; LCCOMB_X56_Y24_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[28][0]~210              ; LCCOMB_X55_Y24_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[29][0]~302              ; LCCOMB_X53_Y24_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[2][0]~402               ; LCCOMB_X56_Y22_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[30][0]~231              ; LCCOMB_X55_Y26_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[31][0]~323              ; LCCOMB_X55_Y26_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[32][0]~160              ; LCCOMB_X53_Y24_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[33][0]~146              ; LCCOMB_X53_Y24_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[34][0]~132              ; LCCOMB_X56_Y24_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[35][0]~125              ; LCCOMB_X55_Y26_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[36][0]~153              ; LCCOMB_X54_Y26_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[37][0]~167              ; LCCOMB_X53_Y24_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[38][0]~118              ; LCCOMB_X55_Y26_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[39][0]~139              ; LCCOMB_X55_Y26_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[3][0]~418               ; LCCOMB_X57_Y24_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[40][0]~99               ; LCCOMB_X60_Y25_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[41][0]~83               ; LCCOMB_X60_Y25_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[42][0]~191              ; LCCOMB_X60_Y25_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[43][0]~183              ; LCCOMB_X59_Y23_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[44][0]~91               ; LCCOMB_X59_Y23_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[45][0]~107              ; LCCOMB_X62_Y26_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[46][0]~175              ; LCCOMB_X61_Y24_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[47][0]~199              ; LCCOMB_X60_Y23_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[48][0]~541              ; LCCOMB_X57_Y25_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[49][0]~532              ; LCCOMB_X60_Y27_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[4][0]~378               ; LCCOMB_X54_Y24_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[50][0]~523              ; LCCOMB_X60_Y25_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[51][0]~549              ; LCCOMB_X61_Y26_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[52][0]~507              ; LCCOMB_X54_Y24_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[53][0]~498              ; LCCOMB_X61_Y26_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[54][0]~489              ; LCCOMB_X55_Y23_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[55][0]~515              ; LCCOMB_X56_Y21_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[56][0]~472              ; LCCOMB_X57_Y25_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[57][0]~456              ; LCCOMB_X60_Y25_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[58][0]~463              ; LCCOMB_X60_Y25_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[59][0]~479              ; LCCOMB_X59_Y23_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[5][0]~362               ; LCCOMB_X55_Y23_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[60][0]~576              ; LCCOMB_X59_Y23_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[61][0]~567              ; LCCOMB_X62_Y26_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[62][0]~558              ; LCCOMB_X61_Y24_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[63][0]~583              ; LCCOMB_X61_Y25_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[6][0]~370               ; LCCOMB_X57_Y22_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[7][0]~386               ; LCCOMB_X56_Y21_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[8][0]~346               ; LCCOMB_X60_Y21_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|data_memory:data_memory_inst|mem[9][0]~333               ; LCCOMB_X60_Y27_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~1                                ; LCCOMB_X46_Y42_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~10                               ; LCCOMB_X45_Y46_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~11                               ; LCCOMB_X47_Y45_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~12                               ; LCCOMB_X47_Y45_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~13                               ; LCCOMB_X45_Y46_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~14                               ; LCCOMB_X45_Y46_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~15                               ; LCCOMB_X45_Y46_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~16                               ; LCCOMB_X45_Y46_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~17                               ; LCCOMB_X45_Y46_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~19                               ; LCCOMB_X45_Y44_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~2                                ; LCCOMB_X50_Y47_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~20                               ; LCCOMB_X45_Y44_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~21                               ; LCCOMB_X45_Y44_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~22                               ; LCCOMB_X45_Y44_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~23                               ; LCCOMB_X45_Y44_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~24                               ; LCCOMB_X45_Y44_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~25                               ; LCCOMB_X45_Y44_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~26                               ; LCCOMB_X45_Y44_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~28                               ; LCCOMB_X45_Y44_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~29                               ; LCCOMB_X45_Y44_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~3                                ; LCCOMB_X47_Y47_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~30                               ; LCCOMB_X45_Y44_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~31                               ; LCCOMB_X45_Y44_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~32                               ; LCCOMB_X50_Y42_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~33                               ; LCCOMB_X49_Y42_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~34                               ; LCCOMB_X45_Y44_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~35                               ; LCCOMB_X50_Y42_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~37                               ; LCCOMB_X45_Y46_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~38                               ; LCCOMB_X45_Y46_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~39                               ; LCCOMB_X45_Y46_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~4                                ; LCCOMB_X48_Y45_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~40                               ; LCCOMB_X45_Y46_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~41                               ; LCCOMB_X45_Y46_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~42                               ; LCCOMB_X45_Y46_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~43                               ; LCCOMB_X47_Y46_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~44                               ; LCCOMB_X45_Y46_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~46                               ; LCCOMB_X50_Y47_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~47                               ; LCCOMB_X45_Y44_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~48                               ; LCCOMB_X48_Y41_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~49                               ; LCCOMB_X48_Y41_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~5                                ; LCCOMB_X49_Y47_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~50                               ; LCCOMB_X50_Y41_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~51                               ; LCCOMB_X50_Y47_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~52                               ; LCCOMB_X50_Y47_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~53                               ; LCCOMB_X50_Y41_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~55                               ; LCCOMB_X48_Y41_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~57                               ; LCCOMB_X45_Y43_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~58                               ; LCCOMB_X45_Y43_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~59                               ; LCCOMB_X48_Y41_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~6                                ; LCCOMB_X48_Y47_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~60                               ; LCCOMB_X48_Y41_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~61                               ; LCCOMB_X48_Y41_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~62                               ; LCCOMB_X48_Y41_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~63                               ; LCCOMB_X48_Y41_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~64                               ; LCCOMB_X46_Y41_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~65                               ; LCCOMB_X48_Y41_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~66                               ; LCCOMB_X46_Y41_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~67                               ; LCCOMB_X48_Y41_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~68                               ; LCCOMB_X48_Y41_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~69                               ; LCCOMB_X48_Y41_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~7                                ; LCCOMB_X48_Y47_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~70                               ; LCCOMB_X48_Y41_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~71                               ; LCCOMB_X48_Y41_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|imem:imem_inst|Decoder0~8                                ; LCCOMB_X49_Y47_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|pc:pc_inst|pc[0]~1                                       ; LCCOMB_X57_Y41_N12 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|Selector13~0            ; LCCOMB_X61_Y51_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|current_reg_value[31]~0 ; LCCOMB_X60_Y50_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|current_state.REG_SENT  ; FF_X60_Y50_N21     ; 9       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[0][25]~43  ; LCCOMB_X57_Y45_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[10][6]~38  ; LCCOMB_X57_Y45_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[11][0]~40  ; LCCOMB_X56_Y46_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[12][5]~47  ; LCCOMB_X56_Y44_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[13][10]~46 ; LCCOMB_X56_Y44_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[14][1]~45  ; LCCOMB_X56_Y45_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[15][3]~48  ; LCCOMB_X56_Y44_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[16][7]~28  ; LCCOMB_X57_Y45_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[17][1]~20  ; LCCOMB_X56_Y46_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[18][15]~24 ; LCCOMB_X57_Y45_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[19][3]~32  ; LCCOMB_X56_Y44_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[20][4]~27  ; LCCOMB_X57_Y45_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[21][2]~18  ; LCCOMB_X56_Y44_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[22][1]~23  ; LCCOMB_X56_Y45_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[23][16]~30 ; LCCOMB_X56_Y45_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[24][2]~26  ; LCCOMB_X56_Y46_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[25][3]~19  ; LCCOMB_X56_Y46_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[26][1]~22  ; LCCOMB_X57_Y45_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[27][24]~31 ; LCCOMB_X56_Y46_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[28][22]~29 ; LCCOMB_X57_Y45_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[29][1]~21  ; LCCOMB_X57_Y45_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[2][0]~42   ; LCCOMB_X57_Y45_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[30][24]~25 ; LCCOMB_X56_Y45_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[31][19]~33 ; LCCOMB_X56_Y45_N30 ; 31      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[3][2]~44   ; LCCOMB_X56_Y46_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[4][3]~1    ; LCCOMB_X57_Y45_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[5][26]~35  ; LCCOMB_X57_Y45_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[6][4]~34   ; LCCOMB_X56_Y45_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[7][3]~36   ; LCCOMB_X56_Y45_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile[8][7]~39   ; LCCOMB_X56_Y44_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile~37         ; LCCOMB_X56_Y46_N6  ; 31      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor_u|register_file:register_file_inst|registerFile~51         ; LCCOMB_X56_Y46_N12 ; 31      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; receiver:uart_Rx|bit_pos[0]~0                                                  ; LCCOMB_X43_Y45_N30 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; receiver:uart_Rx|data_out[0]~1                                                 ; LCCOMB_X50_Y43_N10 ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; receiver:uart_Rx|ready                                                         ; FF_X50_Y43_N1      ; 450     ; Clock        ; no     ; --                   ; --               ; --                        ;
; receiver:uart_Rx|ready                                                         ; FF_X50_Y43_N1      ; 71      ; Clock        ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; receiver:uart_Rx|state.RX_STATE_DATA                                           ; FF_X43_Y45_N23     ; 10      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; receiver:uart_Rx|state~17                                                      ; LCCOMB_X50_Y43_N14 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; transmitter:uart_Tx|data[7]~0                                                  ; LCCOMB_X60_Y51_N26 ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                   ;
+------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                   ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50               ; PIN_Y2        ; 112     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; receiver:uart_Rx|ready ; FF_X50_Y43_N1 ; 71      ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
+------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+--------------+------------------+
; Name         ; Fan-Out          ;
+--------------+------------------+
; KEY[0]~input ; 1552             ;
+--------------+------------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 12,499 / 342,891 ( 4 % ) ;
; C16 interconnects     ; 190 / 10,120 ( 2 % )     ;
; C4 interconnects      ; 8,206 / 209,544 ( 4 % )  ;
; Direct links          ; 676 / 342,891 ( < 1 % )  ;
; Global clocks         ; 2 / 20 ( 10 % )          ;
; Local interconnects   ; 3,476 / 119,088 ( 3 % )  ;
; R24 interconnects     ; 254 / 9,963 ( 3 % )      ;
; R4 interconnects      ; 9,190 / 289,782 ( 3 % )  ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.62) ; Number of LABs  (Total = 561) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 44                            ;
; 2                                           ; 40                            ;
; 3                                           ; 19                            ;
; 4                                           ; 8                             ;
; 5                                           ; 4                             ;
; 6                                           ; 1                             ;
; 7                                           ; 3                             ;
; 8                                           ; 4                             ;
; 9                                           ; 3                             ;
; 10                                          ; 2                             ;
; 11                                          ; 1                             ;
; 12                                          ; 5                             ;
; 13                                          ; 14                            ;
; 14                                          ; 30                            ;
; 15                                          ; 61                            ;
; 16                                          ; 322                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.31) ; Number of LABs  (Total = 561) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 3                             ;
; 1 Clock                            ; 355                           ;
; 1 Clock enable                     ; 119                           ;
; 1 Sync. clear                      ; 3                             ;
; 1 Sync. load                       ; 1                             ;
; 2 Clock enables                    ; 232                           ;
; 2 Clocks                           ; 20                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.12) ; Number of LABs  (Total = 561) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 27                            ;
; 2                                            ; 27                            ;
; 3                                            ; 20                            ;
; 4                                            ; 22                            ;
; 5                                            ; 6                             ;
; 6                                            ; 12                            ;
; 7                                            ; 2                             ;
; 8                                            ; 3                             ;
; 9                                            ; 1                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 1                             ;
; 13                                           ; 10                            ;
; 14                                           ; 12                            ;
; 15                                           ; 22                            ;
; 16                                           ; 120                           ;
; 17                                           ; 28                            ;
; 18                                           ; 47                            ;
; 19                                           ; 13                            ;
; 20                                           ; 19                            ;
; 21                                           ; 8                             ;
; 22                                           ; 17                            ;
; 23                                           ; 6                             ;
; 24                                           ; 72                            ;
; 25                                           ; 11                            ;
; 26                                           ; 8                             ;
; 27                                           ; 7                             ;
; 28                                           ; 8                             ;
; 29                                           ; 10                            ;
; 30                                           ; 7                             ;
; 31                                           ; 9                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.54) ; Number of LABs  (Total = 561) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 68                            ;
; 2                                               ; 33                            ;
; 3                                               ; 24                            ;
; 4                                               ; 24                            ;
; 5                                               ; 37                            ;
; 6                                               ; 59                            ;
; 7                                               ; 38                            ;
; 8                                               ; 109                           ;
; 9                                               ; 36                            ;
; 10                                              ; 23                            ;
; 11                                              ; 15                            ;
; 12                                              ; 15                            ;
; 13                                              ; 9                             ;
; 14                                              ; 11                            ;
; 15                                              ; 11                            ;
; 16                                              ; 17                            ;
; 17                                              ; 8                             ;
; 18                                              ; 5                             ;
; 19                                              ; 1                             ;
; 20                                              ; 4                             ;
; 21                                              ; 1                             ;
; 22                                              ; 2                             ;
; 23                                              ; 2                             ;
; 24                                              ; 1                             ;
; 25                                              ; 4                             ;
; 26                                              ; 0                             ;
; 27                                              ; 1                             ;
; 28                                              ; 1                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 20.65) ; Number of LABs  (Total = 561) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 4                             ;
; 3                                            ; 19                            ;
; 4                                            ; 27                            ;
; 5                                            ; 10                            ;
; 6                                            ; 31                            ;
; 7                                            ; 4                             ;
; 8                                            ; 8                             ;
; 9                                            ; 5                             ;
; 10                                           ; 7                             ;
; 11                                           ; 10                            ;
; 12                                           ; 6                             ;
; 13                                           ; 7                             ;
; 14                                           ; 7                             ;
; 15                                           ; 10                            ;
; 16                                           ; 16                            ;
; 17                                           ; 23                            ;
; 18                                           ; 14                            ;
; 19                                           ; 24                            ;
; 20                                           ; 30                            ;
; 21                                           ; 29                            ;
; 22                                           ; 27                            ;
; 23                                           ; 21                            ;
; 24                                           ; 19                            ;
; 25                                           ; 23                            ;
; 26                                           ; 13                            ;
; 27                                           ; 8                             ;
; 28                                           ; 8                             ;
; 29                                           ; 15                            ;
; 30                                           ; 15                            ;
; 31                                           ; 11                            ;
; 32                                           ; 15                            ;
; 33                                           ; 11                            ;
; 34                                           ; 10                            ;
; 35                                           ; 8                             ;
; 36                                           ; 63                            ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 72        ; 0            ; 72        ; 0            ; 0            ; 72        ; 72        ; 0            ; 72        ; 72        ; 0            ; 27           ; 0            ; 0            ; 40           ; 0            ; 27           ; 40           ; 0            ; 0            ; 14           ; 27           ; 0            ; 0            ; 0            ; 0            ; 0            ; 72        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 72           ; 0         ; 72           ; 72           ; 0         ; 0         ; 72           ; 0         ; 0         ; 72           ; 45           ; 72           ; 72           ; 32           ; 72           ; 45           ; 32           ; 72           ; 72           ; 58           ; 45           ; 72           ; 72           ; 72           ; 72           ; 72           ; 0         ; 72           ; 72           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; CLOCK2_50          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK3_50          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[10]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[11]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[12]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[13]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[14]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[15]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[16]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[17]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[10]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[11]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[12]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[13]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[14]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[15]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[16]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[17]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_BLON           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_EN             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_ON             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_RS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_RW             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EX_IO[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EX_IO[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EX_IO[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EX_IO[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EX_IO[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EX_IO[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EX_IO[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "Single_Cycle_RISC_Processor"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'Single_Cycle_RISC_Processor.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register processor:processor_u|pc:pc_inst|pc[5] is being clocked by KEY[0]
Warning (332060): Node: receiver:uart_Rx|ready was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register processor:processor_u|imem:imem_inst|memory[2][4] is being clocked by receiver:uart_Rx|ready
Warning (332060): Node: processor:processor_u|imem:imem_inst|memory[0][0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch processor:processor_u|alu:alu_inst|zero is being clocked by processor:processor_u|imem:imem_inst|memory[0][0]
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000     CLOCK_50
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 9
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node receiver:uart_Rx|ready File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/uart_source_files/receiver.v Line: 2
Info (176353): Automatically promoted node receiver:uart_Rx|ready  File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/uart_source_files/receiver.v Line: 2
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node processor:processor_u|imem:imem_inst|memory[0][0] File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/imem.v Line: 86
        Info (176357): Destination node processor:processor_u|imem:imem_inst|memory[0][1] File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/imem.v Line: 86
        Info (176357): Destination node processor:processor_u|imem:imem_inst|memory[0][2] File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/imem.v Line: 86
        Info (176357): Destination node processor:processor_u|imem:imem_inst|memory[0][3] File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/imem.v Line: 86
        Info (176357): Destination node processor:processor_u|imem:imem_inst|memory[0][4] File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/imem.v Line: 86
        Info (176357): Destination node processor:processor_u|imem:imem_inst|memory[0][5] File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/imem.v Line: 86
        Info (176357): Destination node processor:processor_u|imem:imem_inst|memory[0][6] File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/imem.v Line: 86
        Info (176357): Destination node processor:processor_u|imem:imem_inst|memory[1][0] File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/imem.v Line: 86
        Info (176357): Destination node processor:processor_u|imem:imem_inst|memory[1][1] File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/imem.v Line: 86
        Info (176357): Destination node processor:processor_u|imem:imem_inst|memory[1][2] File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/processor_source_files/imem.v Line: 86
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:08
Info (11888): Total time spent on timing analysis during the Fitter is 3.77 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 40 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 10
    Info (169178): Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 11
    Info (169178): Pin KEY[3] uses I/O standard 3.3-V LVTTL at R24 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 19
    Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at AB28 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at AC28 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at AC27 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at AD27 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin SW[4] uses I/O standard 3.3-V LVTTL at AB27 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin SW[5] uses I/O standard 3.3-V LVTTL at AC26 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin SW[6] uses I/O standard 3.3-V LVTTL at AD26 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin SW[7] uses I/O standard 3.3-V LVTTL at AB26 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin SW[8] uses I/O standard 3.3-V LVTTL at AC25 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin SW[9] uses I/O standard 3.3-V LVTTL at AB25 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin SW[10] uses I/O standard 3.3-V LVTTL at AC24 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin SW[11] uses I/O standard 3.3-V LVTTL at AB24 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin SW[12] uses I/O standard 3.3-V LVTTL at AB23 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin SW[13] uses I/O standard 3.3-V LVTTL at AA24 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin SW[14] uses I/O standard 3.3-V LVTTL at AA23 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin SW[15] uses I/O standard 3.3-V LVTTL at AA22 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin SW[16] uses I/O standard 3.3-V LVTTL at Y24 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin SW[17] uses I/O standard 3.3-V LVTTL at Y23 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 25
    Info (169178): Pin EX_IO[2] uses I/O standard 3.3-V LVTTL at H13 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 22
    Info (169178): Pin EX_IO[3] uses I/O standard 3.3-V LVTTL at H14 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 22
    Info (169178): Pin EX_IO[4] uses I/O standard 3.3-V LVTTL at F14 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 22
    Info (169178): Pin EX_IO[5] uses I/O standard 3.3-V LVTTL at E10 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 22
    Info (169178): Pin EX_IO[6] uses I/O standard 3.3-V LVTTL at D9 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 22
    Info (169178): Pin LCD_DATA[0] uses I/O standard 3.3-V LVTTL at L3 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 39
    Info (169178): Pin LCD_DATA[1] uses I/O standard 3.3-V LVTTL at L1 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 39
    Info (169178): Pin LCD_DATA[2] uses I/O standard 3.3-V LVTTL at L2 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 39
    Info (169178): Pin LCD_DATA[3] uses I/O standard 3.3-V LVTTL at K7 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 39
    Info (169178): Pin LCD_DATA[4] uses I/O standard 3.3-V LVTTL at K1 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 39
    Info (169178): Pin LCD_DATA[5] uses I/O standard 3.3-V LVTTL at K2 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 39
    Info (169178): Pin LCD_DATA[6] uses I/O standard 3.3-V LVTTL at M3 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 39
    Info (169178): Pin LCD_DATA[7] uses I/O standard 3.3-V LVTTL at M5 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 39
    Info (169178): Pin EX_IO[0] uses I/O standard 3.3-V LVTTL at J10 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 22
    Info (169178): Pin EX_IO[1] uses I/O standard 3.3-V LVTTL at J14 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 22
    Info (169178): Pin KEY[1] uses I/O standard 3.3-V LVTTL at M21 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 19
    Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVTTL at M23 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 19
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 9
    Info (169178): Pin KEY[2] uses I/O standard 3.3-V LVTTL at N21 File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 19
Warning (169064): Following 15 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin EX_IO[2] has a permanently disabled output enable File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 22
    Info (169065): Pin EX_IO[3] has a permanently disabled output enable File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 22
    Info (169065): Pin EX_IO[4] has a permanently disabled output enable File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 22
    Info (169065): Pin EX_IO[5] has a permanently disabled output enable File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 22
    Info (169065): Pin EX_IO[6] has a permanently disabled output enable File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 22
    Info (169065): Pin LCD_DATA[0] has a permanently disabled output enable File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 39
    Info (169065): Pin LCD_DATA[1] has a permanently disabled output enable File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 39
    Info (169065): Pin LCD_DATA[2] has a permanently disabled output enable File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 39
    Info (169065): Pin LCD_DATA[3] has a permanently disabled output enable File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 39
    Info (169065): Pin LCD_DATA[4] has a permanently disabled output enable File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 39
    Info (169065): Pin LCD_DATA[5] has a permanently disabled output enable File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 39
    Info (169065): Pin LCD_DATA[6] has a permanently disabled output enable File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 39
    Info (169065): Pin LCD_DATA[7] has a permanently disabled output enable File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 39
    Info (169065): Pin EX_IO[0] has a permanently enabled output enable File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 22
    Info (169065): Pin EX_IO[1] has a permanently disabled output enable File: D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.v Line: 22
Info (144001): Generated suppressed messages file D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 5762 megabytes
    Info: Processing ended: Sun Dec 08 00:02:00 2024
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:42


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/RISC-Processor/Processor-In-DE2-115 - Copy/Single_Cycle_RISC_Processor.fit.smsg.


