Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5c3dbbb78c9d45abbc431abac689bb50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CounterMod7Enable_test_behav xil_defaultlib.CounterMod7Enable_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CounterMod7Enable
Compiling module xil_defaultlib.CounterMod7Enable_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CounterMod7Enable_test_behav
