{
	"inputtext" : ["<NAME>"],
	"selects" : 
	[
    		{ "name" : "<EDGE_TYPE>", "options" : [ "rising_edge", "falling_edge"] }
	],
	"moduleName" : "Flip-Flop Type JK",
	"moduleCode" : "-- VHDL Configurator\n-- Flip-Flop Type JK \n\nlibrary IEEE;\nuse IEEE.STD_LOGIC_1164.ALL;\n\nentity <NAME> is\n\tPort ( J : in STD_LOGIC;\n\tK : in STD_LOGIC;\n\tclk : in STD_LOGIC;\n\tQ_Signal : out STD_LOGIC);\nend <NAME>;\n\narchitecture Behavioral of <NAME> is\n\nbegin\n\tJK_flipflop: process(clk)\n\tbegin\n\t\tif(<EDGE_TYPE>(clk)) then\n\t\t\tif(J='0' and K='0')then\n\t\t\t\ttemp_signal:=temp_signal;\n\t\t\telsif(J='1' and K='1')then\n\t\t\t\temp_signal:= not temp_signal;\n\t\t\telsif(J='0' and K='1')then\n\t\t\t\ttemp_signal:='0';\n\t\t\telse\n\t\t\t\temp_signal:='1';\n\t\t\tend if;\n\t\tend if;\n\t\tQ_Signal<=temp_signal;\n\tend process; \nend Behavioral;"
	
}
