// Seed: 4003325710
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout supply1 id_2;
  output wire id_1;
  always begin : LABEL_0
    return id_2;
  end
  assign id_2 = 1;
endprogram
program module_1 #(
    parameter id_7 = 32'd30,
    parameter id_8 = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  output wire _id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic _id_8, id_9, id_10[id_7 : id_8], id_11, id_12;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_3,
      id_9
  );
  logic id_13;
  logic id_14;
  ;
endprogram
