{"Source Block": ["oh/spi/hdl/spi_slave_io.v@169:181@HdlStmProcess", "       spi_request <= spi_read;\n     else\n       spi_request <= 1'b0;\n         \n   //sample rx data\n   always @ (posedge clk)\n     if(spi_access_pulse)\n       packet_out[PW-1:0] <= spi_rx[PW-1:0];\n   \nendmodule // spi_slave_io\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n// \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[176, "       packet_out[PW-1:0] <= spi_rx[PW-1:0];\n"]], "Add": [[176, "       packet_out[PW-1:0] <= rx_data[PW-1:0];\n"]]}}