{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1477909551211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1477909551211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 18:25:51 2016 " "Processing started: Mon Oct 31 18:25:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1477909551211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1477909551211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov5640_ethernet -c ov5640_ethernet " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_ethernet -c ov5640_ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1477909551211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1477909551539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ov5640_ethernet.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ov5640_ethernet.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_ethernet " "Found entity 1: ov5640_ethernet" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909551570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909551570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "rtl/ethernet/udp.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/udp.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909551570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909551570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet/ipsend.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet/ipsend.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipsend " "Found entity 1: ipsend" {  } { { "rtl/ethernet/ipsend.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909551570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909551570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet/iprecieve.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet/iprecieve.v" { { "Info" "ISGN_ENTITY_NAME" "1 iprecieve " "Found entity 1: iprecieve" {  } { { "rtl/ethernet/iprecieve.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/iprecieve.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909551586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909551586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet/crc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet/crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Found entity 1: crc" {  } { { "rtl/ethernet/crc.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/crc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909551586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909551586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/reg_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/reg_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_config " "Found entity 1: reg_config" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/reg_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909551586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909551586 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 power_on_delay.v(25) " "Verilog HDL Expression warning at power_on_delay.v(25): truncated literal to match 18 bits" {  } { { "rtl/power_on_delay.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/power_on_delay.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1477909551586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/power_on_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/power_on_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_on_delay " "Found entity 1: power_on_delay" {  } { { "rtl/power_on_delay.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/power_on_delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909551586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909551586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "rtl/key.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/key.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909551586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909551586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "rtl/i2c_com.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/i2c_com.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909551586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909551586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_capture " "Found entity 1: camera_capture" {  } { { "rtl/camera_capture.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/camera_capture.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909551601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909551601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909551601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909551601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos1_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cmos1_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos1_fifo " "Found entity 1: cmos1_fifo" {  } { { "cmos1_fifo.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/cmos1_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909551601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909551601 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "camera_clk ov5640_ethernet.v(67) " "Verilog HDL Implicit Net warning at ov5640_ethernet.v(67): created implicit net for \"camera_clk\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1477909551601 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack reg_config.v(26) " "Verilog HDL Implicit Net warning at reg_config.v(26): created implicit net for \"ack\"" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/reg_config.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1477909551601 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tr_end reg_config.v(29) " "Verilog HDL Implicit Net warning at reg_config.v(29): created implicit net for \"tr_end\"" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/reg_config.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1477909551601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_ethernet " "Elaborating entity \"ov5640_ethernet\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1477909551664 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led ov5640_ethernet.v(8) " "Output port \"led\" at ov5640_ethernet.v(8) has no driver" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1477909551664 "|ov5640_ethernet"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "e_mdc ov5640_ethernet.v(25) " "Output port \"e_mdc\" at ov5640_ethernet.v(25) has no driver" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1477909551664 "|ov5640_ethernet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "rtl/ov5640_ethernet.v" "pll_inst" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909551679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1477909551726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 12 " "Parameter \"clk1_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551726 ""}  } { { "pll.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1477909551726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909551788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909551788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909551788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_on_delay power_on_delay:power_on_delay_inst " "Elaborating entity \"power_on_delay\" for hierarchy \"power_on_delay:power_on_delay_inst\"" {  } { { "rtl/ov5640_ethernet.v" "power_on_delay_inst" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909551788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_config reg_config:reg_config_inst " "Elaborating entity \"reg_config\" for hierarchy \"reg_config:reg_config_inst\"" {  } { { "rtl/ov5640_ethernet.v" "reg_config_inst" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909551788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_com reg_config:reg_config_inst\|i2c_com:u1 " "Elaborating entity \"i2c_com\" for hierarchy \"reg_config:reg_config_inst\|i2c_com:u1\"" {  } { { "rtl/reg_config.v" "u1" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/reg_config.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909551804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(30) " "Verilog HDL assignment warning at i2c_com.v(30): truncated value with size 32 to match size of target (1)" {  } { { "rtl/i2c_com.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/i2c_com.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1477909551804 "|ov5640_vga|reg_config:reg_config_inst|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(31) " "Verilog HDL assignment warning at i2c_com.v(31): truncated value with size 32 to match size of target (1)" {  } { { "rtl/i2c_com.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/i2c_com.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1477909551804 "|ov5640_vga|reg_config:reg_config_inst|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_com.v(43) " "Verilog HDL assignment warning at i2c_com.v(43): truncated value with size 32 to match size of target (6)" {  } { { "rtl/i2c_com.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/i2c_com.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1477909551804 "|ov5640_vga|reg_config:reg_config_inst|i2c_com:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_capture camera_capture:camera_capture_inst " "Elaborating entity \"camera_capture\" for hierarchy \"camera_capture:camera_capture_inst\"" {  } { { "rtl/ov5640_ethernet.v" "camera_capture_inst" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909551804 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vsync_rise camera_capture.v(32) " "Verilog HDL or VHDL warning at camera_capture.v(32): object \"vsync_rise\" assigned a value but never read" {  } { { "rtl/camera_capture.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/camera_capture.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1477909551804 "|ov5640_ethernet|camera_capture:camera_capture_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vsync_down camera_capture.v(44) " "Verilog HDL or VHDL warning at camera_capture.v(44): object \"vsync_down\" assigned a value but never read" {  } { { "rtl/camera_capture.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/camera_capture.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1477909551804 "|ov5640_ethernet|camera_capture:camera_capture_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos1_fifo cmos1_fifo:cmos1_fifo_inst " "Elaborating entity \"cmos1_fifo\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\"" {  } { { "rtl/ov5640_ethernet.v" "cmos1_fifo_inst" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909551804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "cmos1_fifo.v" "dcfifo_component" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/cmos1_fifo.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909551882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "cmos1_fifo.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/cmos1_fifo.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1477909551882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1477909551882 ""}  } { { "cmos1_fifo.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/cmos1_fifo.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1477909551882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hrl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hrl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hrl1 " "Found entity 1: dcfifo_hrl1" {  } { { "db/dcfifo_hrl1.tdf" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909551929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909551929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hrl1 cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated " "Elaborating entity \"dcfifo_hrl1\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909551929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_8ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_8ib " "Found entity 1: a_gray2bin_8ib" {  } { { "db/a_gray2bin_8ib.tdf" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/a_gray2bin_8ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909551944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909551944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_8ib cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_8ib\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_hrl1.tdf" "rdptr_g_gray2bin" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909551944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/a_graycounter_777.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909551991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909551991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|a_graycounter_777:rdptr_g1p " "Elaborating entity \"a_graycounter_777\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_hrl1.tdf" "rdptr_g1p" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909551991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909552054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909552054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Elaborating entity \"a_graycounter_3lc\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_hrl1.tdf" "wrptr_g1p" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909552054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ij31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ij31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ij31 " "Found entity 1: altsyncram_ij31" {  } { { "db/altsyncram_ij31.tdf" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/altsyncram_ij31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909552100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909552100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ij31 cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|altsyncram_ij31:fifo_ram " "Elaborating entity \"altsyncram_ij31\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|altsyncram_ij31:fifo_ram\"" {  } { { "db/dcfifo_hrl1.tdf" "fifo_ram" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909552100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909552116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909552116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_hrl1.tdf" "rs_brp" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909552116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sld " "Found entity 1: alt_synch_pipe_sld" {  } { { "db/alt_synch_pipe_sld.tdf" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/alt_synch_pipe_sld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909552116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909552116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sld cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|alt_synch_pipe_sld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sld\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\"" {  } { { "db/dcfifo_hrl1.tdf" "rs_dgwp" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909552116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909552132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909552132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_re9:dffpipe13 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|alt_synch_pipe_sld:rs_dgwp\|dffpipe_re9:dffpipe13\"" {  } { { "db/alt_synch_pipe_sld.tdf" "dffpipe13" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/alt_synch_pipe_sld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909552132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tld " "Found entity 1: alt_synch_pipe_tld" {  } { { "db/alt_synch_pipe_tld.tdf" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/alt_synch_pipe_tld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909552147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909552147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tld cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|alt_synch_pipe_tld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tld\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\"" {  } { { "db/dcfifo_hrl1.tdf" "ws_dgrp" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909552147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909552147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909552147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_se9:dffpipe16 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|alt_synch_pipe_tld:ws_dgrp\|dffpipe_se9:dffpipe16\"" {  } { { "db/alt_synch_pipe_tld.tdf" "dffpipe16" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/alt_synch_pipe_tld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909552147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p76 " "Found entity 1: cmpr_p76" {  } { { "db/cmpr_p76.tdf" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/cmpr_p76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477909552210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477909552210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p76 cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|cmpr_p76:rdempty_eq_comp " "Elaborating entity \"cmpr_p76\" for hierarchy \"cmos1_fifo:cmos1_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_hrl1:auto_generated\|cmpr_p76:rdempty_eq_comp\"" {  } { { "db/dcfifo_hrl1.tdf" "rdempty_eq_comp" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/dcfifo_hrl1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909552210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp udp:udp_inst " "Elaborating entity \"udp\" for hierarchy \"udp:udp_inst\"" {  } { { "rtl/ov5640_ethernet.v" "udp_inst" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909552210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipsend udp:udp_inst\|ipsend:ipsend_inst " "Elaborating entity \"ipsend\" for hierarchy \"udp:udp_inst\|ipsend:ipsend_inst\"" {  } { { "rtl/ethernet/udp.v" "ipsend_inst" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/udp.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909552210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(129) " "Verilog HDL assignment warning at ipsend.v(129): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet/ipsend.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1477909552210 "|ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "preamble.data_a 0 ipsend.v(32) " "Net \"preamble.data_a\" at ipsend.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ethernet/ipsend.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1477909552210 "|ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "preamble.waddr_a 0 ipsend.v(32) " "Net \"preamble.waddr_a\" at ipsend.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ethernet/ipsend.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1477909552210 "|ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mac_addr.data_a 0 ipsend.v(33) " "Net \"mac_addr.data_a\" at ipsend.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ethernet/ipsend.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1477909552210 "|ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mac_addr.waddr_a 0 ipsend.v(33) " "Net \"mac_addr.waddr_a\" at ipsend.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ethernet/ipsend.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1477909552210 "|ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "preamble.we_a 0 ipsend.v(32) " "Net \"preamble.we_a\" at ipsend.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ethernet/ipsend.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1477909552210 "|ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mac_addr.we_a 0 ipsend.v(33) " "Net \"mac_addr.we_a\" at ipsend.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ethernet/ipsend.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1477909552210 "|ov5640_ethernet|udp:udp_inst|ipsend:ipsend_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc udp:udp_inst\|crc:crc_inst " "Elaborating entity \"crc\" for hierarchy \"udp:udp_inst\|crc:crc_inst\"" {  } { { "rtl/ethernet/udp.v" "crc_inst" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/udp.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909552210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iprecieve udp:udp_inst\|iprecieve:iprecieve_inst " "Elaborating entity \"iprecieve\" for hierarchy \"udp:udp_inst\|iprecieve:iprecieve_inst\"" {  } { { "rtl/ethernet/udp.v" "iprecieve_inst" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/udp.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477909552210 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "udp:udp_inst\|ipsend:ipsend_inst\|preamble " "RAM logic \"udp:udp_inst\|ipsend:ipsend_inst\|preamble\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ethernet/ipsend.v" "preamble" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1477909552802 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "udp:udp_inst\|ipsend:ipsend_inst\|mac_addr " "RAM logic \"udp:udp_inst\|ipsend:ipsend_inst\|mac_addr\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ethernet/ipsend.v" "mac_addr" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/ipsend.v" 33 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1477909552802 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1477909552802 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 14 E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/ov5640_ethernet.ram1_ipsend_dcf860f0.hdl.mif " "Memory depth (16) in the design file differs from memory depth (14) in the Memory Initialization File \"E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/ov5640_ethernet.ram1_ipsend_dcf860f0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1477909552802 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "e_mdio " "Bidir \"e_mdio\" has no driver" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1477909553692 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1477909553692 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/i2c_com.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/i2c_com.v" 20 -1 0 } } { "rtl/ethernet/crc.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ethernet/crc.v" 61 -1 0 } } { "db/a_graycounter_777.tdf" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/a_graycounter_777.tdf" 32 2 0 } } { "rtl/i2c_com.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/i2c_com.v" 19 -1 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/a_graycounter_3lc.tdf" 32 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/a_graycounter_777.tdf" 47 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/a_graycounter_3lc.tdf" 47 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1477909553707 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1477909553707 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1477909554175 "|ov5640_ethernet|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1477909554175 "|ov5640_ethernet|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1477909554175 "|ov5640_ethernet|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1477909554175 "|ov5640_ethernet|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_reset VCC " "Pin \"e_reset\" is stuck at VCC" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1477909554175 "|ov5640_ethernet|e_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_mdc GND " "Pin \"e_mdc\" is stuck at GND" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1477909554175 "|ov5640_ethernet|e_mdc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1477909554175 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1477909554331 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1477909558138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1477909558340 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1477909558340 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/pll.v" 107 0 0 } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 70 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "" 0 -1 1477909558387 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/pll.v" 107 0 0 } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 70 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1 1477909558387 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477909558465 "|ov5640_ethernet|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxdv " "No output dependent on input pin \"e_rxdv\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477909558465 "|ov5640_ethernet|e_rxdv"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxer " "No output dependent on input pin \"e_rxer\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477909558465 "|ov5640_ethernet|e_rxer"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[0\] " "No output dependent on input pin \"e_rxd\[0\]\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477909558465 "|ov5640_ethernet|e_rxd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[1\] " "No output dependent on input pin \"e_rxd\[1\]\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477909558465 "|ov5640_ethernet|e_rxd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[2\] " "No output dependent on input pin \"e_rxd\[2\]\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477909558465 "|ov5640_ethernet|e_rxd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[3\] " "No output dependent on input pin \"e_rxd\[3\]\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477909558465 "|ov5640_ethernet|e_rxd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[4\] " "No output dependent on input pin \"e_rxd\[4\]\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477909558465 "|ov5640_ethernet|e_rxd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[5\] " "No output dependent on input pin \"e_rxd\[5\]\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477909558465 "|ov5640_ethernet|e_rxd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[6\] " "No output dependent on input pin \"e_rxd\[6\]\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477909558465 "|ov5640_ethernet|e_rxd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[7\] " "No output dependent on input pin \"e_rxd\[7\]\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477909558465 "|ov5640_ethernet|e_rxd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_txc " "No output dependent on input pin \"e_txc\"" {  } { { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1477909558465 "|ov5640_ethernet|e_txc"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1477909558465 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1151 " "Implemented 1151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1477909558465 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1477909558465 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1477909558465 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1093 " "Implemented 1093 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1477909558465 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1477909558465 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1477909558465 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1477909558465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1477909558512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 18:25:58 2016 " "Processing ended: Mon Oct 31 18:25:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1477909558512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1477909558512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1477909558512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1477909558512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1477909559401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1477909559401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 18:25:59 2016 " "Processing started: Mon Oct 31 18:25:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1477909559401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1477909559401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ov5640_ethernet -c ov5640_ethernet " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ov5640_ethernet -c ov5640_ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1477909559401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1477909559479 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov5640_ethernet EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"ov5640_ethernet\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1477909559510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1477909559557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1477909559557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1477909559557 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has been set to clock1" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 614 8288 9036 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "" 0 -1 1477909559604 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 615 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1477909559604 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 614 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1477909559604 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1477909559776 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1477909560010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1477909560010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1477909560010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1477909560010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1477909560010 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1477909560010 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 2099 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1477909560010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 2101 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1477909560010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 2103 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1477909560010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 2105 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1477909560010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 2107 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1477909560010 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1477909560010 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1477909560010 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1477909560010 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 49 " "No exact pin location assignment(s) for 5 pins of 49 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[0\] " "Pin led\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 8 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1477909560883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[1\] " "Pin led\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 8 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1477909560883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[2\] " "Pin led\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 8 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1477909560883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[3\] " "Pin led\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 8 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1477909560883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Pin reset_n not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 7 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1477909560883 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1477909560883 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hrl1 " "Entity dcfifo_hrl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1477909561164 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1477909561164 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1477909561164 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1477909561164 ""}
{ "Info" "ISTA_SDC_FOUND" "ov5640_ethernet.sdc " "Reading SDC File: 'ov5640_ethernet.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1477909561195 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50M clk_50M " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50M clk_50M" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1477909561211 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1477909561211 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1477909561211 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1477909561226 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_config:reg_config_inst\|clock_20k " "Node: reg_config:reg_config_inst\|clock_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1477909561382 "|ov5640_ethernet|reg_config:reg_config_inst|clock_20k"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1477909561382 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1477909561382 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1477909561382 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1477909561382 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000  camera_pclk " "  50.000  camera_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1477909561382 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk_50M " "  20.000      clk_50M" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1477909561382 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       e_gtxc " "   8.000       e_gtxc" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1477909561382 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        e_rxc " "   8.000        e_rxc" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1477909561382 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  41.666 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1477909561382 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1477909561382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1477909561445 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 614 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1477909561445 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_config:reg_config_inst\|clock_20k  " "Automatically promoted node reg_config:reg_config_inst\|clock_20k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1477909561445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst\|i2c_com:u1\|i2c_sclk " "Destination node reg_config:reg_config_inst\|i2c_com:u1\|i2c_sclk" {  } { { "rtl/i2c_com.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/i2c_com.v" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst|i2c_com:u1|i2c_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 502 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1477909561445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst\|clock_20k~0 " "Destination node reg_config:reg_config_inst\|clock_20k~0" {  } { { "rtl/reg_config.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/reg_config.v" 20 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst|clock_20k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 688 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1477909561445 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1477909561445 ""}  } { { "rtl/reg_config.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/reg_config.v" 20 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst|clock_20k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 560 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1477909561445 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "camera_capture:camera_capture_inst\|fifo_rst  " "Automatically promoted node camera_capture:camera_capture_inst\|fifo_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1477909561445 ""}  } { { "rtl/camera_capture.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/camera_capture.v" 17 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { camera_capture:camera_capture_inst|fifo_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 490 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1477909561445 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1477909561991 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1477909562006 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1477909562006 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1477909562006 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1477909562006 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1477909562006 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1477909562006 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1477909562006 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1477909562552 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "9 I/O Output Buffer " "Packed 9 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1477909563083 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "9 " "Created 9 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1477909563083 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1477909563083 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 1 4 0 " "Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 1 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1477909563098 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1477909563098 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1477909563098 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 29 3 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1477909563098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 7 40 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1477909563098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1477909563098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1477909563098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 11 34 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1477909563098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1477909563098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 46 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1477909563098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1477909563098 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1477909563098 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1477909563098 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] camera_xclk~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"camera_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/pll.v" 107 0 0 } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 70 0 0 } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 12 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1477909563130 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1477909563130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1477909563972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1477909564222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1477909564222 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1477909565548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1477909565548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1477909566250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1477909567502 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1477909567502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1477909568282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1477909568282 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1477909568282 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1477909568360 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1477909568562 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1477909568609 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1477909568890 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1477909569639 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "28 Cyclone IV E " "28 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key1 3.3-V LVTTL C17 " "Pin key1 uses I/O standard 3.3-V LVTTL at C17" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key1 } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key1" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 68 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxdv 3.3-V LVTTL J6 " "Pin e_rxdv uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { e_rxdv } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxdv" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 29 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxdv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 81 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxer 3.3-V LVTTL B2 " "Pin e_rxer uses I/O standard 3.3-V LVTTL at B2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { e_rxer } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxer" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 30 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxer } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 82 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[0\] 3.3-V LVTTL H6 " "Pin e_rxd\[0\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { e_rxd[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[0\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[1\] 3.3-V LVTTL G5 " "Pin e_rxd\[1\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { e_rxd[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[1\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[2\] 3.3-V LVTTL H7 " "Pin e_rxd\[2\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { e_rxd[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[2\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[3\] 3.3-V LVTTL E4 " "Pin e_rxd\[3\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { e_rxd[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[3\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[4\] 3.3-V LVTTL D2 " "Pin e_rxd\[4\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { e_rxd[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[4\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[5\] 3.3-V LVTTL C1 " "Pin e_rxd\[5\] uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { e_rxd[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[5\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[6\] 3.3-V LVTTL C2 " "Pin e_rxd\[6\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { e_rxd[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[6\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[7\] 3.3-V LVTTL B1 " "Pin e_rxd\[7\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { e_rxd[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxd\[7\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 31 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_txc 3.3-V LVTTL J4 " "Pin e_txc uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { e_txc } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_txc" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_txc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 83 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_mdio 3.3-V LVTTL L8 " "Pin e_mdio uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { e_mdio } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_mdio" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_mdio } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 79 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_sdat 3.3-V LVTTL M2 " "Pin i2c_sdat uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { i2c_sdat } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2c_sdat" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 21 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_sdat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 76 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxc 3.3-V LVTTL E3 " "Pin e_rxc uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { e_rxc } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_rxc" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 28 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_rxc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 80 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL P22 " "Pin reset_n uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 7 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50M 3.3-V LVTTL T21 " "Pin clk_50M uses I/O standard 3.3-V LVTTL at T21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk_50M } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 6 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_href 3.3-V LVTTL Y22 " "Pin camera_href uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { camera_href } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_href" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { camera_href } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_pclk 3.3-V LVTTL N1 " "Pin camera_pclk uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { camera_pclk } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_pclk" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 16 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { camera_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 72 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[0\] 3.3-V LVTTL V21 " "Pin camera_data\[0\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { camera_data[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[0\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 19 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { camera_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[1\] 3.3-V LVTTL U20 " "Pin camera_data\[1\] uses I/O standard 3.3-V LVTTL at U20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { camera_data[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[1\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 19 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { camera_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[2\] 3.3-V LVTTL M4 " "Pin camera_data\[2\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { camera_data[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[2\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 19 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { camera_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[3\] 3.3-V LVTTL N2 " "Pin camera_data\[3\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { camera_data[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[3\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 19 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { camera_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[4\] 3.3-V LVTTL V22 " "Pin camera_data\[4\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { camera_data[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[4\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 19 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { camera_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[5\] 3.3-V LVTTL U19 " "Pin camera_data\[5\] uses I/O standard 3.3-V LVTTL at U19" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { camera_data[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[5\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 19 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { camera_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[6\] 3.3-V LVTTL W22 " "Pin camera_data\[6\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { camera_data[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[6\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 19 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { camera_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[7\] 3.3-V LVTTL W21 " "Pin camera_data\[7\] uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { camera_data[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[7\]" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 19 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { camera_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_vsync 3.3-V LVTTL M3 " "Pin camera_vsync uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { camera_vsync } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_vsync" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { camera_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 74 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1477909570481 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1477909570481 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "e_mdio a permanently disabled " "Pin e_mdio has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { e_mdio } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_mdio" } } } } { "rtl/ov5640_ethernet.v" "" { Text "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/rtl/ov5640_ethernet.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_mdio } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/" { { 0 { 0 ""} 0 79 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1477909570481 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1477909570481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/output_files/ov5640_ethernet.fit.smsg " "Generated suppressed messages file E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/output_files/ov5640_ethernet.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1477909570622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1477909571261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 18:26:11 2016 " "Processing ended: Mon Oct 31 18:26:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1477909571261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1477909571261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1477909571261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1477909571261 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1477909572228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1477909572228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 18:26:12 2016 " "Processing started: Mon Oct 31 18:26:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1477909572228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1477909572228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ov5640_ethernet -c ov5640_ethernet " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ov5640_ethernet -c ov5640_ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1477909572228 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1477909572962 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1477909572993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1477909573336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 18:26:13 2016 " "Processing ended: Mon Oct 31 18:26:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1477909573336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1477909573336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1477909573336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1477909573336 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1477909573944 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1477909574381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1477909574381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 18:26:14 2016 " "Processing started: Mon Oct 31 18:26:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1477909574381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1477909574381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ov5640_ethernet -c ov5640_ethernet " "Command: quartus_sta ov5640_ethernet -c ov5640_ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1477909574381 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1477909574459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1477909574646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1477909574646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1477909574709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1477909574709 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hrl1 " "Entity dcfifo_hrl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1477909574990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1477909574990 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1477909574990 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1477909574990 ""}
{ "Info" "ISTA_SDC_FOUND" "ov5640_ethernet.sdc " "Reading SDC File: 'ov5640_ethernet.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1477909574990 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50M clk_50M " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50M clk_50M" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1477909574990 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1477909574990 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1477909574990 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1477909574990 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_config:reg_config_inst\|clock_20k " "Node: reg_config:reg_config_inst\|clock_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1477909575005 "|ov5640_ethernet|reg_config:reg_config_inst|clock_20k"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1477909575099 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1477909575099 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1477909575114 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1477909575146 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1477909575146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.812 " "Worst-case setup slack is -6.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.812       -98.973 e_rxc  " "   -6.812       -98.973 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.439       -44.026 e_gtxc  " "   -6.439       -44.026 e_gtxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.175         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   37.175         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.190         0.000 camera_pclk  " "   44.190         0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1477909575146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.455 " "Worst-case hold slack is 0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.455         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473         0.000 e_rxc  " "    0.473         0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479         0.000 camera_pclk  " "    0.479         0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.803         0.000 e_gtxc  " "    9.803         0.000 e_gtxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1477909575161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.355 " "Worst-case recovery slack is -2.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.355      -154.453 e_rxc  " "   -2.355      -154.453 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.669         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   35.669         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.227         0.000 camera_pclk  " "   46.227         0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1477909575161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.398 " "Worst-case removal slack is 2.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.398         0.000 camera_pclk  " "    2.398         0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.934         0.000 e_rxc  " "    2.934         0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.653         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.653         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1477909575177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.519 " "Worst-case minimum pulse width slack is 3.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.519         0.000 e_gtxc  " "    3.519         0.000 e_gtxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.519         0.000 e_rxc  " "    3.519         0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.857         0.000 clk_50M  " "    9.857         0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.532         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.532         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.647         0.000 camera_pclk  " "   24.647         0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909575177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1477909575177 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 24 synchronizer chains. " "Report Metastability: Found 24 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909575426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 24 " "Number of Synchronizer Chains Found: 24" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909575426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909575426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909575426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.579 ns " "Worst Case Available Settling Time: 8.579 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909575426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909575426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909575426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909575426 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909575426 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1477909575426 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1477909575458 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1477909575785 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_config:reg_config_inst\|clock_20k " "Node: reg_config:reg_config_inst\|clock_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1477909575972 "|ov5640_ethernet|reg_config:reg_config_inst|clock_20k"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1477909575972 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1477909576004 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1477909576004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.585 " "Worst-case setup slack is -5.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.585       -38.019 e_gtxc  " "   -5.585       -38.019 e_gtxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.565       -81.136 e_rxc  " "   -5.565       -81.136 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.494         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   37.494         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.465         0.000 camera_pclk  " "   44.465         0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1477909576019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.398 " "Worst-case hold slack is 0.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398         0.000 camera_pclk  " "    0.398         0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.404         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430         0.000 e_rxc  " "    0.430         0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.257         0.000 e_gtxc  " "    9.257         0.000 e_gtxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1477909576035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.964 " "Worst-case recovery slack is -1.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.964      -123.707 e_rxc  " "   -1.964      -123.707 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.893         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   35.893         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.593         0.000 camera_pclk  " "   46.593         0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1477909576035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.111 " "Worst-case removal slack is 2.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.111         0.000 camera_pclk  " "    2.111         0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.629         0.000 e_rxc  " "    2.629         0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.144         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.144         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1477909576050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.519 " "Worst-case minimum pulse width slack is 3.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.519         0.000 e_gtxc  " "    3.519         0.000 e_gtxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.519         0.000 e_rxc  " "    3.519         0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.847         0.000 clk_50M  " "    9.847         0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.531         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.531         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.470         0.000 camera_pclk  " "   24.470         0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1477909576050 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 24 synchronizer chains. " "Report Metastability: Found 24 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909576362 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 24 " "Number of Synchronizer Chains Found: 24" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909576362 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909576362 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909576362 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.983 ns " "Worst Case Available Settling Time: 8.983 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909576362 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909576362 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909576362 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909576362 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909576362 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1477909576378 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_config:reg_config_inst\|clock_20k " "Node: reg_config:reg_config_inst\|clock_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1477909576581 "|ov5640_ethernet|reg_config:reg_config_inst|clock_20k"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1477909576581 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1477909576581 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1477909576581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.098 " "Worst-case setup slack is -3.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.098       -17.466 e_gtxc  " "   -3.098       -17.466 e_gtxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.646         0.000 e_rxc  " "    1.646         0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.838         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   39.838         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.446         0.000 camera_pclk  " "   47.446         0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1477909576596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.117 " "Worst-case hold slack is -0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.117        -1.018 e_rxc  " "   -0.117        -1.018 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 camera_pclk  " "    0.178         0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.188         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.352         0.000 e_gtxc  " "    7.352         0.000 e_gtxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1477909576612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.014 " "Worst-case recovery slack is 0.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014         0.000 e_rxc  " "    0.014         0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.902         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   38.902         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.217         0.000 camera_pclk  " "   48.217         0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1477909576628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.121 " "Worst-case removal slack is 1.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.121         0.000 camera_pclk  " "    1.121         0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.368         0.000 e_rxc  " "    1.368         0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.066         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.066         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1477909576643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.111 " "Worst-case minimum pulse width slack is 3.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.111         0.000 e_rxc  " "    3.111         0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 e_gtxc  " "    4.000         0.000 e_gtxc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.413         0.000 clk_50M  " "    9.413         0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.618         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.618         0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.129         0.000 camera_pclk  " "   24.129         0.000 camera_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1477909576659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1477909576659 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 24 synchronizer chains. " "Report Metastability: Found 24 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909577018 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 24 " "Number of Synchronizer Chains Found: 24" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909577018 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909577018 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909577018 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.826 ns " "Worst Case Available Settling Time: 12.826 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909577018 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909577018 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909577018 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909577018 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1477909577018 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1477909577392 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1477909577392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1477909577595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 18:26:17 2016 " "Processing ended: Mon Oct 31 18:26:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1477909577595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1477909577595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1477909577595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1477909577595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1477909578640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1477909578640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 18:26:18 2016 " "Processing started: Mon Oct 31 18:26:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1477909578640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1477909578640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ov5640_ethernet -c ov5640_ethernet " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ov5640_ethernet -c ov5640_ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1477909578640 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_ethernet_8_1200mv_85c_slow.vho E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/simulation/modelsim/ simulation " "Generated file ov5640_ethernet_8_1200mv_85c_slow.vho in folder \"E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1477909579295 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_ethernet_8_1200mv_0c_slow.vho E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/simulation/modelsim/ simulation " "Generated file ov5640_ethernet_8_1200mv_0c_slow.vho in folder \"E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1477909579467 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_ethernet_min_1200mv_0c_fast.vho E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/simulation/modelsim/ simulation " "Generated file ov5640_ethernet_min_1200mv_0c_fast.vho in folder \"E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1477909579639 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_ethernet.vho E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/simulation/modelsim/ simulation " "Generated file ov5640_ethernet.vho in folder \"E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1477909579810 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_ethernet_8_1200mv_85c_vhd_slow.sdo E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/simulation/modelsim/ simulation " "Generated file ov5640_ethernet_8_1200mv_85c_vhd_slow.sdo in folder \"E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1477909579935 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_ethernet_8_1200mv_0c_vhd_slow.sdo E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/simulation/modelsim/ simulation " "Generated file ov5640_ethernet_8_1200mv_0c_vhd_slow.sdo in folder \"E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1477909580060 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_ethernet_min_1200mv_0c_vhd_fast.sdo E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/simulation/modelsim/ simulation " "Generated file ov5640_ethernet_min_1200mv_0c_vhd_fast.sdo in folder \"E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1477909580200 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_ethernet_vhd.sdo E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/simulation/modelsim/ simulation " "Generated file ov5640_ethernet_vhd.sdo in folder \"E:/Project/AX530/CD/AX515.161028/09_VERILOG/33_ov5640_ethernet/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1477909580325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1477909580403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 18:26:20 2016 " "Processing ended: Mon Oct 31 18:26:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1477909580403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1477909580403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1477909580403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1477909580403 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1477909581043 ""}
