#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f93b6e39c70 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_0x7f93b6e21220 .param/l "num_cycles" 0 2 20, +C4<00000000000000000000000011001000>;
v0x7f93b6c90ac0_0 .var "Clk", 0 0;
v0x7f93b6c90b50_0 .var "Reset", 0 0;
v0x7f93b6c90be0_0 .var "Start", 0 0;
v0x7f93b6c90c70_0 .var "address", 26 0;
v0x7f93b6c90d00_0 .var/i "counter", 31 0;
v0x7f93b6c90d90_0 .net "cpu_mem_addr", 31 0, L_0x7f93b6c96330;  1 drivers
v0x7f93b6c90e30_0 .net "cpu_mem_data", 255 0, L_0x7f93b6c964c0;  1 drivers
v0x7f93b6c90ed0_0 .net "cpu_mem_enable", 0 0, L_0x7f93b6c95ec0;  1 drivers
v0x7f93b6c90f60_0 .net "cpu_mem_write", 0 0, L_0x7f93b6c965b0;  1 drivers
v0x7f93b6c91070_0 .var "flag", 0 0;
v0x7f93b6c91100_0 .var/i "i", 31 0;
v0x7f93b6c911a0_0 .var "index", 3 0;
v0x7f93b6c91250_0 .var/i "j", 31 0;
v0x7f93b6c91300_0 .net "mem_cpu_ack", 0 0, L_0x7f93b6c9cfc0;  1 drivers
v0x7f93b6c91390_0 .net "mem_cpu_data", 255 0, v0x7f93b6c90350_0;  1 drivers
v0x7f93b6c91430_0 .var/i "outfile", 31 0;
v0x7f93b6c914e0_0 .var/i "outfile2", 31 0;
v0x7f93b6c91670_0 .var "tag", 24 0;
S_0x7f93b6e2af40 .scope module, "CPU" "CPU" 2 24, 3 1 0, S_0x7f93b6e39c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 256 "mem_data_i";
    .port_info 4 /INPUT 1 "mem_ack_i";
    .port_info 5 /OUTPUT 256 "mem_data_o";
    .port_info 6 /OUTPUT 32 "mem_addr_o";
    .port_info 7 /OUTPUT 1 "mem_enable_o";
    .port_info 8 /OUTPUT 1 "mem_write_o";
L_0x7f93b6c933f0 .functor OR 1, v0x7f93b6c7a940_0, L_0x7f93b6c93350, C4<0>, C4<0>;
L_0x7f93b6c93600 .functor AND 1, L_0x7f93b6c92550, L_0x7f93b6c93460, C4<1>, C4<1>;
v0x7f93b6c8c4e0_0 .net "ALUCtrl_out", 2 0, v0x7f93b6c760c0_0;  1 drivers
v0x7f93b6c8c5d0_0 .net "ALU_src", 31 0, L_0x7f93b6c94ec0;  1 drivers
v0x7f93b6c8c660_0 .net "ALU_zero", 0 0, v0x7f93b6c75b20_0;  1 drivers
v0x7f93b6c8c6f0_0 .net "Branch_Target", 31 0, L_0x7f93b6c93010;  1 drivers
v0x7f93b6c8c7c0_0 .net "Ctrl_ALU_op", 1 0, v0x7f93b6c76fd0_0;  1 drivers
v0x7f93b6c8c8d0_0 .net "Ctrl_ALU_src", 0 0, v0x7f93b6c77090_0;  1 drivers
v0x7f93b6c8c9a0_0 .net "Ctrl_Branch", 0 0, L_0x7f93b6c92550;  1 drivers
v0x7f93b6c8ca70_0 .net "Ctrl_Mem_read", 0 0, L_0x7f93b6c92a60;  1 drivers
v0x7f93b6c8cb40_0 .net "Ctrl_Mem_to_Reg", 0 0, L_0x7f93b6c92d80;  1 drivers
v0x7f93b6c8cc50_0 .net "Ctrl_Mem_write", 0 0, L_0x7f93b6c92810;  1 drivers
v0x7f93b6c8cd20_0 .net "Ctrl_PCWrite", 0 0, v0x7f93b6c7a670_0;  1 drivers
v0x7f93b6c8cdf0_0 .net "Ctrl_Reg_write", 0 0, L_0x7f93b6c922a0;  1 drivers
v0x7f93b6c8cec0_0 .net "EX_ALU_rst", 31 0, v0x7f93b6c75d10_0;  1 drivers
v0x7f93b6c8cf90_0 .net "EX_Ctrl_ALU_op", 1 0, v0x7f93b6c7b170_0;  1 drivers
v0x7f93b6c8d060_0 .net "EX_Ctrl_ALU_src", 0 0, v0x7f93b6c7b2b0_0;  1 drivers
v0x7f93b6c8d130_0 .net "EX_Ctrl_Mem_read", 0 0, v0x7f93b6c7b410_0;  1 drivers
v0x7f93b6c8d1c0_0 .net "EX_Ctrl_Mem_to_Reg", 0 0, v0x7f93b6c7b750_0;  1 drivers
v0x7f93b6c8d350_0 .net "EX_Ctrl_Mem_write", 0 0, v0x7f93b6c7b570_0;  1 drivers
v0x7f93b6c8d3e0_0 .net "EX_Ctrl_Reg_write", 0 0, v0x7f93b6c7bfa0_0;  1 drivers
v0x7f93b6c8d470_0 .net "EX_RDaddr", 4 0, v0x7f93b6c7b870_0;  1 drivers
v0x7f93b6c8d500_0 .net "EX_Sign_Extend_out", 31 0, v0x7f93b6c7c2d0_0;  1 drivers
v0x7f93b6c8d5d0_0 .net "EX_funct", 9 0, v0x7f93b6c7c170_0;  1 drivers
v0x7f93b6c8d660_0 .net "EX_read_data_1", 31 0, v0x7f93b6c7baf0_0;  1 drivers
v0x7f93b6c8d730_0 .net "EX_read_data_2", 31 0, v0x7f93b6c7be80_0;  1 drivers
v0x7f93b6c8d800_0 .net "ForwardA", 1 0, v0x7f93b6c79b90_0;  1 drivers
v0x7f93b6c8d8d0_0 .net "ForwardB", 1 0, v0x7f93b6c79c40_0;  1 drivers
v0x7f93b6c8d9a0_0 .net "Hazard_Detection_Flush", 0 0, L_0x7f93b6c93600;  1 drivers
v0x7f93b6c8da70_0 .net "Hazard_Detection_Stall", 0 0, v0x7f93b6c7a940_0;  1 drivers
v0x7f93b6c8db40_0 .net "ID_NoOp", 0 0, L_0x7f93b6c933f0;  1 drivers
v0x7f93b6c8dbd0_0 .net "ID_PC_out", 31 0, v0x7f93b6c7cff0_0;  1 drivers
v0x7f93b6c8dca0_0 .net "ID_RS1addr", 4 0, v0x7f93b6c7b9d0_0;  1 drivers
v0x7f93b6c8dd70_0 .net "ID_RS2addr", 4 0, v0x7f93b6c7bd30_0;  1 drivers
v0x7f93b6c8de40_0 .net "ID_Sign_Extend_out", 31 0, v0x7f93b6c829b0_0;  1 drivers
v0x7f93b6c8d250_0 .net "ID_instruction", 31 0, v0x7f93b6c7cda0_0;  1 drivers
v0x7f93b6c8e0d0_0 .net "ID_read_data_1", 31 0, L_0x7f93b6c93e20;  1 drivers
v0x7f93b6c8e160_0 .net "ID_read_data_2", 31 0, L_0x7f93b6c94670;  1 drivers
v0x7f93b6c8e1f0_0 .net "IF_instruction", 31 0, L_0x7f93b6c91c00;  1 drivers
v0x7f93b6c8e280_0 .net "MEM_ALU_rst", 31 0, v0x7f93b6c78a10_0;  1 drivers
v0x7f93b6c8e310_0 .net "MEM_Ctrl_Mem_read", 0 0, v0x7f93b6c78b50_0;  1 drivers
v0x7f93b6c8e3e0_0 .net "MEM_Ctrl_Mem_to_Reg", 0 0, v0x7f93b6c78e10_0;  1 drivers
v0x7f93b6c8e4b0_0 .net "MEM_Ctrl_Mem_write", 0 0, v0x7f93b6c78cd0_0;  1 drivers
v0x7f93b6c8e580_0 .net "MEM_Ctrl_Reg_write", 0 0, v0x7f93b6c79110_0;  1 drivers
v0x7f93b6c8e610_0 .net "MEM_Data_Mem_out", 31 0, L_0x7f93b6c95480;  1 drivers
v0x7f93b6c8e6e0_0 .net "MEM_RDaddr", 4 0, v0x7f93b6c78fc0_0;  1 drivers
v0x7f93b6c8e770_0 .net "MEM_dcache_stall", 0 0, L_0x7f93b6c95390;  1 drivers
v0x7f93b6c8e800_0 .net "MEM_read_data_2", 31 0, v0x7f93b6c795c0_0;  1 drivers
v0x7f93b6c8e8d0_0 .net "MUX_Forwarding1_out", 31 0, v0x7f93b6c7f2f0_0;  1 drivers
v0x7f93b6c8e960_0 .net "MUX_Forwarding2_out", 31 0, v0x7f93b6c7f9a0_0;  1 drivers
v0x7f93b6c8e9f0_0 .net "MUX_PCSrc_out", 31 0, L_0x7f93b6c91800;  1 drivers
v0x7f93b6c8eac0_0 .net "PC_in", 31 0, L_0x7f93b6c91700;  1 drivers
v0x7f93b6c8eb90_0 .net "PC_out", 31 0, v0x7f93b6c80c20_0;  1 drivers
v0x7f93b6c8eca0_0 .net "WB_ALU_rst", 31 0, v0x7f93b6c7dee0_0;  1 drivers
v0x7f93b6c8ed30_0 .net "WB_Ctrl_Mem_to_Reg", 0 0, v0x7f93b6c7e050_0;  1 drivers
v0x7f93b6c8ee00_0 .net "WB_Ctrl_Reg_write", 0 0, v0x7f93b6c7e4d0_0;  1 drivers
v0x7f93b6c8ee90_0 .net "WB_Data_Mem_out", 31 0, v0x7f93b6c7e310_0;  1 drivers
v0x7f93b6c8ef60_0 .net "WB_RDaddr", 4 0, v0x7f93b6c7e1f0_0;  1 drivers
v0x7f93b6c8eff0_0 .net "WB_write_data", 31 0, L_0x7f93b6c9cda0;  1 drivers
v0x7f93b6c8f100_0 .net *"_ivl_10", 0 0, L_0x7f93b6c93350;  1 drivers
v0x7f93b6c8f190_0 .net *"_ivl_14", 0 0, L_0x7f93b6c93460;  1 drivers
v0x7f93b6c8f220_0 .net *"_ivl_23", 6 0, L_0x7f93b6c94a90;  1 drivers
v0x7f93b6c8f2b0_0 .net *"_ivl_25", 2 0, L_0x7f93b6c94b30;  1 drivers
L_0x1017fd290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c8f340_0 .net/2u *"_ivl_8", 31 0, L_0x1017fd290;  1 drivers
v0x7f93b6c8f3d0_0 .net "clk_i", 0 0, v0x7f93b6c90ac0_0;  1 drivers
v0x7f93b6c8f560_0 .net "mem_ack_i", 0 0, L_0x7f93b6c9cfc0;  alias, 1 drivers
v0x7f93b6c8f5f0_0 .net "mem_addr_o", 31 0, L_0x7f93b6c96330;  alias, 1 drivers
v0x7f93b6c8ded0_0 .net "mem_data_i", 255 0, v0x7f93b6c90350_0;  alias, 1 drivers
v0x7f93b6c8df60_0 .net "mem_data_o", 255 0, L_0x7f93b6c964c0;  alias, 1 drivers
v0x7f93b6c8dff0_0 .net "mem_enable_o", 0 0, L_0x7f93b6c95ec0;  alias, 1 drivers
v0x7f93b6c8f680_0 .net "mem_write_o", 0 0, L_0x7f93b6c965b0;  alias, 1 drivers
v0x7f93b6c8f710_0 .net "rst_i", 0 0, v0x7f93b6c90b50_0;  1 drivers
v0x7f93b6c8f7a0_0 .net "start_i", 0 0, v0x7f93b6c90be0_0;  1 drivers
L_0x7f93b6c92e70 .part v0x7f93b6c7cda0_0, 0, 7;
L_0x7f93b6c93190 .part v0x7f93b6c7cda0_0, 15, 5;
L_0x7f93b6c932b0 .part v0x7f93b6c7cda0_0, 20, 5;
L_0x7f93b6c93350 .cmp/eq 32, v0x7f93b6c7cda0_0, L_0x1017fd290;
L_0x7f93b6c93460 .cmp/eq 32, L_0x7f93b6c93e20, L_0x7f93b6c94670;
L_0x7f93b6c94750 .part v0x7f93b6c7cda0_0, 15, 5;
L_0x7f93b6c94870 .part v0x7f93b6c7cda0_0, 20, 5;
L_0x7f93b6c94a90 .part v0x7f93b6c7cda0_0, 25, 7;
L_0x7f93b6c94b30 .part v0x7f93b6c7cda0_0, 12, 3;
L_0x7f93b6c94bd0 .concat [ 3 7 0 0], L_0x7f93b6c94b30, L_0x7f93b6c94a90;
L_0x7f93b6c94c70 .part v0x7f93b6c7cda0_0, 15, 5;
L_0x7f93b6c94d10 .part v0x7f93b6c7cda0_0, 20, 5;
L_0x7f93b6c94db0 .part v0x7f93b6c7cda0_0, 7, 5;
S_0x7f93b6e3aba0 .scope module, "ALU" "ALU" 3 234, 4 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v0x7f93b6e4d040_0 .net "ALUCtrl_i", 2 0, v0x7f93b6c760c0_0;  alias, 1 drivers
v0x7f93b6c75b20_0 .var "Zero_o", 0 0;
v0x7f93b6c75bd0_0 .net/s "data1_i", 31 0, v0x7f93b6c7f2f0_0;  alias, 1 drivers
v0x7f93b6c75c80_0 .net/s "data2_i", 31 0, L_0x7f93b6c94ec0;  alias, 1 drivers
v0x7f93b6c75d10_0 .var "data_o", 31 0;
E_0x7f93b6e3ad90 .event edge, v0x7f93b6e4d040_0, v0x7f93b6c75c80_0, v0x7f93b6c75bd0_0;
S_0x7f93b6c75e50 .scope module, "ALU_Control" "ALU_Control" 3 242, 5 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x7f93b6c760c0_0 .var "ALUCtrl_o", 2 0;
v0x7f93b6c76190_0 .net "ALUOp_i", 1 0, v0x7f93b6c7b170_0;  alias, 1 drivers
v0x7f93b6c76230_0 .net "funct_i", 9 0, v0x7f93b6c7c170_0;  alias, 1 drivers
E_0x7f93b6c76070 .event edge, v0x7f93b6c76230_0, v0x7f93b6c76190_0;
S_0x7f93b6c76340 .scope module, "Add_Branch" "Adder" 3 123, 6 2 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7f93b6c76570_0 .net "data1_in", 31 0, v0x7f93b6c829b0_0;  alias, 1 drivers
v0x7f93b6c76620_0 .net "data2_in", 31 0, v0x7f93b6c7cff0_0;  alias, 1 drivers
v0x7f93b6c766d0_0 .net "data_o", 31 0, L_0x7f93b6c93010;  alias, 1 drivers
L_0x7f93b6c93010 .arith/sum 32, v0x7f93b6c829b0_0, v0x7f93b6c7cff0_0;
S_0x7f93b6c767e0 .scope module, "Add_PC" "Adder" 3 79, 6 2 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7f93b6c769f0_0 .net "data1_in", 31 0, v0x7f93b6c80c20_0;  alias, 1 drivers
L_0x1017fd008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c76ab0_0 .net "data2_in", 31 0, L_0x1017fd008;  1 drivers
v0x7f93b6c76b60_0 .net "data_o", 31 0, L_0x7f93b6c91700;  alias, 1 drivers
L_0x7f93b6c91700 .arith/sum 32, v0x7f93b6c80c20_0, L_0x1017fd008;
S_0x7f93b6c76c70 .scope module, "Control" "Control" 3 111, 7 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 2 "ALUOp_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegWrite_o";
    .port_info 5 /OUTPUT 1 "MemtoReg_o";
    .port_info 6 /OUTPUT 1 "MemRead_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
L_0x7f93b6c91cb0 .functor NOT 1, L_0x7f93b6c933f0, C4<0>, C4<0>, C4<0>;
L_0x7f93b6c91f80 .functor OR 1, L_0x7f93b6c91d60, L_0x7f93b6c91e40, C4<0>, C4<0>;
L_0x7f93b6c92190 .functor OR 1, L_0x7f93b6c91f80, L_0x7f93b6c920b0, C4<0>, C4<0>;
L_0x7f93b6c922a0 .functor AND 1, L_0x7f93b6c91cb0, L_0x7f93b6c92190, C4<1>, C4<1>;
L_0x7f93b6c92390 .functor NOT 1, L_0x7f93b6c933f0, C4<0>, C4<0>, C4<0>;
L_0x7f93b6c92550 .functor AND 1, L_0x7f93b6c92390, L_0x7f93b6c92430, C4<1>, C4<1>;
L_0x7f93b6c92640 .functor NOT 1, L_0x7f93b6c933f0, C4<0>, C4<0>, C4<0>;
L_0x7f93b6c92810 .functor AND 1, L_0x7f93b6c92640, L_0x7f93b6c92730, C4<1>, C4<1>;
L_0x7f93b6c92900 .functor NOT 1, L_0x7f93b6c933f0, C4<0>, C4<0>, C4<0>;
L_0x7f93b6c92a60 .functor AND 1, L_0x7f93b6c92900, L_0x7f93b6c929c0, C4<1>, C4<1>;
L_0x7f93b6c92b50 .functor NOT 1, L_0x7f93b6c933f0, C4<0>, C4<0>, C4<0>;
L_0x7f93b6c92d80 .functor AND 1, L_0x7f93b6c92b50, L_0x7f93b6c92ca0, C4<1>, C4<1>;
v0x7f93b6c76fd0_0 .var "ALUOp_o", 1 0;
v0x7f93b6c77090_0 .var "ALUSrc_o", 0 0;
v0x7f93b6c77130_0 .net "Branch_o", 0 0, L_0x7f93b6c92550;  alias, 1 drivers
v0x7f93b6c771c0_0 .net "MemRead_o", 0 0, L_0x7f93b6c92a60;  alias, 1 drivers
v0x7f93b6c77260_0 .net "MemWrite_o", 0 0, L_0x7f93b6c92810;  alias, 1 drivers
v0x7f93b6c77340_0 .net "MemtoReg_o", 0 0, L_0x7f93b6c92d80;  alias, 1 drivers
v0x7f93b6c773e0_0 .net "NoOp_i", 0 0, L_0x7f93b6c933f0;  alias, 1 drivers
v0x7f93b6c77480_0 .net "Op_i", 6 0, L_0x7f93b6c92e70;  1 drivers
v0x7f93b6c77530_0 .net "RegWrite_o", 0 0, L_0x7f93b6c922a0;  alias, 1 drivers
v0x7f93b6c77640_0 .net *"_ivl_0", 0 0, L_0x7f93b6c91cb0;  1 drivers
v0x7f93b6c776e0_0 .net *"_ivl_11", 0 0, L_0x7f93b6c91f80;  1 drivers
L_0x1017fd128 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c77780_0 .net/2u *"_ivl_12", 6 0, L_0x1017fd128;  1 drivers
v0x7f93b6c77830_0 .net *"_ivl_14", 0 0, L_0x7f93b6c920b0;  1 drivers
v0x7f93b6c778d0_0 .net *"_ivl_17", 0 0, L_0x7f93b6c92190;  1 drivers
L_0x1017fd098 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c77970_0 .net/2u *"_ivl_2", 6 0, L_0x1017fd098;  1 drivers
v0x7f93b6c77a20_0 .net *"_ivl_20", 0 0, L_0x7f93b6c92390;  1 drivers
L_0x1017fd170 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c77ad0_0 .net/2u *"_ivl_22", 6 0, L_0x1017fd170;  1 drivers
v0x7f93b6c77c60_0 .net *"_ivl_24", 0 0, L_0x7f93b6c92430;  1 drivers
v0x7f93b6c77cf0_0 .net *"_ivl_28", 0 0, L_0x7f93b6c92640;  1 drivers
L_0x1017fd1b8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c77d90_0 .net/2u *"_ivl_30", 6 0, L_0x1017fd1b8;  1 drivers
v0x7f93b6c77e40_0 .net *"_ivl_32", 0 0, L_0x7f93b6c92730;  1 drivers
v0x7f93b6c77ee0_0 .net *"_ivl_36", 0 0, L_0x7f93b6c92900;  1 drivers
L_0x1017fd200 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c77f90_0 .net/2u *"_ivl_38", 6 0, L_0x1017fd200;  1 drivers
v0x7f93b6c78040_0 .net *"_ivl_4", 0 0, L_0x7f93b6c91d60;  1 drivers
v0x7f93b6c780e0_0 .net *"_ivl_40", 0 0, L_0x7f93b6c929c0;  1 drivers
v0x7f93b6c78180_0 .net *"_ivl_44", 0 0, L_0x7f93b6c92b50;  1 drivers
L_0x1017fd248 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c78230_0 .net/2u *"_ivl_46", 6 0, L_0x1017fd248;  1 drivers
v0x7f93b6c782e0_0 .net *"_ivl_48", 0 0, L_0x7f93b6c92ca0;  1 drivers
L_0x1017fd0e0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c78380_0 .net/2u *"_ivl_6", 6 0, L_0x1017fd0e0;  1 drivers
v0x7f93b6c78430_0 .net *"_ivl_8", 0 0, L_0x7f93b6c91e40;  1 drivers
E_0x7f93b6c76fa0 .event edge, v0x7f93b6c77480_0;
L_0x7f93b6c91d60 .cmp/eq 7, L_0x7f93b6c92e70, L_0x1017fd098;
L_0x7f93b6c91e40 .cmp/eq 7, L_0x7f93b6c92e70, L_0x1017fd0e0;
L_0x7f93b6c920b0 .cmp/eq 7, L_0x7f93b6c92e70, L_0x1017fd128;
L_0x7f93b6c92430 .cmp/eq 7, L_0x7f93b6c92e70, L_0x1017fd170;
L_0x7f93b6c92730 .cmp/eq 7, L_0x7f93b6c92e70, L_0x1017fd1b8;
L_0x7f93b6c929c0 .cmp/eq 7, L_0x7f93b6c92e70, L_0x1017fd200;
L_0x7f93b6c92ca0 .cmp/eq 7, L_0x7f93b6c92e70, L_0x1017fd248;
S_0x7f93b6c785b0 .scope module, "EX_MEM" "EX_MEM" 3 248, 8 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "rst_i";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /OUTPUT 1 "RegWrite_o";
    .port_info 8 /OUTPUT 1 "MemtoReg_o";
    .port_info 9 /OUTPUT 1 "MemRead_o";
    .port_info 10 /OUTPUT 1 "MemWrite_o";
    .port_info 11 /INPUT 32 "ALU_rst_i";
    .port_info 12 /INPUT 32 "writeData_i";
    .port_info 13 /OUTPUT 32 "ALU_rst_o";
    .port_info 14 /OUTPUT 32 "writeData_o";
    .port_info 15 /INPUT 5 "RDaddr_i";
    .port_info 16 /OUTPUT 5 "RDaddr_o";
    .port_info 17 /INPUT 1 "mem_stall_i";
v0x7f93b6c78960_0 .net "ALU_rst_i", 31 0, v0x7f93b6c75d10_0;  alias, 1 drivers
v0x7f93b6c78a10_0 .var "ALU_rst_o", 31 0;
v0x7f93b6c78aa0_0 .net "MemRead_i", 0 0, v0x7f93b6c7b410_0;  alias, 1 drivers
v0x7f93b6c78b50_0 .var "MemRead_o", 0 0;
v0x7f93b6c78bf0_0 .net "MemWrite_i", 0 0, v0x7f93b6c7b570_0;  alias, 1 drivers
v0x7f93b6c78cd0_0 .var "MemWrite_o", 0 0;
v0x7f93b6c78d70_0 .net "MemtoReg_i", 0 0, v0x7f93b6c7b750_0;  alias, 1 drivers
v0x7f93b6c78e10_0 .var "MemtoReg_o", 0 0;
v0x7f93b6c78eb0_0 .net "RDaddr_i", 4 0, v0x7f93b6c7b870_0;  alias, 1 drivers
v0x7f93b6c78fc0_0 .var "RDaddr_o", 4 0;
v0x7f93b6c79070_0 .net "RegWrite_i", 0 0, v0x7f93b6c7bfa0_0;  alias, 1 drivers
v0x7f93b6c79110_0 .var "RegWrite_o", 0 0;
v0x7f93b6c791b0_0 .net "clk_i", 0 0, v0x7f93b6c90ac0_0;  alias, 1 drivers
v0x7f93b6c79250_0 .net "mem_stall_i", 0 0, L_0x7f93b6c95390;  alias, 1 drivers
v0x7f93b6c792f0_0 .net "rst_i", 0 0, v0x7f93b6c90b50_0;  alias, 1 drivers
v0x7f93b6c79390_0 .net "start_i", 0 0, v0x7f93b6c90be0_0;  alias, 1 drivers
v0x7f93b6c79430_0 .net "writeData_i", 31 0, v0x7f93b6c7f9a0_0;  alias, 1 drivers
v0x7f93b6c795c0_0 .var "writeData_o", 31 0;
E_0x7f93b6c775c0 .event posedge, v0x7f93b6c791b0_0;
S_0x7f93b6c79800 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 204, 9 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_MEM_RegisterRd_i";
    .port_info 1 /INPUT 1 "EX_MEM_RegWrite_i";
    .port_info 2 /INPUT 5 "MEM_WB_RegisterRd_i";
    .port_info 3 /INPUT 1 "MEM_WB_RegWrite_i";
    .port_info 4 /INPUT 5 "ID_EX_RS1_i";
    .port_info 5 /INPUT 5 "ID_EX_RS2_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
v0x7f93b6c78720_0 .net "EX_MEM_RegWrite_i", 0 0, v0x7f93b6c79110_0;  alias, 1 drivers
v0x7f93b6c79ae0_0 .net "EX_MEM_RegisterRd_i", 4 0, v0x7f93b6c78fc0_0;  alias, 1 drivers
v0x7f93b6c79b90_0 .var "ForwardA_o", 1 0;
v0x7f93b6c79c40_0 .var "ForwardB_o", 1 0;
v0x7f93b6c79cf0_0 .net "ID_EX_RS1_i", 4 0, v0x7f93b6c7b9d0_0;  alias, 1 drivers
v0x7f93b6c79de0_0 .net "ID_EX_RS2_i", 4 0, v0x7f93b6c7bd30_0;  alias, 1 drivers
v0x7f93b6c79e90_0 .net "MEM_WB_RegWrite_i", 0 0, v0x7f93b6c7e4d0_0;  alias, 1 drivers
v0x7f93b6c79f30_0 .net "MEM_WB_RegisterRd_i", 4 0, v0x7f93b6c7e1f0_0;  alias, 1 drivers
E_0x7f93b6c78f90/0 .event edge, v0x7f93b6c79de0_0, v0x7f93b6c79cf0_0, v0x7f93b6c79e90_0, v0x7f93b6c79f30_0;
E_0x7f93b6c78f90/1 .event edge, v0x7f93b6c79110_0, v0x7f93b6c78fc0_0;
E_0x7f93b6c78f90 .event/or E_0x7f93b6c78f90/0, E_0x7f93b6c78f90/1;
S_0x7f93b6c7a0a0 .scope module, "Hazard_Detection" "Hazard_Detection_Unit" 3 129, 10 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ID_EX_MemRead_i";
    .port_info 1 /INPUT 5 "ID_EX_RegisterRd_i";
    .port_info 2 /INPUT 5 "IF_ID_RS1_i";
    .port_info 3 /INPUT 5 "IF_ID_RS2_i";
    .port_info 4 /INPUT 32 "Registers_RS1data_i";
    .port_info 5 /INPUT 32 "Registers_RS2data_i";
    .port_info 6 /INPUT 1 "branch_i";
    .port_info 7 /OUTPUT 1 "PCWrite_o";
    .port_info 8 /OUTPUT 1 "stall_o";
v0x7f93b6c7a3f0_0 .net "ID_EX_MemRead_i", 0 0, v0x7f93b6c7b410_0;  alias, 1 drivers
v0x7f93b6c7a4a0_0 .net "ID_EX_RegisterRd_i", 4 0, v0x7f93b6c7b870_0;  alias, 1 drivers
v0x7f93b6c7a530_0 .net "IF_ID_RS1_i", 4 0, L_0x7f93b6c93190;  1 drivers
v0x7f93b6c7a5c0_0 .net "IF_ID_RS2_i", 4 0, L_0x7f93b6c932b0;  1 drivers
v0x7f93b6c7a670_0 .var "PCWrite_o", 0 0;
v0x7f93b6c7a750_0 .net "Registers_RS1data_i", 31 0, L_0x7f93b6c93e20;  alias, 1 drivers
v0x7f93b6c7a800_0 .net "Registers_RS2data_i", 31 0, L_0x7f93b6c94670;  alias, 1 drivers
v0x7f93b6c7a8b0_0 .net "branch_i", 0 0, L_0x7f93b6c92550;  alias, 1 drivers
v0x7f93b6c7a940_0 .var "stall_o", 0 0;
E_0x7f93b6c7a390/0 .event edge, v0x7f93b6c7a800_0, v0x7f93b6c7a750_0, v0x7f93b6c7a5c0_0, v0x7f93b6c7a530_0;
E_0x7f93b6c7a390/1 .event edge, v0x7f93b6c78eb0_0, v0x7f93b6c78aa0_0;
E_0x7f93b6c7a390 .event/or E_0x7f93b6c7a390/0, E_0x7f93b6c7a390/1;
S_0x7f93b6c7ab30 .scope module, "ID_EX" "ID_EX" 3 160, 11 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "rst_i";
    .port_info 3 /INPUT 2 "ALUOp_i";
    .port_info 4 /INPUT 1 "ALUSrc_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /INPUT 1 "MemRead_i";
    .port_info 8 /INPUT 1 "MemtoReg_i";
    .port_info 9 /OUTPUT 2 "ALUOp_o";
    .port_info 10 /OUTPUT 1 "ALUSrc_o";
    .port_info 11 /OUTPUT 1 "RegWrite_o";
    .port_info 12 /OUTPUT 1 "MemWrite_o";
    .port_info 13 /OUTPUT 1 "MemRead_o";
    .port_info 14 /OUTPUT 1 "MemtoReg_o";
    .port_info 15 /INPUT 32 "RS1data_i";
    .port_info 16 /INPUT 32 "RS2data_i";
    .port_info 17 /INPUT 32 "imm_i";
    .port_info 18 /INPUT 10 "funct_i";
    .port_info 19 /OUTPUT 32 "RS1data_o";
    .port_info 20 /OUTPUT 32 "RS2data_o";
    .port_info 21 /OUTPUT 32 "imm_o";
    .port_info 22 /OUTPUT 10 "funct_o";
    .port_info 23 /INPUT 5 "RS1addr_i";
    .port_info 24 /INPUT 5 "RS2addr_i";
    .port_info 25 /OUTPUT 5 "RS1addr_o";
    .port_info 26 /OUTPUT 5 "RS2addr_o";
    .port_info 27 /INPUT 5 "RDaddr_i";
    .port_info 28 /OUTPUT 5 "RDaddr_o";
    .port_info 29 /INPUT 1 "mem_stall_i";
v0x7f93b6c7b0e0_0 .net "ALUOp_i", 1 0, v0x7f93b6c76fd0_0;  alias, 1 drivers
v0x7f93b6c7b170_0 .var "ALUOp_o", 1 0;
v0x7f93b6c7b200_0 .net "ALUSrc_i", 0 0, v0x7f93b6c77090_0;  alias, 1 drivers
v0x7f93b6c7b2b0_0 .var "ALUSrc_o", 0 0;
v0x7f93b6c7b340_0 .net "MemRead_i", 0 0, L_0x7f93b6c92a60;  alias, 1 drivers
v0x7f93b6c7b410_0 .var "MemRead_o", 0 0;
v0x7f93b6c7b4e0_0 .net "MemWrite_i", 0 0, L_0x7f93b6c92810;  alias, 1 drivers
v0x7f93b6c7b570_0 .var "MemWrite_o", 0 0;
v0x7f93b6c7b620_0 .net "MemtoReg_i", 0 0, L_0x7f93b6c92d80;  alias, 1 drivers
v0x7f93b6c7b750_0 .var "MemtoReg_o", 0 0;
v0x7f93b6c7b7e0_0 .net "RDaddr_i", 4 0, L_0x7f93b6c94db0;  1 drivers
v0x7f93b6c7b870_0 .var "RDaddr_o", 4 0;
v0x7f93b6c7b940_0 .net "RS1addr_i", 4 0, L_0x7f93b6c94c70;  1 drivers
v0x7f93b6c7b9d0_0 .var "RS1addr_o", 4 0;
v0x7f93b6c7ba60_0 .net "RS1data_i", 31 0, L_0x7f93b6c93e20;  alias, 1 drivers
v0x7f93b6c7baf0_0 .var "RS1data_o", 31 0;
v0x7f93b6c7bb80_0 .net "RS2addr_i", 4 0, L_0x7f93b6c94d10;  1 drivers
v0x7f93b6c7bd30_0 .var "RS2addr_o", 4 0;
v0x7f93b6c7bdf0_0 .net "RS2data_i", 31 0, L_0x7f93b6c94670;  alias, 1 drivers
v0x7f93b6c7be80_0 .var "RS2data_o", 31 0;
v0x7f93b6c7bf10_0 .net "RegWrite_i", 0 0, L_0x7f93b6c922a0;  alias, 1 drivers
v0x7f93b6c7bfa0_0 .var "RegWrite_o", 0 0;
v0x7f93b6c7c030_0 .net "clk_i", 0 0, v0x7f93b6c90ac0_0;  alias, 1 drivers
v0x7f93b6c7c0e0_0 .net "funct_i", 9 0, L_0x7f93b6c94bd0;  1 drivers
v0x7f93b6c7c170_0 .var "funct_o", 9 0;
v0x7f93b6c7c220_0 .net "imm_i", 31 0, v0x7f93b6c829b0_0;  alias, 1 drivers
v0x7f93b6c7c2d0_0 .var "imm_o", 31 0;
v0x7f93b6c7c360_0 .net "mem_stall_i", 0 0, L_0x7f93b6c95390;  alias, 1 drivers
o0x1017cd9e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f93b6c7c410_0 .net "pc_i", 31 0, o0x1017cd9e8;  0 drivers
v0x7f93b6c7c4b0_0 .var "pc_o", 31 0;
v0x7f93b6c7c560_0 .net "rst_i", 0 0, v0x7f93b6c90b50_0;  alias, 1 drivers
v0x7f93b6c7c610_0 .net "start_i", 0 0, v0x7f93b6c90be0_0;  alias, 1 drivers
S_0x7f93b6c7c970 .scope module, "IF_ID" "IF_ID" 3 97, 12 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "rst_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /INPUT 32 "instr_i";
    .port_info 5 /INPUT 1 "stall_i";
    .port_info 6 /INPUT 1 "mem_stall_i";
    .port_info 7 /INPUT 1 "flush_i";
    .port_info 8 /OUTPUT 32 "pc_o";
    .port_info 9 /OUTPUT 32 "instr_o";
v0x7f93b6c7cb80_0 .net "clk_i", 0 0, v0x7f93b6c90ac0_0;  alias, 1 drivers
v0x7f93b6c7cc60_0 .net "flush_i", 0 0, L_0x7f93b6c93600;  alias, 1 drivers
v0x7f93b6c7cd00_0 .net "instr_i", 31 0, L_0x7f93b6c91c00;  alias, 1 drivers
v0x7f93b6c7cda0_0 .var "instr_o", 31 0;
v0x7f93b6c7ce50_0 .net "mem_stall_i", 0 0, L_0x7f93b6c95390;  alias, 1 drivers
v0x7f93b6c7cf60_0 .net "pc_i", 31 0, v0x7f93b6c80c20_0;  alias, 1 drivers
v0x7f93b6c7cff0_0 .var "pc_o", 31 0;
v0x7f93b6c7d0a0_0 .net "rst_i", 0 0, v0x7f93b6c90b50_0;  alias, 1 drivers
v0x7f93b6c7d170_0 .net "stall_i", 0 0, v0x7f93b6c7a940_0;  alias, 1 drivers
v0x7f93b6c7d280_0 .net "start_i", 0 0, v0x7f93b6c90be0_0;  alias, 1 drivers
S_0x7f93b6c7d3d0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 92, 13 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7f93b6c91c00 .functor BUFZ 32, L_0x7f93b6c91920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f93b6c7d570_0 .net *"_ivl_0", 31 0, L_0x7f93b6c91920;  1 drivers
v0x7f93b6c7d620_0 .net *"_ivl_2", 31 0, L_0x7f93b6c91a80;  1 drivers
v0x7f93b6c7d6d0_0 .net *"_ivl_4", 29 0, L_0x7f93b6c919c0;  1 drivers
L_0x1017fd050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c7d790_0 .net *"_ivl_6", 1 0, L_0x1017fd050;  1 drivers
v0x7f93b6c7d840_0 .net "addr_i", 31 0, v0x7f93b6c80c20_0;  alias, 1 drivers
v0x7f93b6c7d960_0 .net "instr_o", 31 0, L_0x7f93b6c91c00;  alias, 1 drivers
v0x7f93b6c7d9f0 .array "memory", 255 0, 31 0;
L_0x7f93b6c91920 .array/port v0x7f93b6c7d9f0, L_0x7f93b6c91a80;
L_0x7f93b6c919c0 .part v0x7f93b6c80c20_0, 2, 30;
L_0x7f93b6c91a80 .concat [ 30 2 0 0], L_0x7f93b6c919c0, L_0x1017fd050;
S_0x7f93b6c7daa0 .scope module, "MEM_WB" "MEM_WB" 3 303, 14 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "rst_i";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /OUTPUT 1 "RegWrite_o";
    .port_info 6 /OUTPUT 1 "MemtoReg_o";
    .port_info 7 /INPUT 32 "ALU_rst_i";
    .port_info 8 /INPUT 32 "ReadData_i";
    .port_info 9 /OUTPUT 32 "ALU_rst_o";
    .port_info 10 /OUTPUT 32 "ReadData_o";
    .port_info 11 /INPUT 5 "RDaddr_i";
    .port_info 12 /OUTPUT 5 "RDaddr_o";
    .port_info 13 /INPUT 1 "mem_stall_i";
v0x7f93b6c7de20_0 .net "ALU_rst_i", 31 0, v0x7f93b6c78a10_0;  alias, 1 drivers
v0x7f93b6c7dee0_0 .var "ALU_rst_o", 31 0;
v0x7f93b6c7df80_0 .net "MemtoReg_i", 0 0, v0x7f93b6c78e10_0;  alias, 1 drivers
v0x7f93b6c7e050_0 .var "MemtoReg_o", 0 0;
v0x7f93b6c7e0e0_0 .net "RDaddr_i", 4 0, v0x7f93b6c78fc0_0;  alias, 1 drivers
v0x7f93b6c7e1f0_0 .var "RDaddr_o", 4 0;
v0x7f93b6c7e280_0 .net "ReadData_i", 31 0, L_0x7f93b6c95480;  alias, 1 drivers
v0x7f93b6c7e310_0 .var "ReadData_o", 31 0;
v0x7f93b6c7e3c0_0 .net "RegWrite_i", 0 0, v0x7f93b6c79110_0;  alias, 1 drivers
v0x7f93b6c7e4d0_0 .var "RegWrite_o", 0 0;
v0x7f93b6c7e560_0 .net "clk_i", 0 0, v0x7f93b6c90ac0_0;  alias, 1 drivers
v0x7f93b6c7e5f0_0 .net "mem_stall_i", 0 0, L_0x7f93b6c95390;  alias, 1 drivers
v0x7f93b6c7e680_0 .net "rst_i", 0 0, v0x7f93b6c90b50_0;  alias, 1 drivers
v0x7f93b6c7e710_0 .net "start_i", 0 0, v0x7f93b6c90be0_0;  alias, 1 drivers
S_0x7f93b6c7e8e0 .scope module, "MUX_ALUSrc" "MUX32" 3 197, 15 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f93b6c7eb20_0 .net "data1_i", 31 0, v0x7f93b6c7f9a0_0;  alias, 1 drivers
v0x7f93b6c7ebf0_0 .net "data2_i", 31 0, v0x7f93b6c7c2d0_0;  alias, 1 drivers
v0x7f93b6c7ec80_0 .net "data_o", 31 0, L_0x7f93b6c94ec0;  alias, 1 drivers
v0x7f93b6c7ed10_0 .net "select_i", 0 0, v0x7f93b6c7b2b0_0;  alias, 1 drivers
L_0x7f93b6c94ec0 .functor MUXZ 32, v0x7f93b6c7f9a0_0, v0x7f93b6c7c2d0_0, v0x7f93b6c7b2b0_0, C4<>;
S_0x7f93b6c7ede0 .scope module, "MUX_Forwarding_1" "MUX_Forwarding" 3 216, 16 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7f93b6c7f090_0 .net "data1_i", 31 0, v0x7f93b6c7baf0_0;  alias, 1 drivers
v0x7f93b6c7f160_0 .net "data2_i", 31 0, L_0x7f93b6c9cda0;  alias, 1 drivers
v0x7f93b6c7f200_0 .net "data3_i", 31 0, v0x7f93b6c78a10_0;  alias, 1 drivers
v0x7f93b6c7f2f0_0 .var "data_o", 31 0;
v0x7f93b6c7f390_0 .net "select_i", 1 0, v0x7f93b6c79b90_0;  alias, 1 drivers
E_0x7f93b6c7f050 .event edge, v0x7f93b6c79b90_0, v0x7f93b6c78a10_0, v0x7f93b6c7f160_0, v0x7f93b6c7baf0_0;
S_0x7f93b6c7f4d0 .scope module, "MUX_Forwarding_2" "MUX_Forwarding" 3 225, 16 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7f93b6c7f770_0 .net "data1_i", 31 0, v0x7f93b6c7be80_0;  alias, 1 drivers
v0x7f93b6c7f840_0 .net "data2_i", 31 0, L_0x7f93b6c9cda0;  alias, 1 drivers
v0x7f93b6c7f8f0_0 .net "data3_i", 31 0, v0x7f93b6c78a10_0;  alias, 1 drivers
v0x7f93b6c7f9a0_0 .var "data_o", 31 0;
v0x7f93b6c7fa70_0 .net "select_i", 1 0, v0x7f93b6c79c40_0;  alias, 1 drivers
E_0x7f93b6c7f710 .event edge, v0x7f93b6c79c40_0, v0x7f93b6c78a10_0, v0x7f93b6c7f160_0, v0x7f93b6c7be80_0;
S_0x7f93b6c7fba0 .scope module, "MUX_MemtoReg" "MUX32" 3 323, 15 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f93b6c7fde0_0 .net "data1_i", 31 0, v0x7f93b6c7dee0_0;  alias, 1 drivers
v0x7f93b6c7feb0_0 .net "data2_i", 31 0, v0x7f93b6c7e310_0;  alias, 1 drivers
v0x7f93b6c7ff40_0 .net "data_o", 31 0, L_0x7f93b6c9cda0;  alias, 1 drivers
v0x7f93b6c80030_0 .net "select_i", 0 0, v0x7f93b6c7e050_0;  alias, 1 drivers
L_0x7f93b6c9cda0 .functor MUXZ 32, v0x7f93b6c7dee0_0, v0x7f93b6c7e310_0, v0x7f93b6c7e050_0, C4<>;
S_0x7f93b6c800f0 .scope module, "MUX_PCSrc" "MUX32" 3 85, 15 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f93b6c80410_0 .net "data1_i", 31 0, L_0x7f93b6c91700;  alias, 1 drivers
v0x7f93b6c804e0_0 .net "data2_i", 31 0, L_0x7f93b6c93010;  alias, 1 drivers
v0x7f93b6c80570_0 .net "data_o", 31 0, L_0x7f93b6c91800;  alias, 1 drivers
v0x7f93b6c80600_0 .net "select_i", 0 0, L_0x7f93b6c93600;  alias, 1 drivers
L_0x7f93b6c91800 .functor MUXZ 32, L_0x7f93b6c91700, L_0x7f93b6c93010, L_0x7f93b6c93600, C4<>;
S_0x7f93b6c806c0 .scope module, "PC" "PC" 3 68, 17 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
    .port_info 6 /INPUT 1 "stall_i";
v0x7f93b6c809c0_0 .net "PCWrite_i", 0 0, v0x7f93b6c7a670_0;  alias, 1 drivers
v0x7f93b6c80a60_0 .net "clk_i", 0 0, v0x7f93b6c90ac0_0;  alias, 1 drivers
v0x7f93b6c80b70_0 .net "pc_i", 31 0, L_0x7f93b6c91800;  alias, 1 drivers
v0x7f93b6c80c20_0 .var "pc_o", 31 0;
v0x7f93b6c80cb0_0 .net "rst_i", 0 0, v0x7f93b6c90b50_0;  alias, 1 drivers
v0x7f93b6c80e00_0 .net "stall_i", 0 0, L_0x7f93b6c95390;  alias, 1 drivers
v0x7f93b6c80f10_0 .net "start_i", 0 0, v0x7f93b6c90be0_0;  alias, 1 drivers
E_0x7f93b6c80970 .event posedge, v0x7f93b6c792f0_0, v0x7f93b6c791b0_0;
S_0x7f93b6c81020 .scope module, "Registers" "Registers" 3 144, 18 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7f93b6c93890 .functor AND 1, L_0x7f93b6c93770, v0x7f93b6c7e4d0_0, C4<1>, C4<1>;
L_0x7f93b6c93b40 .functor AND 1, L_0x7f93b6c93890, L_0x7f93b6c93a20, C4<1>, C4<1>;
L_0x7f93b6c94020 .functor AND 1, L_0x7f93b6c93f40, v0x7f93b6c7e4d0_0, C4<1>, C4<1>;
L_0x7f93b6c94380 .functor AND 1, L_0x7f93b6c94020, L_0x7f93b6c94210, C4<1>, C4<1>;
v0x7f93b6c812a0_0 .net "RDaddr_i", 4 0, v0x7f93b6c7e1f0_0;  alias, 1 drivers
v0x7f93b6c81330_0 .net "RDdata_i", 31 0, L_0x7f93b6c9cda0;  alias, 1 drivers
v0x7f93b6c813d0_0 .net "RS1addr_i", 4 0, L_0x7f93b6c94750;  1 drivers
v0x7f93b6c81470_0 .net "RS1data_o", 31 0, L_0x7f93b6c93e20;  alias, 1 drivers
v0x7f93b6c81550_0 .net "RS2addr_i", 4 0, L_0x7f93b6c94870;  1 drivers
v0x7f93b6c81620_0 .net "RS2data_o", 31 0, L_0x7f93b6c94670;  alias, 1 drivers
v0x7f93b6c81700_0 .net "RegWrite_i", 0 0, v0x7f93b6c7e4d0_0;  alias, 1 drivers
v0x7f93b6c817d0_0 .net *"_ivl_0", 0 0, L_0x7f93b6c93770;  1 drivers
v0x7f93b6c81860_0 .net *"_ivl_10", 0 0, L_0x7f93b6c93a20;  1 drivers
v0x7f93b6c81970_0 .net *"_ivl_13", 0 0, L_0x7f93b6c93b40;  1 drivers
v0x7f93b6c81a00_0 .net *"_ivl_14", 31 0, L_0x7f93b6c93c30;  1 drivers
v0x7f93b6c81a90_0 .net *"_ivl_16", 6 0, L_0x7f93b6c93cd0;  1 drivers
L_0x1017fd368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c81b30_0 .net *"_ivl_19", 1 0, L_0x1017fd368;  1 drivers
v0x7f93b6c81be0_0 .net *"_ivl_22", 0 0, L_0x7f93b6c93f40;  1 drivers
v0x7f93b6c81c80_0 .net *"_ivl_25", 0 0, L_0x7f93b6c94020;  1 drivers
v0x7f93b6c81d20_0 .net *"_ivl_26", 31 0, L_0x7f93b6c940d0;  1 drivers
L_0x1017fd3b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c81dd0_0 .net *"_ivl_29", 26 0, L_0x1017fd3b0;  1 drivers
v0x7f93b6c81f60_0 .net *"_ivl_3", 0 0, L_0x7f93b6c93890;  1 drivers
L_0x1017fd3f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c81ff0_0 .net/2u *"_ivl_30", 31 0, L_0x1017fd3f8;  1 drivers
v0x7f93b6c82090_0 .net *"_ivl_32", 0 0, L_0x7f93b6c94210;  1 drivers
v0x7f93b6c82130_0 .net *"_ivl_35", 0 0, L_0x7f93b6c94380;  1 drivers
v0x7f93b6c821d0_0 .net *"_ivl_36", 31 0, L_0x7f93b6c94430;  1 drivers
v0x7f93b6c82280_0 .net *"_ivl_38", 6 0, L_0x7f93b6c944d0;  1 drivers
v0x7f93b6c82330_0 .net *"_ivl_4", 31 0, L_0x7f93b6c93980;  1 drivers
L_0x1017fd440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c823e0_0 .net *"_ivl_41", 1 0, L_0x1017fd440;  1 drivers
L_0x1017fd2d8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c82490_0 .net *"_ivl_7", 26 0, L_0x1017fd2d8;  1 drivers
L_0x1017fd320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c82540_0 .net/2u *"_ivl_8", 31 0, L_0x1017fd320;  1 drivers
v0x7f93b6c825f0_0 .net "clk_i", 0 0, v0x7f93b6c90ac0_0;  alias, 1 drivers
v0x7f93b6c82680 .array/s "register", 31 0, 31 0;
L_0x7f93b6c93770 .cmp/eq 5, L_0x7f93b6c94750, v0x7f93b6c7e1f0_0;
L_0x7f93b6c93980 .concat [ 5 27 0 0], L_0x7f93b6c94750, L_0x1017fd2d8;
L_0x7f93b6c93a20 .cmp/ne 32, L_0x7f93b6c93980, L_0x1017fd320;
L_0x7f93b6c93c30 .array/port v0x7f93b6c82680, L_0x7f93b6c93cd0;
L_0x7f93b6c93cd0 .concat [ 5 2 0 0], L_0x7f93b6c94750, L_0x1017fd368;
L_0x7f93b6c93e20 .functor MUXZ 32, L_0x7f93b6c93c30, L_0x7f93b6c9cda0, L_0x7f93b6c93b40, C4<>;
L_0x7f93b6c93f40 .cmp/eq 5, L_0x7f93b6c94870, v0x7f93b6c7e1f0_0;
L_0x7f93b6c940d0 .concat [ 5 27 0 0], L_0x7f93b6c94870, L_0x1017fd3b0;
L_0x7f93b6c94210 .cmp/ne 32, L_0x7f93b6c940d0, L_0x1017fd3f8;
L_0x7f93b6c94430 .array/port v0x7f93b6c82680, L_0x7f93b6c944d0;
L_0x7f93b6c944d0 .concat [ 5 2 0 0], L_0x7f93b6c94870, L_0x1017fd440;
L_0x7f93b6c94670 .functor MUXZ 32, L_0x7f93b6c94430, L_0x7f93b6c9cda0, L_0x7f93b6c94380, C4<>;
S_0x7f93b6c827e0 .scope module, "Sign_Extend" "Sign_Extend" 3 155, 19 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7f93b6c829b0_0 .var "data_o", 31 0;
v0x7f93b6c82a60_0 .net "instruction_i", 31 0, v0x7f93b6c7cda0_0;  alias, 1 drivers
E_0x7f93b6c82980 .event edge, v0x7f93b6c7cda0_0;
S_0x7f93b6c82b20 .scope module, "dcache" "dcache_controller" 3 281, 20 1 0, S_0x7f93b6e2af40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 256 "mem_data_i";
    .port_info 3 /INPUT 1 "mem_ack_i";
    .port_info 4 /OUTPUT 256 "mem_data_o";
    .port_info 5 /OUTPUT 32 "mem_addr_o";
    .port_info 6 /OUTPUT 1 "mem_enable_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /INPUT 32 "cpu_data_i";
    .port_info 9 /INPUT 32 "cpu_addr_i";
    .port_info 10 /INPUT 1 "cpu_MemRead_i";
    .port_info 11 /INPUT 1 "cpu_MemWrite_i";
    .port_info 12 /OUTPUT 32 "cpu_data_o";
    .port_info 13 /OUTPUT 1 "cpu_stall_o";
P_0x7f93b6c82ce0 .param/l "STATE_IDLE" 0 20 69, C4<000>;
P_0x7f93b6c82d20 .param/l "STATE_MISS" 0 20 73, C4<100>;
P_0x7f93b6c82d60 .param/l "STATE_READMISS" 0 20 70, C4<001>;
P_0x7f93b6c82da0 .param/l "STATE_READMISSOK" 0 20 71, C4<010>;
P_0x7f93b6c82de0 .param/l "STATE_WRITEBACK" 0 20 72, C4<011>;
L_0x7f93b6c94fe0 .functor OR 1, v0x7f93b6c78b50_0, v0x7f93b6c78cd0_0, C4<0>, C4<0>;
L_0x7f93b6c8b090 .functor NOT 1, L_0x7f93b6c9cc30, C4<0>, C4<0>, C4<0>;
L_0x7f93b6c95390 .functor AND 1, L_0x7f93b6c8b090, L_0x7f93b6c94fe0, C4<1>, C4<1>;
L_0x7f93b6c95480 .functor BUFZ 32, v0x7f93b6c8b110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f93b6c958e0 .functor BUFZ 4, L_0x7f93b6c950f0, C4<0000>, C4<0000>, C4<0000>;
L_0x7f93b6c959d0 .functor BUFZ 1, L_0x7f93b6c94fe0, C4<0>, C4<0>, C4<0>;
L_0x7f93b6c95a80 .functor OR 1, v0x7f93b6c8aca0_0, L_0x7f93b6c966a0, C4<0>, C4<0>;
L_0x7f93b6c95ec0 .functor BUFZ 1, v0x7f93b6c8ade0_0, C4<0>, C4<0>, C4<0>;
L_0x7f93b6c964c0 .functor BUFZ 256, L_0x7f93b6c9ac40, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f93b6c965b0 .functor BUFZ 1, v0x7f93b6c8bb50_0, C4<0>, C4<0>, C4<0>;
L_0x7f93b6c966a0 .functor AND 1, L_0x7f93b6c9cc30, v0x7f93b6c78cd0_0, C4<1>, C4<1>;
L_0x7f93b6c96810 .functor BUFZ 1, L_0x7f93b6c966a0, C4<0>, C4<0>, C4<0>;
v0x7f93b6c8a2a0_0 .net *"_ivl_19", 22 0, L_0x7f93b6c956c0;  1 drivers
L_0x1017fd488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c8a330_0 .net/2u *"_ivl_28", 0 0, L_0x1017fd488;  1 drivers
L_0x1017fd4d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c8a3c0_0 .net/2u *"_ivl_36", 4 0, L_0x1017fd4d0;  1 drivers
v0x7f93b6c8a450_0 .net *"_ivl_38", 30 0, L_0x7f93b6c95fb0;  1 drivers
v0x7f93b6c8a4e0_0 .net *"_ivl_40", 31 0, L_0x7f93b6c96050;  1 drivers
L_0x1017fd518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c8a5b0_0 .net *"_ivl_43", 0 0, L_0x1017fd518;  1 drivers
L_0x1017fd560 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c8a650_0 .net/2u *"_ivl_44", 4 0, L_0x1017fd560;  1 drivers
v0x7f93b6c8a700_0 .net *"_ivl_46", 31 0, L_0x7f93b6c961d0;  1 drivers
v0x7f93b6c8a7b0_0 .net *"_ivl_8", 0 0, L_0x7f93b6c8b090;  1 drivers
v0x7f93b6c8a8c0_0 .net "cache_dirty", 0 0, L_0x7f93b6c96810;  1 drivers
v0x7f93b6c8a960_0 .net "cache_sram_data", 255 0, L_0x7f93b6c95d50;  1 drivers
v0x7f93b6c8aa20_0 .net "cache_sram_enable", 0 0, L_0x7f93b6c959d0;  1 drivers
v0x7f93b6c8aab0_0 .net "cache_sram_index", 3 0, L_0x7f93b6c958e0;  1 drivers
v0x7f93b6c8ab40_0 .net "cache_sram_tag", 24 0, L_0x7f93b6c95c70;  1 drivers
v0x7f93b6c8abf0_0 .net "cache_sram_write", 0 0, L_0x7f93b6c95a80;  1 drivers
v0x7f93b6c8aca0_0 .var "cache_write", 0 0;
v0x7f93b6c8ad30_0 .net "clk_i", 0 0, v0x7f93b6c90ac0_0;  alias, 1 drivers
v0x7f93b6c8aec0_0 .net "cpu_MemRead_i", 0 0, v0x7f93b6c78b50_0;  alias, 1 drivers
v0x7f93b6c8af70_0 .net "cpu_MemWrite_i", 0 0, v0x7f93b6c78cd0_0;  alias, 1 drivers
v0x7f93b6c8b000_0 .net "cpu_addr_i", 31 0, v0x7f93b6c78a10_0;  alias, 1 drivers
v0x7f93b6c8b110_0 .var "cpu_data", 31 0;
v0x7f93b6c8b1a0_0 .net "cpu_data_i", 31 0, v0x7f93b6c795c0_0;  alias, 1 drivers
v0x7f93b6c8b230_0 .net "cpu_data_o", 31 0, L_0x7f93b6c95480;  alias, 1 drivers
v0x7f93b6c8b2c0_0 .net "cpu_index", 3 0, L_0x7f93b6c950f0;  1 drivers
v0x7f93b6c8b350_0 .net "cpu_offset", 4 0, L_0x7f93b6c95190;  1 drivers
v0x7f93b6c8b3e0_0 .net "cpu_req", 0 0, L_0x7f93b6c94fe0;  1 drivers
v0x7f93b6c8b470_0 .net "cpu_stall_o", 0 0, L_0x7f93b6c95390;  alias, 1 drivers
v0x7f93b6c8b500_0 .net "cpu_tag", 22 0, L_0x7f93b6c95050;  1 drivers
v0x7f93b6c8b590_0 .net "hit", 0 0, L_0x7f93b6c9cc30;  1 drivers
v0x7f93b6c8b640_0 .net "mem_ack_i", 0 0, L_0x7f93b6c9cfc0;  alias, 1 drivers
v0x7f93b6c8b6d0_0 .net "mem_addr_o", 31 0, L_0x7f93b6c96330;  alias, 1 drivers
v0x7f93b6c8b780_0 .net "mem_data_i", 255 0, v0x7f93b6c90350_0;  alias, 1 drivers
v0x7f93b6c8b830_0 .net "mem_data_o", 255 0, L_0x7f93b6c964c0;  alias, 1 drivers
v0x7f93b6c8ade0_0 .var "mem_enable", 0 0;
v0x7f93b6c8bac0_0 .net "mem_enable_o", 0 0, L_0x7f93b6c95ec0;  alias, 1 drivers
v0x7f93b6c8bb50_0 .var "mem_write", 0 0;
v0x7f93b6c8bbe0_0 .net "mem_write_o", 0 0, L_0x7f93b6c965b0;  alias, 1 drivers
v0x7f93b6c8bc70_0 .net "r_hit_data", 255 0, L_0x7f93b6c96880;  1 drivers
v0x7f93b6c8bd10_0 .net "rst_i", 0 0, v0x7f93b6c90b50_0;  alias, 1 drivers
v0x7f93b6c8bda0_0 .net "sram_cache_data", 255 0, L_0x7f93b6c9ac40;  1 drivers
v0x7f93b6c8be60_0 .net "sram_cache_tag", 24 0, L_0x7f93b6c9cb10;  1 drivers
v0x7f93b6c8bf10_0 .net "sram_dirty", 0 0, L_0x7f93b6c955f0;  1 drivers
v0x7f93b6c8bfa0_0 .net "sram_tag", 21 0, L_0x7f93b6c957e0;  1 drivers
v0x7f93b6c8c050_0 .net "sram_valid", 0 0, L_0x7f93b6c954f0;  1 drivers
v0x7f93b6c8c0f0_0 .var "state", 2 0;
v0x7f93b6c8c1a0_0 .var "w_hit_data", 255 0;
v0x7f93b6c8c250_0 .var "write_back", 0 0;
v0x7f93b6c8c2f0_0 .net "write_hit", 0 0, L_0x7f93b6c966a0;  1 drivers
E_0x7f93b6c83170 .event edge, v0x7f93b6c795c0_0, v0x7f93b6c8bc70_0, v0x7f93b6c8b350_0;
E_0x7f93b6c831c0 .event edge, v0x7f93b6c8bc70_0, v0x7f93b6c8b350_0;
L_0x7f93b6c95050 .part v0x7f93b6c78a10_0, 9, 23;
L_0x7f93b6c950f0 .part v0x7f93b6c78a10_0, 5, 4;
L_0x7f93b6c95190 .part v0x7f93b6c78a10_0, 0, 5;
L_0x7f93b6c954f0 .part L_0x7f93b6c9cb10, 24, 1;
L_0x7f93b6c955f0 .part L_0x7f93b6c9cb10, 23, 1;
L_0x7f93b6c956c0 .part L_0x7f93b6c9cb10, 0, 23;
L_0x7f93b6c957e0 .part L_0x7f93b6c956c0, 0, 22;
L_0x7f93b6c95c70 .concat [ 23 1 1 0], L_0x7f93b6c95050, L_0x7f93b6c96810, L_0x1017fd488;
L_0x7f93b6c95d50 .functor MUXZ 256, v0x7f93b6c90350_0, v0x7f93b6c8c1a0_0, L_0x7f93b6c9cc30, C4<>;
L_0x7f93b6c95fb0 .concat [ 5 4 22 0], L_0x1017fd4d0, L_0x7f93b6c950f0, L_0x7f93b6c957e0;
L_0x7f93b6c96050 .concat [ 31 1 0 0], L_0x7f93b6c95fb0, L_0x1017fd518;
L_0x7f93b6c961d0 .concat [ 5 4 23 0], L_0x1017fd560, L_0x7f93b6c950f0, L_0x7f93b6c95050;
L_0x7f93b6c96330 .functor MUXZ 32, L_0x7f93b6c961d0, L_0x7f93b6c96050, v0x7f93b6c8c250_0, C4<>;
L_0x7f93b6c96880 .functor MUXZ 256, v0x7f93b6c90350_0, L_0x7f93b6c9ac40, L_0x7f93b6c9cc30, C4<>;
S_0x7f93b6c83200 .scope module, "dcache_sram" "dcache_sram" 20 209, 21 1 0, S_0x7f93b6c82b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 4 "addr_i";
    .port_info 3 /INPUT 25 "tag_i";
    .port_info 4 /INPUT 256 "data_i";
    .port_info 5 /INPUT 1 "enable_i";
    .port_info 6 /INPUT 1 "write_i";
    .port_info 7 /OUTPUT 25 "tag_o";
    .port_info 8 /OUTPUT 256 "data_o";
    .port_info 9 /OUTPUT 1 "hit_o";
L_0x1017fd758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f93b6c975c0 .functor XNOR 1, L_0x7f93b6c97520, L_0x1017fd758, C4<0>, C4<0>;
L_0x7f93b6c976b0 .functor AND 1, L_0x7f93b6c96ed0, L_0x7f93b6c975c0, C4<1>, C4<1>;
L_0x1017fd9e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f93b6c98730 .functor XNOR 1, L_0x7f93b6c98a40, L_0x1017fd9e0, C4<0>, C4<0>;
L_0x7f93b6c98b60 .functor AND 1, L_0x7f93b6c98080, L_0x7f93b6c98730, C4<1>, C4<1>;
L_0x1017fdcf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f93b6c99cf0 .functor XNOR 1, L_0x7f93b6c99840, L_0x1017fdcf8, C4<0>, C4<0>;
L_0x1017fe208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f93b6c984b0 .functor XNOR 1, L_0x7f93b6c9b620, L_0x1017fe208, C4<0>, C4<0>;
L_0x7f93b6c9cc30 .functor OR 1, L_0x7f93b6c976b0, L_0x7f93b6c98b60, C4<0>, C4<0>;
v0x7f93b6c83510 .array "LRU", 31 0, 0 0;
v0x7f93b6c835b0_0 .net *"_ivl_0", 24 0, L_0x7f93b6c96920;  1 drivers
L_0x1017fd638 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c83660_0 .net/2u *"_ivl_10", 8 0, L_0x1017fd638;  1 drivers
v0x7f93b6c83720_0 .net *"_ivl_101", 0 0, L_0x7f93b6c98a40;  1 drivers
v0x7f93b6c837d0_0 .net/2u *"_ivl_102", 0 0, L_0x1017fd9e0;  1 drivers
v0x7f93b6c838c0_0 .net *"_ivl_104", 0 0, L_0x7f93b6c98730;  1 drivers
v0x7f93b6c83960_0 .net *"_ivl_108", 255 0, L_0x7f93b6c98c50;  1 drivers
v0x7f93b6c83a10_0 .net *"_ivl_110", 7 0, L_0x7f93b6c98960;  1 drivers
L_0x1017fda28 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c83ac0_0 .net *"_ivl_113", 3 0, L_0x1017fda28;  1 drivers
v0x7f93b6c83bd0_0 .net *"_ivl_114", 8 0, L_0x7f93b6c98e40;  1 drivers
L_0x1017fda70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c83c80_0 .net *"_ivl_117", 0 0, L_0x1017fda70;  1 drivers
L_0x1017fdab8 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c83d30_0 .net/2u *"_ivl_118", 8 0, L_0x1017fdab8;  1 drivers
v0x7f93b6c83de0_0 .net *"_ivl_121", 8 0, L_0x7f93b6c98cf0;  1 drivers
v0x7f93b6c83e90_0 .net *"_ivl_122", 255 0, L_0x7f93b6c990e0;  1 drivers
v0x7f93b6c83f40_0 .net *"_ivl_124", 7 0, L_0x7f93b6c98f20;  1 drivers
L_0x1017fdb00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c83ff0_0 .net *"_ivl_127", 3 0, L_0x1017fdb00;  1 drivers
v0x7f93b6c840a0_0 .net *"_ivl_128", 8 0, L_0x7f93b6c99390;  1 drivers
v0x7f93b6c84230_0 .net *"_ivl_13", 8 0, L_0x7f93b6c96bc0;  1 drivers
L_0x1017fdb48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c842c0_0 .net *"_ivl_131", 0 0, L_0x1017fdb48;  1 drivers
L_0x1017fdb90 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c84370_0 .net/2u *"_ivl_132", 8 0, L_0x1017fdb90;  1 drivers
v0x7f93b6c84420_0 .net *"_ivl_135", 8 0, L_0x7f93b6c991c0;  1 drivers
L_0x1017fdbd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c844d0_0 .net *"_ivl_140", 0 0, L_0x1017fdbd8;  1 drivers
v0x7f93b6c84580_0 .net *"_ivl_141", 9 0, L_0x7f93b6c995d0;  1 drivers
L_0x1017fe5b0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c84630_0 .net/2u *"_ivl_145", 9 0, L_0x1017fe5b0;  1 drivers
v0x7f93b6c846e0_0 .net *"_ivl_146", 9 0, L_0x7f93b6c99470;  1 drivers
v0x7f93b6c84790_0 .net *"_ivl_148", 0 0, L_0x7f93b6c99840;  1 drivers
v0x7f93b6c84840_0 .net *"_ivl_15", 22 0, L_0x7f93b6c96d20;  1 drivers
v0x7f93b6c848f0_0 .net *"_ivl_150", 7 0, L_0x7f93b6c996b0;  1 drivers
L_0x1017fdc20 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c849a0_0 .net *"_ivl_153", 3 0, L_0x1017fdc20;  1 drivers
v0x7f93b6c84a50_0 .net *"_ivl_154", 8 0, L_0x7f93b6c99a20;  1 drivers
L_0x1017fdc68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c84b00_0 .net *"_ivl_157", 0 0, L_0x1017fdc68;  1 drivers
L_0x1017fdcb0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c84bb0_0 .net/2u *"_ivl_158", 8 0, L_0x1017fdcb0;  1 drivers
v0x7f93b6c84c60_0 .net *"_ivl_161", 8 0, L_0x7f93b6c99920;  1 drivers
v0x7f93b6c84150_0 .net/2u *"_ivl_162", 0 0, L_0x1017fdcf8;  1 drivers
v0x7f93b6c84ef0_0 .net *"_ivl_164", 0 0, L_0x7f93b6c99cf0;  1 drivers
v0x7f93b6c84f80_0 .net *"_ivl_166", 255 0, L_0x7f93b6c99e10;  1 drivers
v0x7f93b6c85010_0 .net *"_ivl_168", 7 0, L_0x7f93b6c99b20;  1 drivers
v0x7f93b6c850c0_0 .net *"_ivl_17", 22 0, L_0x7f93b6c96e30;  1 drivers
L_0x1017fdd40 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c85170_0 .net *"_ivl_171", 3 0, L_0x1017fdd40;  1 drivers
v0x7f93b6c85220_0 .net *"_ivl_172", 8 0, L_0x7f93b6c9a010;  1 drivers
L_0x1017fdd88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c852d0_0 .net *"_ivl_175", 0 0, L_0x1017fdd88;  1 drivers
L_0x1017fddd0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c85380_0 .net/2u *"_ivl_176", 8 0, L_0x1017fddd0;  1 drivers
v0x7f93b6c85430_0 .net *"_ivl_179", 8 0, L_0x7f93b6c99ef0;  1 drivers
v0x7f93b6c854e0_0 .net *"_ivl_18", 0 0, L_0x7f93b6c96ed0;  1 drivers
v0x7f93b6c85580_0 .net *"_ivl_180", 255 0, L_0x7f93b6c9a260;  1 drivers
v0x7f93b6c85630_0 .net *"_ivl_182", 7 0, L_0x7f93b6c9a0b0;  1 drivers
L_0x1017fde18 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c856e0_0 .net *"_ivl_185", 3 0, L_0x1017fde18;  1 drivers
v0x7f93b6c85790_0 .net *"_ivl_186", 8 0, L_0x7f93b6c9a480;  1 drivers
L_0x1017fde60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c85840_0 .net *"_ivl_189", 0 0, L_0x1017fde60;  1 drivers
L_0x1017fdea8 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c858f0_0 .net/2u *"_ivl_190", 8 0, L_0x1017fdea8;  1 drivers
v0x7f93b6c859a0_0 .net *"_ivl_193", 8 0, L_0x7f93b6c9a340;  1 drivers
L_0x1017fdef0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c85a50_0 .net *"_ivl_198", 0 0, L_0x1017fdef0;  1 drivers
v0x7f93b6c85b00_0 .net *"_ivl_199", 9 0, L_0x7f93b6c9a6f0;  1 drivers
v0x7f93b6c85bb0_0 .net *"_ivl_2", 7 0, L_0x7f93b6c969c0;  1 drivers
v0x7f93b6c85c60_0 .net *"_ivl_20", 24 0, L_0x7f93b6c97030;  1 drivers
L_0x1017fe5f8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c85d10_0 .net/2u *"_ivl_203", 9 0, L_0x1017fe5f8;  1 drivers
v0x7f93b6c85dc0_0 .net *"_ivl_204", 9 0, L_0x7f93b6c9a5a0;  1 drivers
v0x7f93b6c85e70_0 .net *"_ivl_206", 255 0, L_0x7f93b6c9a970;  1 drivers
v0x7f93b6c85f20_0 .net *"_ivl_208", 255 0, L_0x7f93b6c9a890;  1 drivers
v0x7f93b6c85fd0_0 .net *"_ivl_212", 24 0, L_0x7f93b6c9ab10;  1 drivers
v0x7f93b6c86080_0 .net *"_ivl_214", 7 0, L_0x7f93b6c9aea0;  1 drivers
L_0x1017fdf38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c86130_0 .net *"_ivl_217", 3 0, L_0x1017fdf38;  1 drivers
v0x7f93b6c861e0_0 .net *"_ivl_218", 8 0, L_0x7f93b6c9ad20;  1 drivers
v0x7f93b6c86290_0 .net *"_ivl_22", 7 0, L_0x7f93b6c970d0;  1 drivers
L_0x1017fdf80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c86340_0 .net *"_ivl_221", 0 0, L_0x1017fdf80;  1 drivers
L_0x1017fdfc8 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c84d10_0 .net/2u *"_ivl_222", 8 0, L_0x1017fdfc8;  1 drivers
v0x7f93b6c84dc0_0 .net *"_ivl_225", 8 0, L_0x7f93b6c9b110;  1 drivers
v0x7f93b6c863d0_0 .net *"_ivl_226", 24 0, L_0x7f93b6c9af40;  1 drivers
v0x7f93b6c86460_0 .net *"_ivl_228", 7 0, L_0x7f93b6c9afe0;  1 drivers
L_0x1017fe010 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c864f0_0 .net *"_ivl_231", 3 0, L_0x1017fe010;  1 drivers
v0x7f93b6c86580_0 .net *"_ivl_232", 8 0, L_0x7f93b6c9b420;  1 drivers
L_0x1017fe058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c86610_0 .net *"_ivl_235", 0 0, L_0x1017fe058;  1 drivers
L_0x1017fe0a0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c866c0_0 .net/2u *"_ivl_236", 8 0, L_0x1017fe0a0;  1 drivers
v0x7f93b6c86770_0 .net *"_ivl_239", 8 0, L_0x7f93b6c9b500;  1 drivers
L_0x1017fe0e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c86820_0 .net *"_ivl_244", 0 0, L_0x1017fe0e8;  1 drivers
v0x7f93b6c868d0_0 .net *"_ivl_245", 9 0, L_0x7f93b6c9b230;  1 drivers
L_0x1017fe640 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c86980_0 .net/2u *"_ivl_249", 9 0, L_0x1017fe640;  1 drivers
L_0x1017fd680 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c86a30_0 .net *"_ivl_25", 3 0, L_0x1017fd680;  1 drivers
v0x7f93b6c86ae0_0 .net *"_ivl_250", 9 0, L_0x7f93b6c9b350;  1 drivers
v0x7f93b6c86b90_0 .net *"_ivl_252", 0 0, L_0x7f93b6c9b620;  1 drivers
v0x7f93b6c86c40_0 .net *"_ivl_254", 7 0, L_0x7f93b6c9b6c0;  1 drivers
L_0x1017fe130 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c86cf0_0 .net *"_ivl_257", 3 0, L_0x1017fe130;  1 drivers
v0x7f93b6c86da0_0 .net *"_ivl_258", 8 0, L_0x7f93b6c9bae0;  1 drivers
v0x7f93b6c86e50_0 .net *"_ivl_26", 8 0, L_0x7f93b6c97240;  1 drivers
L_0x1017fe178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c86f00_0 .net *"_ivl_261", 0 0, L_0x1017fe178;  1 drivers
L_0x1017fe1c0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c86fb0_0 .net/2u *"_ivl_262", 8 0, L_0x1017fe1c0;  1 drivers
v0x7f93b6c87060_0 .net *"_ivl_265", 8 0, L_0x7f93b6c9bb80;  1 drivers
v0x7f93b6c87110_0 .net/2u *"_ivl_266", 0 0, L_0x1017fe208;  1 drivers
v0x7f93b6c871c0_0 .net *"_ivl_268", 0 0, L_0x7f93b6c984b0;  1 drivers
v0x7f93b6c87260_0 .net *"_ivl_270", 24 0, L_0x7f93b6c985a0;  1 drivers
v0x7f93b6c87310_0 .net *"_ivl_272", 7 0, L_0x7f93b6c9b8c0;  1 drivers
L_0x1017fe250 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c873c0_0 .net *"_ivl_275", 3 0, L_0x1017fe250;  1 drivers
v0x7f93b6c87470_0 .net *"_ivl_276", 8 0, L_0x7f93b6c9b9a0;  1 drivers
L_0x1017fe298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c87520_0 .net *"_ivl_279", 0 0, L_0x1017fe298;  1 drivers
L_0x1017fe2e0 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c875d0_0 .net/2u *"_ivl_280", 8 0, L_0x1017fe2e0;  1 drivers
v0x7f93b6c87680_0 .net *"_ivl_283", 8 0, L_0x7f93b6c9bf20;  1 drivers
v0x7f93b6c87730_0 .net *"_ivl_284", 24 0, L_0x7f93b6c9bce0;  1 drivers
v0x7f93b6c877e0_0 .net *"_ivl_286", 7 0, L_0x7f93b6c9bd80;  1 drivers
L_0x1017fe328 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c87890_0 .net *"_ivl_289", 3 0, L_0x1017fe328;  1 drivers
L_0x1017fd6c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c87940_0 .net *"_ivl_29", 0 0, L_0x1017fd6c8;  1 drivers
v0x7f93b6c879f0_0 .net *"_ivl_290", 8 0, L_0x7f93b6c99280;  1 drivers
L_0x1017fe370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c87aa0_0 .net *"_ivl_293", 0 0, L_0x1017fe370;  1 drivers
L_0x1017fe3b8 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c87b50_0 .net/2u *"_ivl_294", 8 0, L_0x1017fe3b8;  1 drivers
v0x7f93b6c87c00_0 .net *"_ivl_297", 8 0, L_0x7f93b6c9c080;  1 drivers
L_0x1017fd710 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c87cb0_0 .net/2u *"_ivl_30", 8 0, L_0x1017fd710;  1 drivers
L_0x1017fe400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c87d60_0 .net *"_ivl_302", 0 0, L_0x1017fe400;  1 drivers
v0x7f93b6c87e10_0 .net *"_ivl_303", 9 0, L_0x7f93b6c9c1a0;  1 drivers
L_0x1017fe688 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c87ec0_0 .net/2u *"_ivl_307", 9 0, L_0x1017fe688;  1 drivers
v0x7f93b6c87f70_0 .net *"_ivl_308", 9 0, L_0x7f93b6c9c740;  1 drivers
v0x7f93b6c88020_0 .net *"_ivl_310", 24 0, L_0x7f93b6c9c4d0;  1 drivers
v0x7f93b6c880d0_0 .net *"_ivl_312", 24 0, L_0x7f93b6c9c630;  1 drivers
v0x7f93b6c88180_0 .net *"_ivl_33", 8 0, L_0x7f93b6c97360;  1 drivers
v0x7f93b6c88230_0 .net *"_ivl_35", 0 0, L_0x7f93b6c97520;  1 drivers
v0x7f93b6c882e0_0 .net/2u *"_ivl_36", 0 0, L_0x1017fd758;  1 drivers
v0x7f93b6c88390_0 .net *"_ivl_38", 0 0, L_0x7f93b6c975c0;  1 drivers
v0x7f93b6c88430_0 .net *"_ivl_42", 24 0, L_0x7f93b6c977a0;  1 drivers
v0x7f93b6c884e0_0 .net *"_ivl_44", 7 0, L_0x7f93b6c978b0;  1 drivers
L_0x1017fd7a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c88590_0 .net *"_ivl_47", 3 0, L_0x1017fd7a0;  1 drivers
v0x7f93b6c88640_0 .net *"_ivl_48", 8 0, L_0x7f93b6c97990;  1 drivers
L_0x1017fd5a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c886f0_0 .net *"_ivl_5", 3 0, L_0x1017fd5a8;  1 drivers
L_0x1017fd7e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c887a0_0 .net *"_ivl_51", 0 0, L_0x1017fd7e8;  1 drivers
L_0x1017fd830 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c88850_0 .net/2u *"_ivl_52", 8 0, L_0x1017fd830;  1 drivers
v0x7f93b6c88900_0 .net *"_ivl_55", 8 0, L_0x7f93b6c97b30;  1 drivers
v0x7f93b6c889b0_0 .net *"_ivl_6", 8 0, L_0x7f93b6c96a60;  1 drivers
L_0x1017fd878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c88a60_0 .net *"_ivl_60", 0 0, L_0x1017fd878;  1 drivers
v0x7f93b6c88b10_0 .net *"_ivl_61", 9 0, L_0x7f93b6c97c10;  1 drivers
L_0x1017fe520 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c88bc0_0 .net/2u *"_ivl_65", 9 0, L_0x1017fe520;  1 drivers
v0x7f93b6c88c70_0 .net *"_ivl_66", 9 0, L_0x7f93b6c97dc0;  1 drivers
v0x7f93b6c88d20_0 .net *"_ivl_69", 22 0, L_0x7f93b6c97ea0;  1 drivers
v0x7f93b6c88dd0_0 .net *"_ivl_71", 22 0, L_0x7f93b6c97fe0;  1 drivers
v0x7f93b6c88e80_0 .net *"_ivl_72", 0 0, L_0x7f93b6c98080;  1 drivers
v0x7f93b6c88f20_0 .net *"_ivl_74", 24 0, L_0x7f93b6c97f40;  1 drivers
v0x7f93b6c88fd0_0 .net *"_ivl_76", 7 0, L_0x7f93b6c98210;  1 drivers
L_0x1017fd8c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c89080_0 .net *"_ivl_79", 3 0, L_0x1017fd8c0;  1 drivers
v0x7f93b6c89130_0 .net *"_ivl_80", 8 0, L_0x7f93b6c98160;  1 drivers
L_0x1017fd908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c891e0_0 .net *"_ivl_83", 0 0, L_0x1017fd908;  1 drivers
L_0x1017fd950 .functor BUFT 1, C4<000000010>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c89290_0 .net/2u *"_ivl_84", 8 0, L_0x1017fd950;  1 drivers
v0x7f93b6c89340_0 .net *"_ivl_87", 8 0, L_0x7f93b6c95b70;  1 drivers
L_0x1017fd5f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c893f0_0 .net *"_ivl_9", 0 0, L_0x1017fd5f0;  1 drivers
L_0x1017fd998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c894a0_0 .net *"_ivl_92", 0 0, L_0x1017fd998;  1 drivers
v0x7f93b6c89550_0 .net *"_ivl_93", 9 0, L_0x7f93b6c987c0;  1 drivers
L_0x1017fe568 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c89600_0 .net/2u *"_ivl_97", 9 0, L_0x1017fe568;  1 drivers
v0x7f93b6c896b0_0 .net *"_ivl_98", 9 0, L_0x7f93b6c98860;  1 drivers
v0x7f93b6c89760_0 .net "addr_i", 3 0, L_0x7f93b6c958e0;  alias, 1 drivers
v0x7f93b6c89810_0 .net "clk_i", 0 0, v0x7f93b6c90ac0_0;  alias, 1 drivers
v0x7f93b6c898a0 .array "data", 31 0, 255 0;
v0x7f93b6c89940_0 .net "data_i", 255 0, L_0x7f93b6c95d50;  alias, 1 drivers
v0x7f93b6c899f0_0 .net "data_o", 255 0, L_0x7f93b6c9ac40;  alias, 1 drivers
v0x7f93b6c89aa0_0 .net "enable_i", 0 0, L_0x7f93b6c959d0;  alias, 1 drivers
v0x7f93b6c89b40_0 .net "hit_0", 0 0, L_0x7f93b6c976b0;  1 drivers
v0x7f93b6c89be0_0 .net "hit_1", 0 0, L_0x7f93b6c98b60;  1 drivers
v0x7f93b6c89c80_0 .net "hit_o", 0 0, L_0x7f93b6c9cc30;  alias, 1 drivers
v0x7f93b6c89d20_0 .var/i "i", 31 0;
v0x7f93b6c89dd0_0 .var/i "j", 31 0;
v0x7f93b6c89e80_0 .net "rst_i", 0 0, v0x7f93b6c90b50_0;  alias, 1 drivers
v0x7f93b6c89f10 .array "tag", 31 0, 24 0;
v0x7f93b6c89fb0_0 .net "tag_i", 24 0, L_0x7f93b6c95c70;  alias, 1 drivers
v0x7f93b6c8a060_0 .net "tag_o", 24 0, L_0x7f93b6c9cb10;  alias, 1 drivers
v0x7f93b6c8a110_0 .net "write_i", 0 0, L_0x7f93b6c95a80;  alias, 1 drivers
L_0x7f93b6c96920 .array/port v0x7f93b6c89f10, L_0x7f93b6c96bc0;
L_0x7f93b6c969c0 .concat [ 4 4 0 0], L_0x7f93b6c958e0, L_0x1017fd5a8;
L_0x7f93b6c96a60 .concat [ 8 1 0 0], L_0x7f93b6c969c0, L_0x1017fd5f0;
L_0x7f93b6c96bc0 .arith/mult 9, L_0x7f93b6c96a60, L_0x1017fd638;
L_0x7f93b6c96d20 .part L_0x7f93b6c96920, 0, 23;
L_0x7f93b6c96e30 .part L_0x7f93b6c95c70, 0, 23;
L_0x7f93b6c96ed0 .cmp/eq 23, L_0x7f93b6c96d20, L_0x7f93b6c96e30;
L_0x7f93b6c97030 .array/port v0x7f93b6c89f10, L_0x7f93b6c97360;
L_0x7f93b6c970d0 .concat [ 4 4 0 0], L_0x7f93b6c958e0, L_0x1017fd680;
L_0x7f93b6c97240 .concat [ 8 1 0 0], L_0x7f93b6c970d0, L_0x1017fd6c8;
L_0x7f93b6c97360 .arith/mult 9, L_0x7f93b6c97240, L_0x1017fd710;
L_0x7f93b6c97520 .part L_0x7f93b6c97030, 24, 1;
L_0x7f93b6c977a0 .array/port v0x7f93b6c89f10, L_0x7f93b6c97dc0;
L_0x7f93b6c978b0 .concat [ 4 4 0 0], L_0x7f93b6c958e0, L_0x1017fd7a0;
L_0x7f93b6c97990 .concat [ 8 1 0 0], L_0x7f93b6c978b0, L_0x1017fd7e8;
L_0x7f93b6c97b30 .arith/mult 9, L_0x7f93b6c97990, L_0x1017fd830;
L_0x7f93b6c97c10 .concat [ 9 1 0 0], L_0x7f93b6c97b30, L_0x1017fd878;
L_0x7f93b6c97dc0 .arith/sum 10, L_0x7f93b6c97c10, L_0x1017fe520;
L_0x7f93b6c97ea0 .part L_0x7f93b6c977a0, 0, 23;
L_0x7f93b6c97fe0 .part L_0x7f93b6c95c70, 0, 23;
L_0x7f93b6c98080 .cmp/eq 23, L_0x7f93b6c97ea0, L_0x7f93b6c97fe0;
L_0x7f93b6c97f40 .array/port v0x7f93b6c89f10, L_0x7f93b6c98860;
L_0x7f93b6c98210 .concat [ 4 4 0 0], L_0x7f93b6c958e0, L_0x1017fd8c0;
L_0x7f93b6c98160 .concat [ 8 1 0 0], L_0x7f93b6c98210, L_0x1017fd908;
L_0x7f93b6c95b70 .arith/mult 9, L_0x7f93b6c98160, L_0x1017fd950;
L_0x7f93b6c987c0 .concat [ 9 1 0 0], L_0x7f93b6c95b70, L_0x1017fd998;
L_0x7f93b6c98860 .arith/sum 10, L_0x7f93b6c987c0, L_0x1017fe568;
L_0x7f93b6c98a40 .part L_0x7f93b6c97f40, 24, 1;
L_0x7f93b6c98c50 .array/port v0x7f93b6c898a0, L_0x7f93b6c98cf0;
L_0x7f93b6c98960 .concat [ 4 4 0 0], L_0x7f93b6c958e0, L_0x1017fda28;
L_0x7f93b6c98e40 .concat [ 8 1 0 0], L_0x7f93b6c98960, L_0x1017fda70;
L_0x7f93b6c98cf0 .arith/mult 9, L_0x7f93b6c98e40, L_0x1017fdab8;
L_0x7f93b6c990e0 .array/port v0x7f93b6c898a0, L_0x7f93b6c99470;
L_0x7f93b6c98f20 .concat [ 4 4 0 0], L_0x7f93b6c958e0, L_0x1017fdb00;
L_0x7f93b6c99390 .concat [ 8 1 0 0], L_0x7f93b6c98f20, L_0x1017fdb48;
L_0x7f93b6c991c0 .arith/mult 9, L_0x7f93b6c99390, L_0x1017fdb90;
L_0x7f93b6c995d0 .concat [ 9 1 0 0], L_0x7f93b6c991c0, L_0x1017fdbd8;
L_0x7f93b6c99470 .arith/sum 10, L_0x7f93b6c995d0, L_0x1017fe5b0;
L_0x7f93b6c99840 .array/port v0x7f93b6c83510, L_0x7f93b6c99920;
L_0x7f93b6c996b0 .concat [ 4 4 0 0], L_0x7f93b6c958e0, L_0x1017fdc20;
L_0x7f93b6c99a20 .concat [ 8 1 0 0], L_0x7f93b6c996b0, L_0x1017fdc68;
L_0x7f93b6c99920 .arith/mult 9, L_0x7f93b6c99a20, L_0x1017fdcb0;
L_0x7f93b6c99e10 .array/port v0x7f93b6c898a0, L_0x7f93b6c99ef0;
L_0x7f93b6c99b20 .concat [ 4 4 0 0], L_0x7f93b6c958e0, L_0x1017fdd40;
L_0x7f93b6c9a010 .concat [ 8 1 0 0], L_0x7f93b6c99b20, L_0x1017fdd88;
L_0x7f93b6c99ef0 .arith/mult 9, L_0x7f93b6c9a010, L_0x1017fddd0;
L_0x7f93b6c9a260 .array/port v0x7f93b6c898a0, L_0x7f93b6c9a5a0;
L_0x7f93b6c9a0b0 .concat [ 4 4 0 0], L_0x7f93b6c958e0, L_0x1017fde18;
L_0x7f93b6c9a480 .concat [ 8 1 0 0], L_0x7f93b6c9a0b0, L_0x1017fde60;
L_0x7f93b6c9a340 .arith/mult 9, L_0x7f93b6c9a480, L_0x1017fdea8;
L_0x7f93b6c9a6f0 .concat [ 9 1 0 0], L_0x7f93b6c9a340, L_0x1017fdef0;
L_0x7f93b6c9a5a0 .arith/sum 10, L_0x7f93b6c9a6f0, L_0x1017fe5f8;
L_0x7f93b6c9a970 .functor MUXZ 256, L_0x7f93b6c9a260, L_0x7f93b6c99e10, L_0x7f93b6c99cf0, C4<>;
L_0x7f93b6c9a890 .functor MUXZ 256, L_0x7f93b6c9a970, L_0x7f93b6c990e0, L_0x7f93b6c98b60, C4<>;
L_0x7f93b6c9ac40 .functor MUXZ 256, L_0x7f93b6c9a890, L_0x7f93b6c98c50, L_0x7f93b6c976b0, C4<>;
L_0x7f93b6c9ab10 .array/port v0x7f93b6c89f10, L_0x7f93b6c9b110;
L_0x7f93b6c9aea0 .concat [ 4 4 0 0], L_0x7f93b6c958e0, L_0x1017fdf38;
L_0x7f93b6c9ad20 .concat [ 8 1 0 0], L_0x7f93b6c9aea0, L_0x1017fdf80;
L_0x7f93b6c9b110 .arith/mult 9, L_0x7f93b6c9ad20, L_0x1017fdfc8;
L_0x7f93b6c9af40 .array/port v0x7f93b6c89f10, L_0x7f93b6c9b350;
L_0x7f93b6c9afe0 .concat [ 4 4 0 0], L_0x7f93b6c958e0, L_0x1017fe010;
L_0x7f93b6c9b420 .concat [ 8 1 0 0], L_0x7f93b6c9afe0, L_0x1017fe058;
L_0x7f93b6c9b500 .arith/mult 9, L_0x7f93b6c9b420, L_0x1017fe0a0;
L_0x7f93b6c9b230 .concat [ 9 1 0 0], L_0x7f93b6c9b500, L_0x1017fe0e8;
L_0x7f93b6c9b350 .arith/sum 10, L_0x7f93b6c9b230, L_0x1017fe640;
L_0x7f93b6c9b620 .array/port v0x7f93b6c83510, L_0x7f93b6c9bb80;
L_0x7f93b6c9b6c0 .concat [ 4 4 0 0], L_0x7f93b6c958e0, L_0x1017fe130;
L_0x7f93b6c9bae0 .concat [ 8 1 0 0], L_0x7f93b6c9b6c0, L_0x1017fe178;
L_0x7f93b6c9bb80 .arith/mult 9, L_0x7f93b6c9bae0, L_0x1017fe1c0;
L_0x7f93b6c985a0 .array/port v0x7f93b6c89f10, L_0x7f93b6c9bf20;
L_0x7f93b6c9b8c0 .concat [ 4 4 0 0], L_0x7f93b6c958e0, L_0x1017fe250;
L_0x7f93b6c9b9a0 .concat [ 8 1 0 0], L_0x7f93b6c9b8c0, L_0x1017fe298;
L_0x7f93b6c9bf20 .arith/mult 9, L_0x7f93b6c9b9a0, L_0x1017fe2e0;
L_0x7f93b6c9bce0 .array/port v0x7f93b6c89f10, L_0x7f93b6c9c740;
L_0x7f93b6c9bd80 .concat [ 4 4 0 0], L_0x7f93b6c958e0, L_0x1017fe328;
L_0x7f93b6c99280 .concat [ 8 1 0 0], L_0x7f93b6c9bd80, L_0x1017fe370;
L_0x7f93b6c9c080 .arith/mult 9, L_0x7f93b6c99280, L_0x1017fe3b8;
L_0x7f93b6c9c1a0 .concat [ 9 1 0 0], L_0x7f93b6c9c080, L_0x1017fe400;
L_0x7f93b6c9c740 .arith/sum 10, L_0x7f93b6c9c1a0, L_0x1017fe688;
L_0x7f93b6c9c4d0 .functor MUXZ 25, L_0x7f93b6c9bce0, L_0x7f93b6c985a0, L_0x7f93b6c984b0, C4<>;
L_0x7f93b6c9c630 .functor MUXZ 25, L_0x7f93b6c9c4d0, L_0x7f93b6c9af40, L_0x7f93b6c98b60, C4<>;
L_0x7f93b6c9cb10 .functor MUXZ 25, L_0x7f93b6c9c630, L_0x7f93b6c9ab10, L_0x7f93b6c976b0, C4<>;
S_0x7f93b6c8f830 .scope module, "Data_Memory" "Data_Memory" 2 37, 22 1 0, S_0x7f93b6e39c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 256 "data_i";
    .port_info 4 /INPUT 1 "enable_i";
    .port_info 5 /INPUT 1 "write_i";
    .port_info 6 /OUTPUT 1 "ack_o";
    .port_info 7 /OUTPUT 256 "data_o";
P_0x7f93b6c8f9a0 .param/l "STATE_IDLE" 0 22 33, C4<0>;
P_0x7f93b6c8f9e0 .param/l "STATE_WAIT" 0 22 34, C4<1>;
L_0x7f93b6c9cfc0 .functor AND 1, L_0x7f93b6c9ce40, L_0x7f93b6c9cee0, C4<1>, C4<1>;
L_0x1017fe448 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c8fb60_0 .net/2u *"_ivl_0", 1 0, L_0x1017fe448;  1 drivers
v0x7f93b6c8fbf0_0 .net *"_ivl_10", 31 0, L_0x7f93b6c9d190;  1 drivers
v0x7f93b6c8fc80_0 .net *"_ivl_12", 26 0, L_0x7f93b6c9d0f0;  1 drivers
L_0x1017fe4d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c8fd10_0 .net *"_ivl_14", 4 0, L_0x1017fe4d8;  1 drivers
v0x7f93b6c8fda0_0 .net *"_ivl_2", 0 0, L_0x7f93b6c9ce40;  1 drivers
L_0x1017fe490 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x7f93b6c8fe70_0 .net/2u *"_ivl_4", 3 0, L_0x1017fe490;  1 drivers
v0x7f93b6c8ff10_0 .net *"_ivl_6", 0 0, L_0x7f93b6c9cee0;  1 drivers
v0x7f93b6c8ffb0_0 .net "ack_o", 0 0, L_0x7f93b6c9cfc0;  alias, 1 drivers
v0x7f93b6c90080_0 .net "addr", 26 0, L_0x7f93b6c9d2b0;  1 drivers
v0x7f93b6c90190_0 .net "addr_i", 31 0, L_0x7f93b6c96330;  alias, 1 drivers
v0x7f93b6c90220_0 .net "clk_i", 0 0, v0x7f93b6c90ac0_0;  alias, 1 drivers
v0x7f93b6c902b0_0 .var "count", 3 0;
v0x7f93b6c90350_0 .var "data", 255 0;
v0x7f93b6c90400_0 .net "data_i", 255 0, L_0x7f93b6c964c0;  alias, 1 drivers
v0x7f93b6c904e0_0 .net "data_o", 255 0, v0x7f93b6c90350_0;  alias, 1 drivers
v0x7f93b6c905b0_0 .net "enable_i", 0 0, L_0x7f93b6c95ec0;  alias, 1 drivers
v0x7f93b6c90680 .array "memory", 511 0, 255 0;
v0x7f93b6c90810_0 .net "rst_i", 0 0, v0x7f93b6c90b50_0;  alias, 1 drivers
v0x7f93b6c909a0_0 .var "state", 1 0;
v0x7f93b6c90a30_0 .net "write_i", 0 0, L_0x7f93b6c965b0;  alias, 1 drivers
L_0x7f93b6c9ce40 .cmp/eq 2, v0x7f93b6c909a0_0, L_0x1017fe448;
L_0x7f93b6c9cee0 .cmp/eq 4, v0x7f93b6c902b0_0, L_0x1017fe490;
L_0x7f93b6c9d0f0 .part L_0x7f93b6c96330, 5, 27;
L_0x7f93b6c9d190 .concat [ 27 5 0 0], L_0x7f93b6c9d0f0, L_0x1017fe4d8;
L_0x7f93b6c9d2b0 .part L_0x7f93b6c9d190, 0, 27;
    .scope S_0x7f93b6c806c0;
T_0 ;
    %wait E_0x7f93b6c80970;
    %load/vec4 v0x7f93b6c80cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f93b6c80c20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f93b6c80e00_0;
    %inv;
    %load/vec4 v0x7f93b6c809c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7f93b6c80f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7f93b6c80b70_0;
    %assign/vec4 v0x7f93b6c80c20_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f93b6c80c20_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f93b6c7c970;
T_1 ;
    %wait E_0x7f93b6c775c0;
    %load/vec4 v0x7f93b6c7d0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f93b6c7cda0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f93b6c7cff0_0, 0;
T_1.0 ;
    %load/vec4 v0x7f93b6c7d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f93b6c7cc60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f93b6c7cda0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7f93b6c7d170_0;
    %load/vec4 v0x7f93b6c7ce50_0;
    %or;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7f93b6c7cf60_0;
    %assign/vec4 v0x7f93b6c7cff0_0, 0;
    %load/vec4 v0x7f93b6c7cd00_0;
    %assign/vec4 v0x7f93b6c7cda0_0, 0;
T_1.6 ;
T_1.5 ;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f93b6c76c70;
T_2 ;
    %wait E_0x7f93b6c76fa0;
    %load/vec4 v0x7f93b6c773e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f93b6c76fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f93b6c77090_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f93b6c77480_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f93b6c76fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f93b6c77090_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f93b6c76fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f93b6c77090_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f93b6c76fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f93b6c77090_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f93b6c76fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f93b6c77090_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f93b6c76fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f93b6c77090_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f93b6c7a0a0;
T_3 ;
    %wait E_0x7f93b6c7a390;
    %load/vec4 v0x7f93b6c7a3f0_0;
    %load/vec4 v0x7f93b6c7a4a0_0;
    %load/vec4 v0x7f93b6c7a530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f93b6c7a4a0_0;
    %load/vec4 v0x7f93b6c7a5c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f93b6c7a670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f93b6c7a940_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f93b6c7a670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f93b6c7a940_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f93b6c81020;
T_4 ;
    %wait E_0x7f93b6c775c0;
    %load/vec4 v0x7f93b6c81700_0;
    %load/vec4 v0x7f93b6c812a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7f93b6c81330_0;
    %load/vec4 v0x7f93b6c812a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c82680, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f93b6c827e0;
T_5 ;
    %wait E_0x7f93b6c82980;
    %load/vec4 v0x7f93b6c82a60_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7f93b6c82a60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7f93b6c82a60_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f93b6c82a60_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f93b6c829b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f93b6c82a60_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7f93b6c82a60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7f93b6c82a60_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f93b6c82a60_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f93b6c82a60_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7f93b6c829b0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f93b6c82a60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7f93b6c82a60_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f93b6c829b0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f93b6c7ab30;
T_6 ;
    %wait E_0x7f93b6c775c0;
    %load/vec4 v0x7f93b6c7c360_0;
    %inv;
    %load/vec4 v0x7f93b6c7c610_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7f93b6c7b0e0_0;
    %assign/vec4 v0x7f93b6c7b170_0, 0;
    %load/vec4 v0x7f93b6c7b200_0;
    %assign/vec4 v0x7f93b6c7b2b0_0, 0;
    %load/vec4 v0x7f93b6c7bf10_0;
    %assign/vec4 v0x7f93b6c7bfa0_0, 0;
    %load/vec4 v0x7f93b6c7b4e0_0;
    %assign/vec4 v0x7f93b6c7b570_0, 0;
    %load/vec4 v0x7f93b6c7b340_0;
    %assign/vec4 v0x7f93b6c7b410_0, 0;
    %load/vec4 v0x7f93b6c7b620_0;
    %assign/vec4 v0x7f93b6c7b750_0, 0;
    %load/vec4 v0x7f93b6c7ba60_0;
    %assign/vec4 v0x7f93b6c7baf0_0, 0;
    %load/vec4 v0x7f93b6c7bdf0_0;
    %assign/vec4 v0x7f93b6c7be80_0, 0;
    %load/vec4 v0x7f93b6c7c220_0;
    %assign/vec4 v0x7f93b6c7c2d0_0, 0;
    %load/vec4 v0x7f93b6c7c0e0_0;
    %assign/vec4 v0x7f93b6c7c170_0, 0;
    %load/vec4 v0x7f93b6c7b7e0_0;
    %assign/vec4 v0x7f93b6c7b870_0, 0;
    %load/vec4 v0x7f93b6c7b940_0;
    %assign/vec4 v0x7f93b6c7b9d0_0, 0;
    %load/vec4 v0x7f93b6c7bb80_0;
    %assign/vec4 v0x7f93b6c7bd30_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f93b6c79800;
T_7 ;
    %wait E_0x7f93b6c78f90;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f93b6c79b90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f93b6c79c40_0, 0;
    %load/vec4 v0x7f93b6c78720_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f93b6c79ae0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f93b6c79ae0_0;
    %load/vec4 v0x7f93b6c79cf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f93b6c79b90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f93b6c79e90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f93b6c79f30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f93b6c79f30_0;
    %load/vec4 v0x7f93b6c79cf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f93b6c79b90_0, 0;
T_7.2 ;
T_7.1 ;
    %load/vec4 v0x7f93b6c78720_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f93b6c79ae0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f93b6c79ae0_0;
    %load/vec4 v0x7f93b6c79de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f93b6c79c40_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x7f93b6c79e90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f93b6c79f30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f93b6c79f30_0;
    %load/vec4 v0x7f93b6c79de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f93b6c79c40_0, 0;
T_7.6 ;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f93b6c7ede0;
T_8 ;
    %wait E_0x7f93b6c7f050;
    %load/vec4 v0x7f93b6c7f390_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7f93b6c7f090_0;
    %assign/vec4 v0x7f93b6c7f2f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f93b6c7f390_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x7f93b6c7f160_0;
    %assign/vec4 v0x7f93b6c7f2f0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7f93b6c7f390_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x7f93b6c7f200_0;
    %assign/vec4 v0x7f93b6c7f2f0_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f93b6c7f4d0;
T_9 ;
    %wait E_0x7f93b6c7f710;
    %load/vec4 v0x7f93b6c7fa70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x7f93b6c7f770_0;
    %assign/vec4 v0x7f93b6c7f9a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f93b6c7fa70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x7f93b6c7f840_0;
    %assign/vec4 v0x7f93b6c7f9a0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7f93b6c7fa70_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x7f93b6c7f8f0_0;
    %assign/vec4 v0x7f93b6c7f9a0_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f93b6e3aba0;
T_10 ;
    %wait E_0x7f93b6e3ad90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93b6c75b20_0, 0, 1;
    %load/vec4 v0x7f93b6e4d040_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f93b6c75d10_0, 0;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v0x7f93b6c75bd0_0;
    %load/vec4 v0x7f93b6c75c80_0;
    %and;
    %assign/vec4 v0x7f93b6c75d10_0, 0;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v0x7f93b6c75bd0_0;
    %load/vec4 v0x7f93b6c75c80_0;
    %xor;
    %assign/vec4 v0x7f93b6c75d10_0, 0;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x7f93b6c75bd0_0;
    %load/vec4 v0x7f93b6c75c80_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x7f93b6c75d10_0, 0;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x7f93b6c75bd0_0;
    %load/vec4 v0x7f93b6c75c80_0;
    %add;
    %assign/vec4 v0x7f93b6c75d10_0, 0;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x7f93b6c75bd0_0;
    %load/vec4 v0x7f93b6c75c80_0;
    %sub;
    %assign/vec4 v0x7f93b6c75d10_0, 0;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x7f93b6c75bd0_0;
    %load/vec4 v0x7f93b6c75c80_0;
    %mul;
    %assign/vec4 v0x7f93b6c75d10_0, 0;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x7f93b6c75bd0_0;
    %load/vec4 v0x7f93b6c75c80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x7f93b6c75d10_0, 0;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f93b6c75e50;
T_11 ;
    %wait E_0x7f93b6c76070;
    %load/vec4 v0x7f93b6c76190_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x7f93b6c76230_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f93b6c760c0_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7f93b6c760c0_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f93b6c760c0_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x7f93b6c76230_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f93b6c760c0_0, 0;
    %jmp T_11.15;
T_11.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f93b6c760c0_0, 0;
    %jmp T_11.15;
T_11.9 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f93b6c760c0_0, 0;
    %jmp T_11.15;
T_11.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f93b6c760c0_0, 0;
    %jmp T_11.15;
T_11.11 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f93b6c760c0_0, 0;
    %jmp T_11.15;
T_11.12 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7f93b6c760c0_0, 0;
    %jmp T_11.15;
T_11.13 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7f93b6c760c0_0, 0;
    %jmp T_11.15;
T_11.15 ;
    %pop/vec4 1;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f93b6c760c0_0, 0;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f93b6c785b0;
T_12 ;
    %wait E_0x7f93b6c775c0;
    %load/vec4 v0x7f93b6c79250_0;
    %inv;
    %load/vec4 v0x7f93b6c79390_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7f93b6c79070_0;
    %assign/vec4 v0x7f93b6c79110_0, 0;
    %load/vec4 v0x7f93b6c78d70_0;
    %assign/vec4 v0x7f93b6c78e10_0, 0;
    %load/vec4 v0x7f93b6c78aa0_0;
    %assign/vec4 v0x7f93b6c78b50_0, 0;
    %load/vec4 v0x7f93b6c78bf0_0;
    %assign/vec4 v0x7f93b6c78cd0_0, 0;
    %load/vec4 v0x7f93b6c78960_0;
    %assign/vec4 v0x7f93b6c78a10_0, 0;
    %load/vec4 v0x7f93b6c79430_0;
    %assign/vec4 v0x7f93b6c795c0_0, 0;
    %load/vec4 v0x7f93b6c78eb0_0;
    %assign/vec4 v0x7f93b6c78fc0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f93b6c83200;
T_13 ;
    %wait E_0x7f93b6c80970;
    %load/vec4 v0x7f93b6c89e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c89d20_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x7f93b6c89d20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c89dd0_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x7f93b6c89dd0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_13.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x7f93b6c89d20_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f93b6c89dd0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c89f10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f93b6c89d20_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f93b6c89dd0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c898a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f93b6c89d20_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f93b6c89dd0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c83510, 0, 4;
    %load/vec4 v0x7f93b6c89dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f93b6c89dd0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %load/vec4 v0x7f93b6c89d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f93b6c89d20_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
T_13.0 ;
    %load/vec4 v0x7f93b6c89aa0_0;
    %load/vec4 v0x7f93b6c8a110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x7f93b6c89b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x7f93b6c89940_0;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c898a0, 0, 4;
    %load/vec4 v0x7f93b6c89fb0_0;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c89f10, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c83510, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c83510, 0, 4;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x7f93b6c89be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v0x7f93b6c89940_0;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c898a0, 0, 4;
    %load/vec4 v0x7f93b6c89fb0_0;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c89f10, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c83510, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c83510, 0, 4;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7f93b6c83510, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.12, 4;
    %load/vec4 v0x7f93b6c89fb0_0;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c89f10, 0, 4;
    %load/vec4 v0x7f93b6c89940_0;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c898a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c83510, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c83510, 0, 4;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7f93b6c83510, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.14, 4;
    %load/vec4 v0x7f93b6c89fb0_0;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c89f10, 0, 4;
    %load/vec4 v0x7f93b6c89940_0;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c898a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c83510, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c83510, 0, 4;
T_13.14 ;
T_13.13 ;
T_13.11 ;
T_13.9 ;
T_13.6 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f93b6c83200;
T_14 ;
    %wait E_0x7f93b6c775c0;
    %load/vec4 v0x7f93b6c89aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7f93b6c89b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c83510, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c83510, 0, 4;
T_14.2 ;
    %load/vec4 v0x7f93b6c89be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c83510, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f93b6c89760_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c83510, 0, 4;
T_14.4 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f93b6c82b20;
T_15 ;
    %wait E_0x7f93b6c831c0;
    %load/vec4 v0x7f93b6c8bc70_0;
    %load/vec4 v0x7f93b6c8b350_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 32;
    %assign/vec4 v0x7f93b6c8b110_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f93b6c82b20;
T_16 ;
    %wait E_0x7f93b6c83170;
    %load/vec4 v0x7f93b6c8bc70_0;
    %assign/vec4 v0x7f93b6c8c1a0_0, 0;
    %load/vec4 v0x7f93b6c8b1a0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x7f93b6c8b350_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x7f93b6c8c1a0_0, 4, 5;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f93b6c82b20;
T_17 ;
    %wait E_0x7f93b6c80970;
    %load/vec4 v0x7f93b6c8bd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f93b6c8c0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f93b6c8ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f93b6c8bb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f93b6c8aca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f93b6c8c250_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7f93b6c8c0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %jmp T_17.7;
T_17.2 ;
    %load/vec4 v0x7f93b6c8b3e0_0;
    %load/vec4 v0x7f93b6c8b590_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f93b6c8c0f0_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f93b6c8c0f0_0, 0;
T_17.9 ;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v0x7f93b6c8bf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f93b6c8c250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f93b6c8ade0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f93b6c8bb50_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f93b6c8c0f0_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f93b6c8ade0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f93b6c8c0f0_0, 0;
T_17.11 ;
    %jmp T_17.7;
T_17.4 ;
    %load/vec4 v0x7f93b6c8b640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f93b6c8ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f93b6c8bb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f93b6c8aca0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f93b6c8c0f0_0, 0;
    %jmp T_17.13;
T_17.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f93b6c8c0f0_0, 0;
T_17.13 ;
    %jmp T_17.7;
T_17.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f93b6c8aca0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f93b6c8c0f0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x7f93b6c8b640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f93b6c8ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f93b6c8bb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f93b6c8c250_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f93b6c8c0f0_0, 0;
    %jmp T_17.15;
T_17.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f93b6c8c0f0_0, 0;
T_17.15 ;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f93b6c7daa0;
T_18 ;
    %wait E_0x7f93b6c775c0;
    %load/vec4 v0x7f93b6c7e5f0_0;
    %inv;
    %load/vec4 v0x7f93b6c7e710_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7f93b6c7e3c0_0;
    %assign/vec4 v0x7f93b6c7e4d0_0, 0;
    %load/vec4 v0x7f93b6c7df80_0;
    %assign/vec4 v0x7f93b6c7e050_0, 0;
    %load/vec4 v0x7f93b6c7e280_0;
    %assign/vec4 v0x7f93b6c7e310_0, 0;
    %load/vec4 v0x7f93b6c7de20_0;
    %assign/vec4 v0x7f93b6c7dee0_0, 0;
    %load/vec4 v0x7f93b6c7e0e0_0;
    %assign/vec4 v0x7f93b6c7e1f0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f93b6c8f830;
T_19 ;
    %wait E_0x7f93b6c80970;
    %load/vec4 v0x7f93b6c90810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f93b6c909a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f93b6c902b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7f93b6c909a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x7f93b6c905b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f93b6c909a0_0, 0;
    %load/vec4 v0x7f93b6c902b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f93b6c902b0_0, 0;
T_19.5 ;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x7f93b6c902b0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f93b6c909a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f93b6c902b0_0, 0;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v0x7f93b6c902b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f93b6c902b0_0, 0;
T_19.8 ;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f93b6c8f830;
T_20 ;
    %wait E_0x7f93b6c775c0;
    %load/vec4 v0x7f93b6c8ffb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x7f93b6c90a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x7f93b6c90400_0;
    %ix/getv 3, v0x7f93b6c90080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f93b6c90680, 0, 4;
    %load/vec4 v0x7f93b6c90400_0;
    %assign/vec4 v0x7f93b6c90350_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %ix/getv 4, v0x7f93b6c90080_0;
    %load/vec4a v0x7f93b6c90680, 4;
    %store/vec4 v0x7f93b6c90350_0, 0, 256;
T_20.3 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f93b6e39c70;
T_21 ;
    %delay 25, 0;
    %load/vec4 v0x7f93b6c90ac0_0;
    %inv;
    %store/vec4 v0x7f93b6c90ac0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f93b6e39c70;
T_22 ;
    %vpi_call 2 50 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c90d00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93b6c90ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93b6c90b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93b6c90be0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93b6c90b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93b6c90be0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c91100_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x7f93b6c91100_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f93b6c91100_0;
    %store/vec4a v0x7f93b6c7d9f0, 4, 0;
    %load/vec4 v0x7f93b6c91100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f93b6c91100_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c91250_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x7f93b6c91250_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c91100_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x7f93b6c91100_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x7f93b6c91100_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f93b6c91250_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7f93b6c89f10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7f93b6c91100_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f93b6c91250_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7f93b6c898a0, 4, 0;
    %load/vec4 v0x7f93b6c91100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f93b6c91100_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %load/vec4 v0x7f93b6c91250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f93b6c91250_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c91100_0, 0, 32;
T_22.6 ;
    %load/vec4 v0x7f93b6c91100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f93b6c91100_0;
    %store/vec4a v0x7f93b6c82680, 4, 0;
    %load/vec4 v0x7f93b6c91100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f93b6c91100_0, 0, 32;
    %jmp T_22.6;
T_22.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c7cda0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93b6c7b2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93b6c7bfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93b6c7b570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93b6c7b410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93b6c7b750_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c7baf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c7be80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c7c2d0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7f93b6c7c170_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f93b6c7b870_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f93b6c7b9d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f93b6c7bd30_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93b6c79110_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f93b6c78fc0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93b6c78e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93b6c78b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93b6c78cd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c78a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c795c0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f93b6c78fc0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93b6c7e4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93b6c7e050_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c7e310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c7dee0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f93b6c7e1f0_0, 0, 5;
    %vpi_call 2 117 "$readmemb", "instruction_3.txt", v0x7f93b6c7d9f0 {0 0 0};
    %vpi_func 2 121 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7f93b6c91430_0, 0, 32;
    %vpi_func 2 123 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7f93b6c914e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c91100_0, 0, 32;
T_22.8 ;
    %load/vec4 v0x7f93b6c91100_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_22.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7f93b6c91100_0;
    %store/vec4a v0x7f93b6c90680, 4, 0;
    %load/vec4 v0x7f93b6c91100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f93b6c91100_0, 0, 32;
    %jmp T_22.8;
T_22.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f93b6c90680, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f93b6c90680, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f93b6c90680, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f93b6c90680, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f93b6c90680, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f93b6c90680, 4, 0;
    %end;
    .thread T_22;
    .scope S_0x7f93b6e39c70;
T_23 ;
    %wait E_0x7f93b6c775c0;
    %load/vec4 v0x7f93b6c90d00_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %vpi_call 2 142 "$fdisplay", v0x7f93b6c91430_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c91250_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x7f93b6c91250_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f93b6c91100_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x7f93b6c91100_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_23.5, 5;
    %load/vec4 v0x7f93b6c91100_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f93b6c91250_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x7f93b6c89f10, 4;
    %store/vec4 v0x7f93b6c91670_0, 0, 25;
    %load/vec4 v0x7f93b6c91100_0;
    %pad/s 4;
    %store/vec4 v0x7f93b6c911a0_0, 0, 4;
    %load/vec4 v0x7f93b6c91670_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x7f93b6c911a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f93b6c90c70_0, 0, 27;
    %load/vec4 v0x7f93b6c91670_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x7f93b6c91100_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7f93b6c91250_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x7f93b6c898a0, 4;
    %ix/getv 4, v0x7f93b6c90c70_0;
    %store/vec4a v0x7f93b6c90680, 4, 0;
T_23.6 ;
    %load/vec4 v0x7f93b6c91100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f93b6c91100_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %load/vec4 v0x7f93b6c91250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f93b6c91250_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
T_23.0 ;
    %load/vec4 v0x7f93b6c90d00_0;
    %cmpi/s 200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.8, 5;
    %vpi_call 2 154 "$finish" {0 0 0};
T_23.8 ;
    %vpi_call 2 161 "$fdisplay", v0x7f93b6c91430_0, "cycle = %0d, Start = %b\012PC = %d", v0x7f93b6c90d00_0, v0x7f93b6c90be0_0, v0x7f93b6c80c20_0 {0 0 0};
    %vpi_call 2 165 "$fdisplay", v0x7f93b6c91430_0, "Registers" {0 0 0};
    %vpi_call 2 166 "$fdisplay", v0x7f93b6c91430_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x7f93b6c82680, 0>, &A<v0x7f93b6c82680, 8>, &A<v0x7f93b6c82680, 16>, &A<v0x7f93b6c82680, 24> {0 0 0};
    %vpi_call 2 167 "$fdisplay", v0x7f93b6c91430_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x7f93b6c82680, 1>, &A<v0x7f93b6c82680, 9>, &A<v0x7f93b6c82680, 17>, &A<v0x7f93b6c82680, 25> {0 0 0};
    %vpi_call 2 168 "$fdisplay", v0x7f93b6c91430_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x7f93b6c82680, 2>, &A<v0x7f93b6c82680, 10>, &A<v0x7f93b6c82680, 18>, &A<v0x7f93b6c82680, 26> {0 0 0};
    %vpi_call 2 169 "$fdisplay", v0x7f93b6c91430_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x7f93b6c82680, 3>, &A<v0x7f93b6c82680, 11>, &A<v0x7f93b6c82680, 19>, &A<v0x7f93b6c82680, 27> {0 0 0};
    %vpi_call 2 170 "$fdisplay", v0x7f93b6c91430_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x7f93b6c82680, 4>, &A<v0x7f93b6c82680, 12>, &A<v0x7f93b6c82680, 20>, &A<v0x7f93b6c82680, 28> {0 0 0};
    %vpi_call 2 171 "$fdisplay", v0x7f93b6c91430_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x7f93b6c82680, 5>, &A<v0x7f93b6c82680, 13>, &A<v0x7f93b6c82680, 21>, &A<v0x7f93b6c82680, 29> {0 0 0};
    %vpi_call 2 172 "$fdisplay", v0x7f93b6c91430_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x7f93b6c82680, 6>, &A<v0x7f93b6c82680, 14>, &A<v0x7f93b6c82680, 22>, &A<v0x7f93b6c82680, 30> {0 0 0};
    %vpi_call 2 173 "$fdisplay", v0x7f93b6c91430_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x7f93b6c82680, 7>, &A<v0x7f93b6c82680, 15>, &A<v0x7f93b6c82680, 23>, &A<v0x7f93b6c82680, 31> {0 0 0};
    %vpi_call 2 177 "$fdisplay", v0x7f93b6c91430_0, "Data Memory: 0x0000 = %h", &A<v0x7f93b6c90680, 0> {0 0 0};
    %vpi_call 2 178 "$fdisplay", v0x7f93b6c91430_0, "Data Memory: 0x0020 = %h", &A<v0x7f93b6c90680, 1> {0 0 0};
    %vpi_call 2 179 "$fdisplay", v0x7f93b6c91430_0, "Data Memory: 0x0040 = %h", &A<v0x7f93b6c90680, 2> {0 0 0};
    %vpi_call 2 180 "$fdisplay", v0x7f93b6c91430_0, "Data Memory: 0x0200 = %h", &A<v0x7f93b6c90680, 16> {0 0 0};
    %vpi_call 2 181 "$fdisplay", v0x7f93b6c91430_0, "Data Memory: 0x0220 = %h", &A<v0x7f93b6c90680, 17> {0 0 0};
    %vpi_call 2 182 "$fdisplay", v0x7f93b6c91430_0, "Data Memory: 0x0240 = %h", &A<v0x7f93b6c90680, 18> {0 0 0};
    %vpi_call 2 183 "$fdisplay", v0x7f93b6c91430_0, "Data Memory: 0x0400 = %h", &A<v0x7f93b6c90680, 32> {0 0 0};
    %vpi_call 2 184 "$fdisplay", v0x7f93b6c91430_0, "Data Memory: 0x0420 = %h", &A<v0x7f93b6c90680, 33> {0 0 0};
    %vpi_call 2 185 "$fdisplay", v0x7f93b6c91430_0, "Data Memory: 0x0440 = %h", &A<v0x7f93b6c90680, 34> {0 0 0};
    %vpi_call 2 187 "$fdisplay", v0x7f93b6c91430_0, "\012" {0 0 0};
    %load/vec4 v0x7f93b6c8b470_0;
    %load/vec4 v0x7f93b6c8c0f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v0x7f93b6c8bf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %load/vec4 v0x7f93b6c8af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %vpi_call 2 194 "$fdisplay", v0x7f93b6c914e0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x7f93b6c90d00_0, v0x7f93b6c8b000_0, v0x7f93b6c8b1a0_0 {0 0 0};
    %jmp T_23.15;
T_23.14 ;
    %load/vec4 v0x7f93b6c8aec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %vpi_call 2 196 "$fdisplay", v0x7f93b6c914e0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x7f93b6c90d00_0, v0x7f93b6c8b000_0, v0x7f93b6c8b230_0 {0 0 0};
T_23.16 ;
T_23.15 ;
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v0x7f93b6c8af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %vpi_call 2 200 "$fdisplay", v0x7f93b6c914e0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x7f93b6c90d00_0, v0x7f93b6c8b000_0, v0x7f93b6c8b1a0_0 {0 0 0};
    %jmp T_23.19;
T_23.18 ;
    %load/vec4 v0x7f93b6c8aec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %vpi_call 2 202 "$fdisplay", v0x7f93b6c914e0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x7f93b6c90d00_0, v0x7f93b6c8b000_0, v0x7f93b6c8b230_0 {0 0 0};
T_23.20 ;
T_23.19 ;
T_23.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f93b6c91070_0, 0, 1;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0x7f93b6c8b470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %load/vec4 v0x7f93b6c91070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.24, 8;
    %load/vec4 v0x7f93b6c8af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.26, 8;
    %vpi_call 2 209 "$fdisplay", v0x7f93b6c914e0_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x7f93b6c90d00_0, v0x7f93b6c8b000_0, v0x7f93b6c8b1a0_0 {0 0 0};
    %jmp T_23.27;
T_23.26 ;
    %load/vec4 v0x7f93b6c8aec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.28, 8;
    %vpi_call 2 211 "$fdisplay", v0x7f93b6c914e0_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x7f93b6c90d00_0, v0x7f93b6c8b000_0, v0x7f93b6c8b230_0 {0 0 0};
T_23.28 ;
T_23.27 ;
T_23.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93b6c91070_0, 0, 1;
T_23.22 ;
T_23.11 ;
    %load/vec4 v0x7f93b6c90d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f93b6c90d00_0, 0, 32;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "EX_MEM.v";
    "Forwarding_Unit.v";
    "Hazard_Detection_Unit.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX32.v";
    "MUX_Forwarding.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
    "dcache_controller.v";
    "dcache_sram.v";
    "Data_Memory.v";
