<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/radeon_legacy_tv.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - radeon_legacy_tv.c<span style="font-size: 80%;"> (source / <a href="radeon_legacy_tv.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">332</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">13</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;</a>
<span class="lineNum">       2 </span>            : #include &lt;dev/pci/drm/drm_crtc_helper.h&gt;
<span class="lineNum">       3 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">       4 </span>            : 
<span class="lineNum">       5 </span>            : /*
<span class="lineNum">       6 </span>            :  * Integrated TV out support based on the GATOS code by
<span class="lineNum">       7 </span>            :  * Federico Ulivi &lt;fulivi@lycos.com&gt;
<span class="lineNum">       8 </span>            :  */
<span class="lineNum">       9 </span>            : 
<span class="lineNum">      10 </span>            : 
<span class="lineNum">      11 </span>            : /*
<span class="lineNum">      12 </span>            :  * Limits of h/v positions (hPos &amp; vPos)
<span class="lineNum">      13 </span>            :  */
<span class="lineNum">      14 </span>            : #define MAX_H_POSITION 5 /* Range: [-5..5], negative is on the left, 0 is default, positive is on the right */
<span class="lineNum">      15 </span>            : #define MAX_V_POSITION 5 /* Range: [-5..5], negative is up, 0 is default, positive is down */
<span class="lineNum">      16 </span>            : 
<span class="lineNum">      17 </span>            : /*
<span class="lineNum">      18 </span>            :  * Unit for hPos (in TV clock periods)
<span class="lineNum">      19 </span>            :  */
<span class="lineNum">      20 </span>            : #define H_POS_UNIT 10
<span class="lineNum">      21 </span>            : 
<span class="lineNum">      22 </span>            : /*
<span class="lineNum">      23 </span>            :  * Indexes in h. code timing table for horizontal line position adjustment
<span class="lineNum">      24 </span>            :  */
<span class="lineNum">      25 </span>            : #define H_TABLE_POS1 6
<span class="lineNum">      26 </span>            : #define H_TABLE_POS2 8
<span class="lineNum">      27 </span>            : 
<span class="lineNum">      28 </span>            : /*
<span class="lineNum">      29 </span>            :  * Limits of hor. size (hSize)
<span class="lineNum">      30 </span>            :  */
<span class="lineNum">      31 </span>            : #define MAX_H_SIZE 5 /* Range: [-5..5], negative is smaller, positive is larger */
<span class="lineNum">      32 </span>            : 
<span class="lineNum">      33 </span>            : /* tv standard constants */
<span class="lineNum">      34 </span>            : #define NTSC_TV_CLOCK_T 233
<span class="lineNum">      35 </span>            : #define NTSC_TV_VFTOTAL 1
<span class="lineNum">      36 </span>            : #define NTSC_TV_LINES_PER_FRAME 525
<span class="lineNum">      37 </span>            : #define NTSC_TV_ZERO_H_SIZE 479166
<span class="lineNum">      38 </span>            : #define NTSC_TV_H_SIZE_UNIT 9478
<span class="lineNum">      39 </span>            : 
<span class="lineNum">      40 </span>            : #define PAL_TV_CLOCK_T 188
<span class="lineNum">      41 </span>            : #define PAL_TV_VFTOTAL 3
<span class="lineNum">      42 </span>            : #define PAL_TV_LINES_PER_FRAME 625
<span class="lineNum">      43 </span>            : #define PAL_TV_ZERO_H_SIZE 473200
<span class="lineNum">      44 </span>            : #define PAL_TV_H_SIZE_UNIT 9360
<span class="lineNum">      45 </span>            : 
<span class="lineNum">      46 </span>            : /* tv pll setting for 27 mhz ref clk */
<span class="lineNum">      47 </span>            : #define NTSC_TV_PLL_M_27 22
<span class="lineNum">      48 </span>            : #define NTSC_TV_PLL_N_27 175
<span class="lineNum">      49 </span>            : #define NTSC_TV_PLL_P_27 5
<span class="lineNum">      50 </span>            : 
<span class="lineNum">      51 </span>            : #define PAL_TV_PLL_M_27 113
<span class="lineNum">      52 </span>            : #define PAL_TV_PLL_N_27 668
<span class="lineNum">      53 </span>            : #define PAL_TV_PLL_P_27 3
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span>            : /* tv pll setting for 14 mhz ref clk */
<span class="lineNum">      56 </span>            : #define NTSC_TV_PLL_M_14 33
<span class="lineNum">      57 </span>            : #define NTSC_TV_PLL_N_14 693
<span class="lineNum">      58 </span>            : #define NTSC_TV_PLL_P_14 7
<span class="lineNum">      59 </span>            : 
<span class="lineNum">      60 </span>            : #define PAL_TV_PLL_M_14 19
<span class="lineNum">      61 </span>            : #define PAL_TV_PLL_N_14 353
<span class="lineNum">      62 </span>            : #define PAL_TV_PLL_P_14 5
<span class="lineNum">      63 </span>            : 
<span class="lineNum">      64 </span>            : #define VERT_LEAD_IN_LINES 2
<span class="lineNum">      65 </span>            : #define FRAC_BITS 0xe
<span class="lineNum">      66 </span>            : #define FRAC_MASK 0x3fff
<span class="lineNum">      67 </span>            : 
<span class="lineNum">      68 </span>            : struct radeon_tv_mode_constants {
<span class="lineNum">      69 </span>            :         uint16_t hor_resolution;
<span class="lineNum">      70 </span>            :         uint16_t ver_resolution;
<span class="lineNum">      71 </span>            :         enum radeon_tv_std standard;
<span class="lineNum">      72 </span>            :         uint16_t hor_total;
<span class="lineNum">      73 </span>            :         uint16_t ver_total;
<span class="lineNum">      74 </span>            :         uint16_t hor_start;
<span class="lineNum">      75 </span>            :         uint16_t hor_syncstart;
<span class="lineNum">      76 </span>            :         uint16_t ver_syncstart;
<span class="lineNum">      77 </span>            :         unsigned def_restart;
<span class="lineNum">      78 </span>            :         uint16_t crtcPLL_N;
<span class="lineNum">      79 </span>            :         uint8_t  crtcPLL_M;
<span class="lineNum">      80 </span>            :         uint8_t  crtcPLL_post_div;
<span class="lineNum">      81 </span>            :         unsigned pix_to_tv;
<span class="lineNum">      82 </span>            : };
<span class="lineNum">      83 </span>            : 
<span class="lineNum">      84 </span>            : static const uint16_t hor_timing_NTSC[MAX_H_CODE_TIMING_LEN] = {
<span class="lineNum">      85 </span>            :         0x0007,
<span class="lineNum">      86 </span>            :         0x003f,
<span class="lineNum">      87 </span>            :         0x0263,
<span class="lineNum">      88 </span>            :         0x0a24,
<span class="lineNum">      89 </span>            :         0x2a6b,
<span class="lineNum">      90 </span>            :         0x0a36,
<span class="lineNum">      91 </span>            :         0x126d, /* H_TABLE_POS1 */
<span class="lineNum">      92 </span>            :         0x1bfe,
<span class="lineNum">      93 </span>            :         0x1a8f, /* H_TABLE_POS2 */
<span class="lineNum">      94 </span>            :         0x1ec7,
<span class="lineNum">      95 </span>            :         0x3863,
<span class="lineNum">      96 </span>            :         0x1bfe,
<span class="lineNum">      97 </span>            :         0x1bfe,
<span class="lineNum">      98 </span>            :         0x1a2a,
<span class="lineNum">      99 </span>            :         0x1e95,
<span class="lineNum">     100 </span>            :         0x0e31,
<span class="lineNum">     101 </span>            :         0x201b,
<span class="lineNum">     102 </span>            :         0
<span class="lineNum">     103 </span>            : };
<span class="lineNum">     104 </span>            : 
<span class="lineNum">     105 </span>            : static const uint16_t vert_timing_NTSC[MAX_V_CODE_TIMING_LEN] = {
<span class="lineNum">     106 </span>            :         0x2001,
<span class="lineNum">     107 </span>            :         0x200d,
<span class="lineNum">     108 </span>            :         0x1006,
<span class="lineNum">     109 </span>            :         0x0c06,
<span class="lineNum">     110 </span>            :         0x1006,
<span class="lineNum">     111 </span>            :         0x1818,
<span class="lineNum">     112 </span>            :         0x21e3,
<span class="lineNum">     113 </span>            :         0x1006,
<span class="lineNum">     114 </span>            :         0x0c06,
<span class="lineNum">     115 </span>            :         0x1006,
<span class="lineNum">     116 </span>            :         0x1817,
<span class="lineNum">     117 </span>            :         0x21d4,
<span class="lineNum">     118 </span>            :         0x0002,
<span class="lineNum">     119 </span>            :         0
<span class="lineNum">     120 </span>            : };
<span class="lineNum">     121 </span>            : 
<span class="lineNum">     122 </span>            : static const uint16_t hor_timing_PAL[MAX_H_CODE_TIMING_LEN] = {
<span class="lineNum">     123 </span>            :         0x0007,
<span class="lineNum">     124 </span>            :         0x0058,
<span class="lineNum">     125 </span>            :         0x027c,
<span class="lineNum">     126 </span>            :         0x0a31,
<span class="lineNum">     127 </span>            :         0x2a77,
<span class="lineNum">     128 </span>            :         0x0a95,
<span class="lineNum">     129 </span>            :         0x124f, /* H_TABLE_POS1 */
<span class="lineNum">     130 </span>            :         0x1bfe,
<span class="lineNum">     131 </span>            :         0x1b22, /* H_TABLE_POS2 */
<span class="lineNum">     132 </span>            :         0x1ef9,
<span class="lineNum">     133 </span>            :         0x387c,
<span class="lineNum">     134 </span>            :         0x1bfe,
<span class="lineNum">     135 </span>            :         0x1bfe,
<span class="lineNum">     136 </span>            :         0x1b31,
<span class="lineNum">     137 </span>            :         0x1eb5,
<span class="lineNum">     138 </span>            :         0x0e43,
<span class="lineNum">     139 </span>            :         0x201b,
<span class="lineNum">     140 </span>            :         0
<span class="lineNum">     141 </span>            : };
<span class="lineNum">     142 </span>            : 
<span class="lineNum">     143 </span>            : static const uint16_t vert_timing_PAL[MAX_V_CODE_TIMING_LEN] = {
<span class="lineNum">     144 </span>            :         0x2001,
<span class="lineNum">     145 </span>            :         0x200c,
<span class="lineNum">     146 </span>            :         0x1005,
<span class="lineNum">     147 </span>            :         0x0c05,
<span class="lineNum">     148 </span>            :         0x1005,
<span class="lineNum">     149 </span>            :         0x1401,
<span class="lineNum">     150 </span>            :         0x1821,
<span class="lineNum">     151 </span>            :         0x2240,
<span class="lineNum">     152 </span>            :         0x1005,
<span class="lineNum">     153 </span>            :         0x0c05,
<span class="lineNum">     154 </span>            :         0x1005,
<span class="lineNum">     155 </span>            :         0x1401,
<span class="lineNum">     156 </span>            :         0x1822,
<span class="lineNum">     157 </span>            :         0x2230,
<span class="lineNum">     158 </span>            :         0x0002,
<span class="lineNum">     159 </span>            :         0
<span class="lineNum">     160 </span>            : };
<span class="lineNum">     161 </span>            : 
<span class="lineNum">     162 </span>            : /**********************************************************************
<span class="lineNum">     163 </span>            :  *
<span class="lineNum">     164 </span>            :  * availableModes
<span class="lineNum">     165 </span>            :  *
<span class="lineNum">     166 </span>            :  * Table of all allowed modes for tv output
<span class="lineNum">     167 </span>            :  *
<span class="lineNum">     168 </span>            :  **********************************************************************/
<span class="lineNum">     169 </span>            : static const struct radeon_tv_mode_constants available_tv_modes[] = {
<span class="lineNum">     170 </span>            :         {   /* NTSC timing for 27 Mhz ref clk */
<span class="lineNum">     171 </span>            :                 800,                /* horResolution */
<span class="lineNum">     172 </span>            :                 600,                /* verResolution */
<span class="lineNum">     173 </span>            :                 TV_STD_NTSC,        /* standard */
<span class="lineNum">     174 </span>            :                 990,                /* horTotal */
<span class="lineNum">     175 </span>            :                 740,                /* verTotal */
<span class="lineNum">     176 </span>            :                 813,                /* horStart */
<span class="lineNum">     177 </span>            :                 824,                /* horSyncStart */
<span class="lineNum">     178 </span>            :                 632,                /* verSyncStart */
<span class="lineNum">     179 </span>            :                 625592,             /* defRestart */
<span class="lineNum">     180 </span>            :                 592,                /* crtcPLL_N */
<span class="lineNum">     181 </span>            :                 91,                 /* crtcPLL_M */
<span class="lineNum">     182 </span>            :                 4,                  /* crtcPLL_postDiv */
<span class="lineNum">     183 </span>            :                 1022,               /* pixToTV */
<span class="lineNum">     184 </span>            :         },
<span class="lineNum">     185 </span>            :         {   /* PAL timing for 27 Mhz ref clk */
<span class="lineNum">     186 </span>            :                 800,               /* horResolution */
<span class="lineNum">     187 </span>            :                 600,               /* verResolution */
<span class="lineNum">     188 </span>            :                 TV_STD_PAL,        /* standard */
<span class="lineNum">     189 </span>            :                 1144,              /* horTotal */
<span class="lineNum">     190 </span>            :                 706,               /* verTotal */
<span class="lineNum">     191 </span>            :                 812,               /* horStart */
<span class="lineNum">     192 </span>            :                 824,               /* horSyncStart */
<span class="lineNum">     193 </span>            :                 669,               /* verSyncStart */
<span class="lineNum">     194 </span>            :                 696700,            /* defRestart */
<span class="lineNum">     195 </span>            :                 1382,              /* crtcPLL_N */
<span class="lineNum">     196 </span>            :                 231,               /* crtcPLL_M */
<span class="lineNum">     197 </span>            :                 4,                 /* crtcPLL_postDiv */
<span class="lineNum">     198 </span>            :                 759,               /* pixToTV */
<span class="lineNum">     199 </span>            :         },
<span class="lineNum">     200 </span>            :         {   /* NTSC timing for 14 Mhz ref clk */
<span class="lineNum">     201 </span>            :                 800,                /* horResolution */
<span class="lineNum">     202 </span>            :                 600,                /* verResolution */
<span class="lineNum">     203 </span>            :                 TV_STD_NTSC,        /* standard */
<span class="lineNum">     204 </span>            :                 1018,               /* horTotal */
<span class="lineNum">     205 </span>            :                 727,                /* verTotal */
<span class="lineNum">     206 </span>            :                 813,                /* horStart */
<span class="lineNum">     207 </span>            :                 840,                /* horSyncStart */
<span class="lineNum">     208 </span>            :                 633,                /* verSyncStart */
<span class="lineNum">     209 </span>            :                 630627,             /* defRestart */
<span class="lineNum">     210 </span>            :                 347,                /* crtcPLL_N */
<span class="lineNum">     211 </span>            :                 14,                 /* crtcPLL_M */
<span class="lineNum">     212 </span>            :                 8,                  /* crtcPLL_postDiv */
<span class="lineNum">     213 </span>            :                 1022,               /* pixToTV */
<span class="lineNum">     214 </span>            :         },
<span class="lineNum">     215 </span>            :         { /* PAL timing for 14 Mhz ref clk */
<span class="lineNum">     216 </span>            :                 800,                /* horResolution */
<span class="lineNum">     217 </span>            :                 600,                /* verResolution */
<span class="lineNum">     218 </span>            :                 TV_STD_PAL,         /* standard */
<span class="lineNum">     219 </span>            :                 1131,               /* horTotal */
<span class="lineNum">     220 </span>            :                 742,                /* verTotal */
<span class="lineNum">     221 </span>            :                 813,                /* horStart */
<span class="lineNum">     222 </span>            :                 840,                /* horSyncStart */
<span class="lineNum">     223 </span>            :                 633,                /* verSyncStart */
<span class="lineNum">     224 </span>            :                 708369,             /* defRestart */
<span class="lineNum">     225 </span>            :                 211,                /* crtcPLL_N */
<span class="lineNum">     226 </span>            :                 9,                  /* crtcPLL_M */
<span class="lineNum">     227 </span>            :                 8,                  /* crtcPLL_postDiv */
<span class="lineNum">     228 </span>            :                 759,                /* pixToTV */
<span class="lineNum">     229 </span>            :         },
<span class="lineNum">     230 </span>            : };
<span class="lineNum">     231 </span>            : 
<a name="232"><span class="lineNum">     232 </span>            : #define N_AVAILABLE_MODES ARRAY_SIZE(available_tv_modes)</a>
<span class="lineNum">     233 </span>            : 
<span class="lineNum">     234 </span><span class="lineNoCov">          0 : static const struct radeon_tv_mode_constants *radeon_legacy_tv_get_std_mode(struct radeon_encoder *radeon_encoder,</span>
<span class="lineNum">     235 </span>            :                                                                             uint16_t *pll_ref_freq)
<span class="lineNum">     236 </span>            : {
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :         struct drm_device *dev = radeon_encoder-&gt;base.dev;</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     239 </span>            :         struct radeon_crtc *radeon_crtc;
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :         struct radeon_encoder_tv_dac *tv_dac = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     241 </span>            :         const struct radeon_tv_mode_constants *const_ptr;
<span class="lineNum">     242 </span>            :         struct radeon_pll *pll;
<span class="lineNum">     243 </span>            : 
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :         radeon_crtc = to_radeon_crtc(radeon_encoder-&gt;base.crtc);</span>
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;crtc_id == 1)</span>
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :                 pll = &amp;rdev-&gt;clock.p2pll;</span>
<span class="lineNum">     247 </span>            :         else
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :                 pll = &amp;rdev-&gt;clock.p1pll;</span>
<span class="lineNum">     249 </span>            : 
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :         if (pll_ref_freq)</span>
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :                 *pll_ref_freq = pll-&gt;reference_freq;</span>
<span class="lineNum">     252 </span>            : 
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :         if (tv_dac-&gt;tv_std == TV_STD_NTSC ||</span>
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_NTSC_J ||</span>
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_PAL_M) {</span>
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :                 if (pll-&gt;reference_freq == 2700)</span>
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :                         const_ptr = &amp;available_tv_modes[0];</span>
<span class="lineNum">     258 </span>            :                 else
<span class="lineNum">     259 </span>            :                         const_ptr = &amp;available_tv_modes[2];
<span class="lineNum">     260 </span>            :         } else {
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :                 if (pll-&gt;reference_freq == 2700)</span>
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :                         const_ptr = &amp;available_tv_modes[1];</span>
<span class="lineNum">     263 </span>            :                 else
<span class="lineNum">     264 </span>            :                         const_ptr = &amp;available_tv_modes[3];
<span class="lineNum">     265 </span>            :         }
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         return const_ptr;</span>
<span class="lineNum">     267 </span>            : }
<span class="lineNum">     268 </span>            : 
<span class="lineNum">     269 </span>            : static long YCOEF_value[5] = { 2, 2, 0, 4, 0 };
<span class="lineNum">     270 </span>            : static long YCOEF_EN_value[5] = { 1, 1, 0, 1, 0 };
<span class="lineNum">     271 </span>            : static long SLOPE_value[5] = { 1, 2, 2, 4, 8 };
<a name="272"><span class="lineNum">     272 </span>            : static long SLOPE_limit[5] = { 6, 5, 4, 3, 2 };</a>
<span class="lineNum">     273 </span>            : 
<span class="lineNum">     274 </span><span class="lineNoCov">          0 : static void radeon_wait_pll_lock(struct drm_encoder *encoder, unsigned n_tests,</span>
<span class="lineNum">     275 </span>            :                                  unsigned n_wait_loops, unsigned cnt_threshold)
<span class="lineNum">     276 </span>            : {
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     279 </span>            :         uint32_t save_pll_test;
<span class="lineNum">     280 </span>            :         unsigned int i, j;
<span class="lineNum">     281 </span>            : 
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TEST_DEBUG_MUX, (RREG32(RADEON_TEST_DEBUG_MUX) &amp; 0xffff60ff) | 0x100);</span>
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :         save_pll_test = RREG32_PLL(RADEON_PLL_TEST_CNTL);</span>
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :         WREG32_PLL(RADEON_PLL_TEST_CNTL, save_pll_test &amp; ~RADEON_PLL_MASK_READ_B);</span>
<span class="lineNum">     285 </span>            : 
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :         WREG8(RADEON_CLOCK_CNTL_INDEX, RADEON_PLL_TEST_CNTL);</span>
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; n_tests; i++) {</span>
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :                 WREG8(RADEON_CLOCK_CNTL_DATA + 3, 0);</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; n_wait_loops; j++)</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :                         if (RREG8(RADEON_CLOCK_CNTL_DATA + 3) &gt;= cnt_threshold)</span>
<span class="lineNum">     291 </span>            :                                 break;
<span class="lineNum">     292 </span>            :         }
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :         WREG32_PLL(RADEON_PLL_TEST_CNTL, save_pll_test);</span>
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TEST_DEBUG_MUX, RREG32(RADEON_TEST_DEBUG_MUX) &amp; 0xffffe0ff);</span>
<span class="lineNum">     295 </span><span class="lineNoCov">          0 : }</span>
<a name="296"><span class="lineNum">     296 </span>            : </a>
<span class="lineNum">     297 </span>            : 
<span class="lineNum">     298 </span><span class="lineNoCov">          0 : static void radeon_legacy_tv_write_fifo(struct radeon_encoder *radeon_encoder,</span>
<span class="lineNum">     299 </span>            :                                         uint16_t addr, uint32_t value)
<span class="lineNum">     300 </span>            : {
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :         struct drm_device *dev = radeon_encoder-&gt;base.dev;</span>
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     303 </span>            :         uint32_t tmp;
<span class="lineNum">     304 </span>            :         int i = 0;
<span class="lineNum">     305 </span>            : 
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_HOST_WRITE_DATA, value);</span>
<span class="lineNum">     307 </span>            : 
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_HOST_RD_WT_CNTL, addr);</span>
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_HOST_RD_WT_CNTL, addr | RADEON_HOST_FIFO_WT);</span>
<span class="lineNum">     310 </span>            : 
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :                 tmp = RREG32(RADEON_TV_HOST_RD_WT_CNTL);</span>
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :                 if ((tmp &amp; RADEON_HOST_FIFO_WT_ACK) == 0)</span>
<span class="lineNum">     314 </span>            :                         break;
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :                 i++;</span>
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :         } while (i &lt; 10000);</span>
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_HOST_RD_WT_CNTL, 0);</span>
<span class="lineNum">     318 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     319 </span>            : 
<span class="lineNum">     320 </span>            : #if 0 /* included for completeness */
<span class="lineNum">     321 </span>            : static uint32_t radeon_legacy_tv_read_fifo(struct radeon_encoder *radeon_encoder, uint16_t addr)
<span class="lineNum">     322 </span>            : {
<span class="lineNum">     323 </span>            :         struct drm_device *dev = radeon_encoder-&gt;base.dev;
<span class="lineNum">     324 </span>            :         struct radeon_device *rdev = dev-&gt;dev_private;
<span class="lineNum">     325 </span>            :         uint32_t tmp;
<span class="lineNum">     326 </span>            :         int i = 0;
<span class="lineNum">     327 </span>            : 
<span class="lineNum">     328 </span>            :         WREG32(RADEON_TV_HOST_RD_WT_CNTL, addr);
<span class="lineNum">     329 </span>            :         WREG32(RADEON_TV_HOST_RD_WT_CNTL, addr | RADEON_HOST_FIFO_RD);
<span class="lineNum">     330 </span>            : 
<span class="lineNum">     331 </span>            :         do {
<span class="lineNum">     332 </span>            :                 tmp = RREG32(RADEON_TV_HOST_RD_WT_CNTL);
<span class="lineNum">     333 </span>            :                 if ((tmp &amp; RADEON_HOST_FIFO_RD_ACK) == 0)
<span class="lineNum">     334 </span>            :                         break;
<span class="lineNum">     335 </span>            :                 i++;
<span class="lineNum">     336 </span>            :         } while (i &lt; 10000);
<span class="lineNum">     337 </span>            :         WREG32(RADEON_TV_HOST_RD_WT_CNTL, 0);
<span class="lineNum">     338 </span>            :         return RREG32(RADEON_TV_HOST_READ_DATA);
<span class="lineNum">     339 </span>            : }
<a name="340"><span class="lineNum">     340 </span>            : #endif</a>
<span class="lineNum">     341 </span>            : 
<span class="lineNum">     342 </span><span class="lineNoCov">          0 : static uint16_t radeon_get_htiming_tables_addr(uint32_t tv_uv_adr)</span>
<span class="lineNum">     343 </span>            : {
<span class="lineNum">     344 </span>            :         uint16_t h_table;
<span class="lineNum">     345 </span>            : 
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :         switch ((tv_uv_adr &amp; RADEON_HCODE_TABLE_SEL_MASK) &gt;&gt; RADEON_HCODE_TABLE_SEL_SHIFT) {</span>
<span class="lineNum">     347 </span>            :         case 0:
<span class="lineNum">     348 </span>            :                 h_table = RADEON_TV_MAX_FIFO_ADDR_INTERNAL;
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     350 </span>            :         case 1:
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :                 h_table = ((tv_uv_adr &amp; RADEON_TABLE1_BOT_ADR_MASK) &gt;&gt; RADEON_TABLE1_BOT_ADR_SHIFT) * 2;</span>
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     353 </span>            :         case 2:
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :                 h_table = ((tv_uv_adr &amp; RADEON_TABLE3_TOP_ADR_MASK) &gt;&gt; RADEON_TABLE3_TOP_ADR_SHIFT) * 2;</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     356 </span>            :         default:
<span class="lineNum">     357 </span>            :                 h_table = 0;
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     359 </span>            :         }
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :         return h_table;</span>
<a name="361"><span class="lineNum">     361 </span>            : }</a>
<span class="lineNum">     362 </span>            : 
<span class="lineNum">     363 </span><span class="lineNoCov">          0 : static uint16_t radeon_get_vtiming_tables_addr(uint32_t tv_uv_adr)</span>
<span class="lineNum">     364 </span>            : {
<span class="lineNum">     365 </span>            :         uint16_t v_table;
<span class="lineNum">     366 </span>            : 
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :         switch ((tv_uv_adr &amp; RADEON_VCODE_TABLE_SEL_MASK) &gt;&gt; RADEON_VCODE_TABLE_SEL_SHIFT) {</span>
<span class="lineNum">     368 </span>            :         case 0:
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :                 v_table = ((tv_uv_adr &amp; RADEON_MAX_UV_ADR_MASK) &gt;&gt; RADEON_MAX_UV_ADR_SHIFT) * 2 + 1;</span>
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     371 </span>            :         case 1:
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :                 v_table = ((tv_uv_adr &amp; RADEON_TABLE1_BOT_ADR_MASK) &gt;&gt; RADEON_TABLE1_BOT_ADR_SHIFT) * 2 + 1;</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     374 </span>            :         case 2:
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 v_table = ((tv_uv_adr &amp; RADEON_TABLE3_TOP_ADR_MASK) &gt;&gt; RADEON_TABLE3_TOP_ADR_SHIFT) * 2 + 1;</span>
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     377 </span>            :         default:
<span class="lineNum">     378 </span>            :                 v_table = 0;
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     380 </span>            :         }
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :         return v_table;</span>
<a name="382"><span class="lineNum">     382 </span>            : }</a>
<span class="lineNum">     383 </span>            : 
<span class="lineNum">     384 </span><span class="lineNoCov">          0 : static void radeon_restore_tv_timing_tables(struct radeon_encoder *radeon_encoder)</span>
<span class="lineNum">     385 </span>            : {
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :         struct drm_device *dev = radeon_encoder-&gt;base.dev;</span>
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :         struct radeon_encoder_tv_dac *tv_dac = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     389 </span>            :         uint16_t h_table, v_table;
<span class="lineNum">     390 </span>            :         uint32_t tmp;
<span class="lineNum">     391 </span>            :         int i;
<span class="lineNum">     392 </span>            : 
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_UV_ADR, tv_dac-&gt;tv.tv_uv_adr);</span>
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :         h_table = radeon_get_htiming_tables_addr(tv_dac-&gt;tv.tv_uv_adr);</span>
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :         v_table = radeon_get_vtiming_tables_addr(tv_dac-&gt;tv.tv_uv_adr);</span>
<span class="lineNum">     396 </span>            : 
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; MAX_H_CODE_TIMING_LEN; i += 2, h_table--) {</span>
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :                 tmp = ((uint32_t)tv_dac-&gt;tv.h_code_timing[i] &lt;&lt; 14) | ((uint32_t)tv_dac-&gt;tv.h_code_timing[i+1]);</span>
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :                 radeon_legacy_tv_write_fifo(radeon_encoder, h_table, tmp);</span>
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :                 if (tv_dac-&gt;tv.h_code_timing[i] == 0 || tv_dac-&gt;tv.h_code_timing[i + 1] == 0)</span>
<span class="lineNum">     401 </span>            :                         break;
<span class="lineNum">     402 </span>            :         }
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; MAX_V_CODE_TIMING_LEN; i += 2, v_table++) {</span>
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :                 tmp = ((uint32_t)tv_dac-&gt;tv.v_code_timing[i+1] &lt;&lt; 14) | ((uint32_t)tv_dac-&gt;tv.v_code_timing[i]);</span>
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :                 radeon_legacy_tv_write_fifo(radeon_encoder, v_table, tmp);</span>
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :                 if (tv_dac-&gt;tv.v_code_timing[i] == 0 || tv_dac-&gt;tv.v_code_timing[i + 1] == 0)</span>
<span class="lineNum">     407 </span>            :                         break;
<span class="lineNum">     408 </span>            :         }
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     410 </span>            : 
<span class="lineNum">     411 </span><span class="lineNoCov">          0 : static void radeon_legacy_write_tv_restarts(struct radeon_encoder *radeon_encoder)</span>
<span class="lineNum">     412 </span>            : {
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :         struct drm_device *dev = radeon_encoder-&gt;base.dev;</span>
<span class="lineNum">     414 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :         struct radeon_encoder_tv_dac *tv_dac = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_FRESTART, tv_dac-&gt;tv.frestart);</span>
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_HRESTART, tv_dac-&gt;tv.hrestart);</span>
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_VRESTART, tv_dac-&gt;tv.vrestart);</span>
<a name="419"><span class="lineNum">     419 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     420 </span>            : 
<span class="lineNum">     421 </span><span class="lineNoCov">          0 : static bool radeon_legacy_tv_init_restarts(struct drm_encoder *encoder)</span>
<span class="lineNum">     422 </span>            : {
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :         struct radeon_encoder_tv_dac *tv_dac = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     427 </span>            :         struct radeon_crtc *radeon_crtc;
<span class="lineNum">     428 </span>            :         int restart;
<span class="lineNum">     429 </span>            :         unsigned int h_total, v_total, f_total;
<span class="lineNum">     430 </span>            :         int v_offset, h_offset;
<span class="lineNum">     431 </span>            :         u16 p1, p2, h_inc;
<span class="lineNum">     432 </span>            :         bool h_changed;
<span class="lineNum">     433 </span>            :         const struct radeon_tv_mode_constants *const_ptr;
<span class="lineNum">     434 </span>            :         struct radeon_pll *pll;
<span class="lineNum">     435 </span>            : 
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :         radeon_crtc = to_radeon_crtc(radeon_encoder-&gt;base.crtc);</span>
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;crtc_id == 1)</span>
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :                 pll = &amp;rdev-&gt;clock.p2pll;</span>
<span class="lineNum">     439 </span>            :         else
<span class="lineNum">     440 </span>            :                 pll = &amp;rdev-&gt;clock.p1pll;
<span class="lineNum">     441 </span>            : 
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :         const_ptr = radeon_legacy_tv_get_std_mode(radeon_encoder, NULL);</span>
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :         if (!const_ptr)</span>
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     445 </span>            : 
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :         h_total = const_ptr-&gt;hor_total;</span>
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :         v_total = const_ptr-&gt;ver_total;</span>
<span class="lineNum">     448 </span>            : 
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :         if (tv_dac-&gt;tv_std == TV_STD_NTSC ||</span>
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_NTSC_J ||</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_PAL_M ||</span>
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_PAL_60)</span>
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :                 f_total = NTSC_TV_VFTOTAL + 1;</span>
<span class="lineNum">     454 </span>            :         else
<span class="lineNum">     455 </span>            :                 f_total = PAL_TV_VFTOTAL + 1;
<span class="lineNum">     456 </span>            : 
<span class="lineNum">     457 </span>            :         /* adjust positions 1&amp;2 in hor. cod timing table */
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :         h_offset = tv_dac-&gt;h_pos * H_POS_UNIT;</span>
<span class="lineNum">     459 </span>            : 
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :         if (tv_dac-&gt;tv_std == TV_STD_NTSC ||</span>
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_NTSC_J ||</span>
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_PAL_M) {</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :                 h_offset -= 50;</span>
<span class="lineNum">     464 </span>            :                 p1 = hor_timing_NTSC[H_TABLE_POS1];
<span class="lineNum">     465 </span>            :                 p2 = hor_timing_NTSC[H_TABLE_POS2];
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     467 </span>            :                 p1 = hor_timing_PAL[H_TABLE_POS1];
<span class="lineNum">     468 </span>            :                 p2 = hor_timing_PAL[H_TABLE_POS2];
<span class="lineNum">     469 </span>            :         }
<span class="lineNum">     470 </span>            : 
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :         p1 = (u16)((int)p1 + h_offset);</span>
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :         p2 = (u16)((int)p2 - h_offset);</span>
<span class="lineNum">     473 </span>            : 
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :         h_changed = (p1 != tv_dac-&gt;tv.h_code_timing[H_TABLE_POS1] ||</span>
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :                      p2 != tv_dac-&gt;tv.h_code_timing[H_TABLE_POS2]);</span>
<span class="lineNum">     476 </span>            : 
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :         tv_dac-&gt;tv.h_code_timing[H_TABLE_POS1] = p1;</span>
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :         tv_dac-&gt;tv.h_code_timing[H_TABLE_POS2] = p2;</span>
<span class="lineNum">     479 </span>            : 
<span class="lineNum">     480 </span>            :         /* Convert hOffset from n. of TV clock periods to n. of CRTC clock periods (CRTC pixels) */
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :         h_offset = (h_offset * (int)(const_ptr-&gt;pix_to_tv)) / 1000;</span>
<span class="lineNum">     482 </span>            : 
<span class="lineNum">     483 </span>            :         /* adjust restart */
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :         restart = const_ptr-&gt;def_restart;</span>
<span class="lineNum">     485 </span>            : 
<span class="lineNum">     486 </span>            :         /*
<span class="lineNum">     487 </span>            :          * convert v_pos TV lines to n. of CRTC pixels
<span class="lineNum">     488 </span>            :          */
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :         if (tv_dac-&gt;tv_std == TV_STD_NTSC ||</span>
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_NTSC_J ||</span>
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_PAL_M ||</span>
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_PAL_60)</span>
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :                 v_offset = ((int)(v_total * h_total) * 2 * tv_dac-&gt;v_pos) / (int)(NTSC_TV_LINES_PER_FRAME);</span>
<span class="lineNum">     494 </span>            :         else
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :                 v_offset = ((int)(v_total * h_total) * 2 * tv_dac-&gt;v_pos) / (int)(PAL_TV_LINES_PER_FRAME);</span>
<span class="lineNum">     496 </span>            : 
<span class="lineNum">     497 </span><span class="lineNoCov">          0 :         restart -= v_offset + h_offset;</span>
<span class="lineNum">     498 </span>            : 
<span class="lineNum">     499 </span>            :         DRM_DEBUG_KMS(&quot;compute_restarts: def = %u h = %d v = %d, p1 = %04x, p2 = %04x, restart = %d\n&quot;,
<span class="lineNum">     500 </span>            :                   const_ptr-&gt;def_restart, tv_dac-&gt;h_pos, tv_dac-&gt;v_pos, p1, p2, restart);
<span class="lineNum">     501 </span>            : 
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :         tv_dac-&gt;tv.hrestart = restart % h_total;</span>
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :         restart /= h_total;</span>
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :         tv_dac-&gt;tv.vrestart = restart % v_total;</span>
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :         restart /= v_total;</span>
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :         tv_dac-&gt;tv.frestart = restart % f_total;</span>
<span class="lineNum">     507 </span>            : 
<span class="lineNum">     508 </span>            :         DRM_DEBUG_KMS(&quot;compute_restart: F/H/V=%u,%u,%u\n&quot;,
<span class="lineNum">     509 </span>            :                   (unsigned)tv_dac-&gt;tv.frestart,
<span class="lineNum">     510 </span>            :                   (unsigned)tv_dac-&gt;tv.vrestart,
<span class="lineNum">     511 </span>            :                   (unsigned)tv_dac-&gt;tv.hrestart);
<span class="lineNum">     512 </span>            : 
<span class="lineNum">     513 </span>            :         /* compute h_inc from hsize */
<span class="lineNum">     514 </span><span class="lineNoCov">          0 :         if (tv_dac-&gt;tv_std == TV_STD_NTSC ||</span>
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_NTSC_J ||</span>
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_PAL_M)</span>
<span class="lineNum">     517 </span><span class="lineNoCov">          0 :                 h_inc = (u16)((int)(const_ptr-&gt;hor_resolution * 4096 * NTSC_TV_CLOCK_T) /</span>
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :                               (tv_dac-&gt;h_size * (int)(NTSC_TV_H_SIZE_UNIT) + (int)(NTSC_TV_ZERO_H_SIZE)));</span>
<span class="lineNum">     519 </span>            :         else
<span class="lineNum">     520 </span><span class="lineNoCov">          0 :                 h_inc = (u16)((int)(const_ptr-&gt;hor_resolution * 4096 * PAL_TV_CLOCK_T) /</span>
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :                               (tv_dac-&gt;h_size * (int)(PAL_TV_H_SIZE_UNIT) + (int)(PAL_TV_ZERO_H_SIZE)));</span>
<span class="lineNum">     522 </span>            : 
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :         tv_dac-&gt;tv.timing_cntl = (tv_dac-&gt;tv.timing_cntl &amp; ~RADEON_H_INC_MASK) |</span>
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :                 ((u32)h_inc &lt;&lt; RADEON_H_INC_SHIFT);</span>
<span class="lineNum">     525 </span>            : 
<span class="lineNum">     526 </span>            :         DRM_DEBUG_KMS(&quot;compute_restart: h_size = %d h_inc = %d\n&quot;, tv_dac-&gt;h_size, h_inc);
<span class="lineNum">     527 </span>            : 
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :         return h_changed;</span>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     530 </span>            : 
<span class="lineNum">     531 </span><span class="lineNoCov">          0 : void radeon_legacy_tv_mode_set(struct drm_encoder *encoder,</span>
<span class="lineNum">     532 </span>            :                                struct drm_display_mode *mode,
<span class="lineNum">     533 </span>            :                                struct drm_display_mode *adjusted_mode)
<span class="lineNum">     534 </span>            : {
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :         struct radeon_encoder_tv_dac *tv_dac = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     539 </span>            :         const struct radeon_tv_mode_constants *const_ptr;
<span class="lineNum">     540 </span>            :         struct radeon_crtc *radeon_crtc;
<span class="lineNum">     541 </span>            :         int i;
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :         uint16_t pll_ref_freq;</span>
<span class="lineNum">     543 </span>            :         uint32_t vert_space, flicker_removal, tmp;
<span class="lineNum">     544 </span>            :         uint32_t tv_master_cntl, tv_rgb_cntl, tv_dac_cntl;
<span class="lineNum">     545 </span>            :         uint32_t tv_modulator_cntl1, tv_modulator_cntl2;
<span class="lineNum">     546 </span>            :         uint32_t tv_vscaler_cntl1, tv_vscaler_cntl2;
<span class="lineNum">     547 </span>            :         uint32_t tv_pll_cntl, tv_pll_cntl1, tv_ftotal;
<span class="lineNum">     548 </span>            :         uint32_t tv_y_fall_cntl, tv_y_rise_cntl, tv_y_saw_tooth_cntl;
<span class="lineNum">     549 </span>            :         uint32_t m, n, p;
<span class="lineNum">     550 </span>            :         const uint16_t *hor_timing;
<span class="lineNum">     551 </span>            :         const uint16_t *vert_timing;
<span class="lineNum">     552 </span>            : 
<span class="lineNum">     553 </span><span class="lineNoCov">          0 :         const_ptr = radeon_legacy_tv_get_std_mode(radeon_encoder, &amp;pll_ref_freq);</span>
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :         if (!const_ptr)</span>
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     556 </span>            : 
<span class="lineNum">     557 </span><span class="lineNoCov">          0 :         radeon_crtc = to_radeon_crtc(encoder-&gt;crtc);</span>
<span class="lineNum">     558 </span>            : 
<span class="lineNum">     559 </span>            :         tv_master_cntl = (RADEON_VIN_ASYNC_RST |
<span class="lineNum">     560 </span>            :                           RADEON_CRT_FIFO_CE_EN |
<span class="lineNum">     561 </span>            :                           RADEON_TV_FIFO_CE_EN |
<span class="lineNum">     562 </span>            :                           RADEON_TV_ON);
<span class="lineNum">     563 </span>            : 
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :         if (!ASIC_IS_R300(rdev))</span>
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :                 tv_master_cntl |= RADEON_TVCLK_ALWAYS_ONb;</span>
<span class="lineNum">     566 </span>            : 
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :         if (tv_dac-&gt;tv_std == TV_STD_NTSC ||</span>
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_NTSC_J)</span>
<span class="lineNum">     569 </span><span class="lineNoCov">          0 :                 tv_master_cntl |= RADEON_RESTART_PHASE_FIX;</span>
<span class="lineNum">     570 </span>            : 
<span class="lineNum">     571 </span>            :         tv_modulator_cntl1 = (RADEON_SLEW_RATE_LIMIT |
<span class="lineNum">     572 </span>            :                               RADEON_SYNC_TIP_LEVEL |
<span class="lineNum">     573 </span>            :                               RADEON_YFLT_EN |
<span class="lineNum">     574 </span>            :                               RADEON_UVFLT_EN |
<span class="lineNum">     575 </span>            :                               (6 &lt;&lt; RADEON_CY_FILT_BLEND_SHIFT));
<span class="lineNum">     576 </span>            : 
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :         if (tv_dac-&gt;tv_std == TV_STD_NTSC ||</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_NTSC_J) {</span>
<span class="lineNum">     579 </span>            :                 tv_modulator_cntl1 |= (0x46 &lt;&lt; RADEON_SET_UP_LEVEL_SHIFT) |
<span class="lineNum">     580 </span>            :                         (0x3b &lt;&lt; RADEON_BLANK_LEVEL_SHIFT);
<span class="lineNum">     581 </span>            :                 tv_modulator_cntl2 = (-111 &amp; RADEON_TV_U_BURST_LEVEL_MASK) |
<span class="lineNum">     582 </span>            :                         ((0 &amp; RADEON_TV_V_BURST_LEVEL_MASK) &lt;&lt; RADEON_TV_V_BURST_LEVEL_SHIFT);
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :         } else if (tv_dac-&gt;tv_std == TV_STD_SCART_PAL) {</span>
<span class="lineNum">     584 </span>            :                 tv_modulator_cntl1 |= RADEON_ALT_PHASE_EN;
<span class="lineNum">     585 </span>            :                 tv_modulator_cntl2 = (0 &amp; RADEON_TV_U_BURST_LEVEL_MASK) |
<span class="lineNum">     586 </span>            :                         ((0 &amp; RADEON_TV_V_BURST_LEVEL_MASK) &lt;&lt; RADEON_TV_V_BURST_LEVEL_SHIFT);
<span class="lineNum">     587 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     588 </span>            :                 tv_modulator_cntl1 |= RADEON_ALT_PHASE_EN |
<span class="lineNum">     589 </span>            :                         (0x3b &lt;&lt; RADEON_SET_UP_LEVEL_SHIFT) |
<span class="lineNum">     590 </span>            :                         (0x3b &lt;&lt; RADEON_BLANK_LEVEL_SHIFT);
<span class="lineNum">     591 </span>            :                 tv_modulator_cntl2 = (-78 &amp; RADEON_TV_U_BURST_LEVEL_MASK) |
<span class="lineNum">     592 </span>            :                         ((62 &amp; RADEON_TV_V_BURST_LEVEL_MASK) &lt;&lt; RADEON_TV_V_BURST_LEVEL_SHIFT);
<span class="lineNum">     593 </span>            :         }
<span class="lineNum">     594 </span>            : 
<span class="lineNum">     595 </span>            : 
<span class="lineNum">     596 </span>            :         tv_rgb_cntl = (RADEON_RGB_DITHER_EN
<span class="lineNum">     597 </span>            :                        | RADEON_TVOUT_SCALE_EN
<span class="lineNum">     598 </span>            :                        | (0x0b &lt;&lt; RADEON_UVRAM_READ_MARGIN_SHIFT)
<span class="lineNum">     599 </span>            :                        | (0x07 &lt;&lt; RADEON_FIFORAM_FFMACRO_READ_MARGIN_SHIFT)
<span class="lineNum">     600 </span>            :                        | RADEON_RGB_ATTEN_SEL(0x3)
<span class="lineNum">     601 </span>            :                        | RADEON_RGB_ATTEN_VAL(0xc));
<span class="lineNum">     602 </span>            : 
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;crtc_id == 1)</span>
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :                 tv_rgb_cntl |= RADEON_RGB_SRC_SEL_CRTC2;</span>
<span class="lineNum">     605 </span>            :         else {
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;rmx_type != RMX_OFF)</span>
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :                         tv_rgb_cntl |= RADEON_RGB_SRC_SEL_RMX;</span>
<span class="lineNum">     608 </span>            :                 else
<span class="lineNum">     609 </span>            :                         tv_rgb_cntl |= RADEON_RGB_SRC_SEL_CRTC1;
<span class="lineNum">     610 </span>            :         }
<span class="lineNum">     611 </span>            : 
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :         if (tv_dac-&gt;tv_std == TV_STD_NTSC ||</span>
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_NTSC_J ||</span>
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_PAL_M ||</span>
<span class="lineNum">     615 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_PAL_60)</span>
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :                 vert_space = const_ptr-&gt;ver_total * 2 * 10000 / NTSC_TV_LINES_PER_FRAME;</span>
<span class="lineNum">     617 </span>            :         else
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :                 vert_space = const_ptr-&gt;ver_total * 2 * 10000 / PAL_TV_LINES_PER_FRAME;</span>
<span class="lineNum">     619 </span>            : 
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :         tmp = RREG32(RADEON_TV_VSCALER_CNTL1);</span>
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :         tmp &amp;= 0xe3ff0000;</span>
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :         tmp |= (vert_space * (1 &lt;&lt; FRAC_BITS) / 10000);</span>
<span class="lineNum">     623 </span>            :         tv_vscaler_cntl1 = tmp;
<span class="lineNum">     624 </span>            : 
<span class="lineNum">     625 </span><span class="lineNoCov">          0 :         if (pll_ref_freq == 2700)</span>
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :                 tv_vscaler_cntl1 |= RADEON_RESTART_FIELD;</span>
<span class="lineNum">     627 </span>            : 
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :         if (const_ptr-&gt;hor_resolution == 1024)</span>
<span class="lineNum">     629 </span><span class="lineNoCov">          0 :                 tv_vscaler_cntl1 |= (4 &lt;&lt; RADEON_Y_DEL_W_SIG_SHIFT);</span>
<span class="lineNum">     630 </span>            :         else
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :                 tv_vscaler_cntl1 |= (2 &lt;&lt; RADEON_Y_DEL_W_SIG_SHIFT);</span>
<span class="lineNum">     632 </span>            : 
<span class="lineNum">     633 </span>            :         /* scale up for int divide */
<span class="lineNum">     634 </span><span class="lineNoCov">          0 :         tmp = const_ptr-&gt;ver_total * 2 * 1000;</span>
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :         if (tv_dac-&gt;tv_std == TV_STD_NTSC ||</span>
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_NTSC_J ||</span>
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_PAL_M ||</span>
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_PAL_60) {</span>
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :                 tmp /= NTSC_TV_LINES_PER_FRAME;</span>
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :                 tmp /= PAL_TV_LINES_PER_FRAME;</span>
<span class="lineNum">     642 </span>            :         }
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :         flicker_removal = (tmp + 500) / 1000;</span>
<span class="lineNum">     644 </span>            : 
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :         if (flicker_removal &lt; 3)</span>
<span class="lineNum">     646 </span>            :                 flicker_removal = 3;
<span class="lineNum">     647 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(SLOPE_limit); ++i) {</span>
<span class="lineNum">     648 </span><span class="lineNoCov">          0 :                 if (flicker_removal == SLOPE_limit[i])</span>
<span class="lineNum">     649 </span>            :                         break;
<span class="lineNum">     650 </span>            :         }
<span class="lineNum">     651 </span>            : 
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :         tv_y_saw_tooth_cntl = (vert_space * SLOPE_value[i] * (1 &lt;&lt; (FRAC_BITS - 1)) +</span>
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :                                 5001) / 10000 / 8 | ((SLOPE_value[i] *</span>
<span class="lineNum">     654 </span><span class="lineNoCov">          0 :                                 (1 &lt;&lt; (FRAC_BITS - 1)) / 8) &lt;&lt; 16);</span>
<span class="lineNum">     655 </span>            :         tv_y_fall_cntl =
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :                 (YCOEF_EN_value[i] &lt;&lt; 17) | ((YCOEF_value[i] * (1 &lt;&lt; 8) / 8) &lt;&lt; 24) |</span>
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :                 RADEON_Y_FALL_PING_PONG | (272 * SLOPE_value[i] / 8) * (1 &lt;&lt; (FRAC_BITS - 1)) /</span>
<span class="lineNum">     658 </span>            :                 1024;
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :         tv_y_rise_cntl = RADEON_Y_RISE_PING_PONG|</span>
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :                 (flicker_removal * 1024 - 272) * SLOPE_value[i] / 8 * (1 &lt;&lt; (FRAC_BITS - 1)) / 1024;</span>
<span class="lineNum">     661 </span>            : 
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :         tv_vscaler_cntl2 = RREG32(RADEON_TV_VSCALER_CNTL2) &amp; 0x00fffff0;</span>
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :         tv_vscaler_cntl2 |= (0x10 &lt;&lt; 24) |</span>
<span class="lineNum">     664 </span>            :                 RADEON_DITHER_MODE |
<span class="lineNum">     665 </span>            :                 RADEON_Y_OUTPUT_DITHER_EN |
<span class="lineNum">     666 </span>            :                 RADEON_UV_OUTPUT_DITHER_EN |
<span class="lineNum">     667 </span>            :                 RADEON_UV_TO_BUF_DITHER_EN;
<span class="lineNum">     668 </span>            : 
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :         tmp = (tv_vscaler_cntl1 &gt;&gt; RADEON_UV_INC_SHIFT) &amp; RADEON_UV_INC_MASK;</span>
<span class="lineNum">     670 </span><span class="lineNoCov">          0 :         tmp = ((16384 * 256 * 10) / tmp + 5) / 10;</span>
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :         tmp = (tmp &lt;&lt; RADEON_UV_OUTPUT_POST_SCALE_SHIFT) | 0x000b0000;</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :         tv_dac-&gt;tv.timing_cntl = tmp;</span>
<span class="lineNum">     673 </span>            : 
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :         if (tv_dac-&gt;tv_std == TV_STD_NTSC ||</span>
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_NTSC_J ||</span>
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_PAL_M ||</span>
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_PAL_60)</span>
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :                 tv_dac_cntl = tv_dac-&gt;ntsc_tvdac_adj;</span>
<span class="lineNum">     679 </span>            :         else
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :                 tv_dac_cntl = tv_dac-&gt;pal_tvdac_adj;</span>
<span class="lineNum">     681 </span>            : 
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :         tv_dac_cntl |= RADEON_TV_DAC_NBLANK | RADEON_TV_DAC_NHOLD;</span>
<span class="lineNum">     683 </span>            : 
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :         if (tv_dac-&gt;tv_std == TV_STD_NTSC ||</span>
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_NTSC_J)</span>
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :                 tv_dac_cntl |= RADEON_TV_DAC_STD_NTSC;</span>
<span class="lineNum">     687 </span>            :         else
<span class="lineNum">     688 </span>            :                 tv_dac_cntl |= RADEON_TV_DAC_STD_PAL;
<span class="lineNum">     689 </span>            : 
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :         if (tv_dac-&gt;tv_std == TV_STD_NTSC ||</span>
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_NTSC_J) {</span>
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :                 if (pll_ref_freq == 2700) {</span>
<span class="lineNum">     693 </span>            :                         m = NTSC_TV_PLL_M_27;
<span class="lineNum">     694 </span>            :                         n = NTSC_TV_PLL_N_27;
<span class="lineNum">     695 </span>            :                         p = NTSC_TV_PLL_P_27;
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     697 </span>            :                         m = NTSC_TV_PLL_M_14;
<span class="lineNum">     698 </span>            :                         n = NTSC_TV_PLL_N_14;
<span class="lineNum">     699 </span>            :                         p = NTSC_TV_PLL_P_14;
<span class="lineNum">     700 </span>            :                 }
<span class="lineNum">     701 </span>            :         } else {
<span class="lineNum">     702 </span><span class="lineNoCov">          0 :                 if (pll_ref_freq == 2700) {</span>
<span class="lineNum">     703 </span>            :                         m = PAL_TV_PLL_M_27;
<span class="lineNum">     704 </span>            :                         n = PAL_TV_PLL_N_27;
<span class="lineNum">     705 </span>            :                         p = PAL_TV_PLL_P_27;
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     707 </span>            :                         m = PAL_TV_PLL_M_14;
<span class="lineNum">     708 </span>            :                         n = PAL_TV_PLL_N_14;
<span class="lineNum">     709 </span>            :                         p = PAL_TV_PLL_P_14;
<span class="lineNum">     710 </span>            :                 }
<span class="lineNum">     711 </span>            :         }
<span class="lineNum">     712 </span>            : 
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :         tv_pll_cntl = (m &amp; RADEON_TV_M0LO_MASK) |</span>
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :                 (((m &gt;&gt; 8) &amp; RADEON_TV_M0HI_MASK) &lt;&lt; RADEON_TV_M0HI_SHIFT) |</span>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :                 ((n &amp; RADEON_TV_N0LO_MASK) &lt;&lt; RADEON_TV_N0LO_SHIFT) |</span>
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :                 (((n &gt;&gt; 9) &amp; RADEON_TV_N0HI_MASK) &lt;&lt; RADEON_TV_N0HI_SHIFT) |</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :                 ((p &amp; RADEON_TV_P_MASK) &lt;&lt; RADEON_TV_P_SHIFT);</span>
<span class="lineNum">     718 </span>            : 
<span class="lineNum">     719 </span>            :         tv_pll_cntl1 = (((4 &amp; RADEON_TVPCP_MASK) &lt;&lt; RADEON_TVPCP_SHIFT) |
<span class="lineNum">     720 </span>            :                         ((4 &amp; RADEON_TVPVG_MASK) &lt;&lt; RADEON_TVPVG_SHIFT) |
<span class="lineNum">     721 </span>            :                         ((1 &amp; RADEON_TVPDC_MASK) &lt;&lt; RADEON_TVPDC_SHIFT) |
<span class="lineNum">     722 </span>            :                         RADEON_TVCLK_SRC_SEL_TVPLL |
<span class="lineNum">     723 </span>            :                         RADEON_TVPLL_TEST_DIS);
<span class="lineNum">     724 </span>            : 
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :         tv_dac-&gt;tv.tv_uv_adr = 0xc8;</span>
<span class="lineNum">     726 </span>            : 
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :         if (tv_dac-&gt;tv_std == TV_STD_NTSC ||</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_NTSC_J ||</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_PAL_M ||</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :             tv_dac-&gt;tv_std == TV_STD_PAL_60) {</span>
<span class="lineNum">     731 </span>            :                 tv_ftotal = NTSC_TV_VFTOTAL;
<span class="lineNum">     732 </span>            :                 hor_timing = hor_timing_NTSC;
<span class="lineNum">     733 </span>            :                 vert_timing = vert_timing_NTSC;
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     735 </span>            :                 hor_timing = hor_timing_PAL;
<span class="lineNum">     736 </span>            :                 vert_timing = vert_timing_PAL;
<span class="lineNum">     737 </span>            :                 tv_ftotal = PAL_TV_VFTOTAL;
<span class="lineNum">     738 </span>            :         }
<span class="lineNum">     739 </span>            : 
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; MAX_H_CODE_TIMING_LEN; i++) {</span>
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :                 if ((tv_dac-&gt;tv.h_code_timing[i] = hor_timing[i]) == 0)</span>
<span class="lineNum">     742 </span>            :                         break;
<span class="lineNum">     743 </span>            :         }
<span class="lineNum">     744 </span>            : 
<span class="lineNum">     745 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; MAX_V_CODE_TIMING_LEN; i++) {</span>
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :                 if ((tv_dac-&gt;tv.v_code_timing[i] = vert_timing[i]) == 0)</span>
<span class="lineNum">     747 </span>            :                         break;
<span class="lineNum">     748 </span>            :         }
<span class="lineNum">     749 </span>            : 
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :         radeon_legacy_tv_init_restarts(encoder);</span>
<span class="lineNum">     751 </span>            : 
<span class="lineNum">     752 </span>            :         /* play with DAC_CNTL */
<span class="lineNum">     753 </span>            :         /* play with GPIOPAD_A */
<span class="lineNum">     754 </span>            :         /* DISP_OUTPUT_CNTL */
<span class="lineNum">     755 </span>            :         /* use reference freq */
<span class="lineNum">     756 </span>            : 
<span class="lineNum">     757 </span>            :         /* program the TV registers */
<span class="lineNum">     758 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_MASTER_CNTL, (tv_master_cntl | RADEON_TV_ASYNC_RST |</span>
<span class="lineNum">     759 </span>            :                                        RADEON_CRT_ASYNC_RST | RADEON_TV_FIFO_ASYNC_RST));
<span class="lineNum">     760 </span>            : 
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :         tmp = RREG32(RADEON_TV_DAC_CNTL);</span>
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :         tmp &amp;= ~RADEON_TV_DAC_NBLANK;</span>
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :         tmp |= RADEON_TV_DAC_BGSLEEP |</span>
<span class="lineNum">     764 </span>            :                 RADEON_TV_DAC_RDACPD |
<span class="lineNum">     765 </span>            :                 RADEON_TV_DAC_GDACPD |
<span class="lineNum">     766 </span>            :                 RADEON_TV_DAC_BDACPD;
<span class="lineNum">     767 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_DAC_CNTL, tmp);</span>
<span class="lineNum">     768 </span>            : 
<span class="lineNum">     769 </span>            :         /* TV PLL */
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :         WREG32_PLL_P(RADEON_TV_PLL_CNTL1, 0, ~RADEON_TVCLK_SRC_SEL_TVPLL);</span>
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :         WREG32_PLL(RADEON_TV_PLL_CNTL, tv_pll_cntl);</span>
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :         WREG32_PLL_P(RADEON_TV_PLL_CNTL1, RADEON_TVPLL_RESET, ~RADEON_TVPLL_RESET);</span>
<span class="lineNum">     773 </span>            : 
<span class="lineNum">     774 </span><span class="lineNoCov">          0 :         radeon_wait_pll_lock(encoder, 200, 800, 135);</span>
<span class="lineNum">     775 </span>            : 
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :         WREG32_PLL_P(RADEON_TV_PLL_CNTL1, 0, ~RADEON_TVPLL_RESET);</span>
<span class="lineNum">     777 </span>            : 
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :         radeon_wait_pll_lock(encoder, 300, 160, 27);</span>
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :         radeon_wait_pll_lock(encoder, 200, 800, 135);</span>
<span class="lineNum">     780 </span>            : 
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :         WREG32_PLL_P(RADEON_TV_PLL_CNTL1, 0, ~0xf);</span>
<span class="lineNum">     782 </span><span class="lineNoCov">          0 :         WREG32_PLL_P(RADEON_TV_PLL_CNTL1, RADEON_TVCLK_SRC_SEL_TVPLL, ~RADEON_TVCLK_SRC_SEL_TVPLL);</span>
<span class="lineNum">     783 </span>            : 
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :         WREG32_PLL_P(RADEON_TV_PLL_CNTL1, (1 &lt;&lt; RADEON_TVPDC_SHIFT), ~RADEON_TVPDC_MASK);</span>
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :         WREG32_PLL_P(RADEON_TV_PLL_CNTL1, 0, ~RADEON_TVPLL_SLEEP);</span>
<span class="lineNum">     786 </span>            : 
<span class="lineNum">     787 </span>            :         /* TV HV */
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_RGB_CNTL, tv_rgb_cntl);</span>
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_HTOTAL, const_ptr-&gt;hor_total - 1);</span>
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_HDISP, const_ptr-&gt;hor_resolution - 1);</span>
<span class="lineNum">     791 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_HSTART, const_ptr-&gt;hor_start);</span>
<span class="lineNum">     792 </span>            : 
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_VTOTAL, const_ptr-&gt;ver_total - 1);</span>
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_VDISP, const_ptr-&gt;ver_resolution - 1);</span>
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_FTOTAL, tv_ftotal);</span>
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_VSCALER_CNTL1, tv_vscaler_cntl1);</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_VSCALER_CNTL2, tv_vscaler_cntl2);</span>
<span class="lineNum">     798 </span>            : 
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_Y_FALL_CNTL, tv_y_fall_cntl);</span>
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_Y_RISE_CNTL, tv_y_rise_cntl);</span>
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_Y_SAW_TOOTH_CNTL, tv_y_saw_tooth_cntl);</span>
<span class="lineNum">     802 </span>            : 
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_MASTER_CNTL, (tv_master_cntl | RADEON_TV_ASYNC_RST |</span>
<span class="lineNum">     804 </span>            :                                        RADEON_CRT_ASYNC_RST));
<span class="lineNum">     805 </span>            : 
<span class="lineNum">     806 </span>            :         /* TV restarts */
<span class="lineNum">     807 </span><span class="lineNoCov">          0 :         radeon_legacy_write_tv_restarts(radeon_encoder);</span>
<span class="lineNum">     808 </span>            : 
<span class="lineNum">     809 </span>            :         /* tv timings */
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :         radeon_restore_tv_timing_tables(radeon_encoder);</span>
<span class="lineNum">     811 </span>            : 
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_MASTER_CNTL, (tv_master_cntl | RADEON_TV_ASYNC_RST));</span>
<span class="lineNum">     813 </span>            : 
<span class="lineNum">     814 </span>            :         /* tv std */
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_SYNC_CNTL, (RADEON_SYNC_PUB | RADEON_TV_SYNC_IO_DRIVE));</span>
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_TIMING_CNTL, tv_dac-&gt;tv.timing_cntl);</span>
<span class="lineNum">     817 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_MODULATOR_CNTL1, tv_modulator_cntl1);</span>
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_MODULATOR_CNTL2, tv_modulator_cntl2);</span>
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_PRE_DAC_MUX_CNTL, (RADEON_Y_RED_EN |</span>
<span class="lineNum">     820 </span>            :                                             RADEON_C_GRN_EN |
<span class="lineNum">     821 </span>            :                                             RADEON_CMP_BLU_EN |
<span class="lineNum">     822 </span>            :                                             RADEON_DAC_DITHER_EN));
<span class="lineNum">     823 </span>            : 
<span class="lineNum">     824 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_CRC_CNTL, 0);</span>
<span class="lineNum">     825 </span>            : 
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_MASTER_CNTL, tv_master_cntl);</span>
<span class="lineNum">     827 </span>            : 
<span class="lineNum">     828 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_GAIN_LIMIT_SETTINGS, ((0x17f &lt;&lt; RADEON_UV_GAIN_LIMIT_SHIFT) |</span>
<span class="lineNum">     829 </span>            :                                                (0x5ff &lt;&lt; RADEON_Y_GAIN_LIMIT_SHIFT)));
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_LINEAR_GAIN_SETTINGS, ((0x100 &lt;&lt; RADEON_UV_GAIN_SHIFT) |</span>
<span class="lineNum">     831 </span>            :                                                 (0x100 &lt;&lt; RADEON_Y_GAIN_SHIFT)));
<span class="lineNum">     832 </span>            : 
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :         WREG32(RADEON_TV_DAC_CNTL, tv_dac_cntl);</span>
<span class="lineNum">     834 </span>            : 
<a name="835"><span class="lineNum">     835 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     836 </span>            : 
<span class="lineNum">     837 </span><span class="lineNoCov">          0 : void radeon_legacy_tv_adjust_crtc_reg(struct drm_encoder *encoder,</span>
<span class="lineNum">     838 </span>            :                                       uint32_t *h_total_disp, uint32_t *h_sync_strt_wid,
<span class="lineNum">     839 </span>            :                                       uint32_t *v_total_disp, uint32_t *v_sync_strt_wid)
<span class="lineNum">     840 </span>            : {
<span class="lineNum">     841 </span><span class="lineNoCov">          0 :         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     842 </span>            :         const struct radeon_tv_mode_constants *const_ptr;
<span class="lineNum">     843 </span>            :         uint32_t tmp;
<span class="lineNum">     844 </span>            : 
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :         const_ptr = radeon_legacy_tv_get_std_mode(radeon_encoder, NULL);</span>
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :         if (!const_ptr)</span>
<span class="lineNum">     847 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     848 </span>            : 
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :         *h_total_disp = (((const_ptr-&gt;hor_resolution / 8) - 1) &lt;&lt; RADEON_CRTC_H_DISP_SHIFT) |</span>
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :                 (((const_ptr-&gt;hor_total / 8) - 1) &lt;&lt; RADEON_CRTC_H_TOTAL_SHIFT);</span>
<span class="lineNum">     851 </span>            : 
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :         tmp = *h_sync_strt_wid;</span>
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(RADEON_CRTC_H_SYNC_STRT_PIX | RADEON_CRTC_H_SYNC_STRT_CHAR);</span>
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :         tmp |= (((const_ptr-&gt;hor_syncstart / 8) - 1) &lt;&lt; RADEON_CRTC_H_SYNC_STRT_CHAR_SHIFT) |</span>
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :                 (const_ptr-&gt;hor_syncstart &amp; 7);</span>
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :         *h_sync_strt_wid = tmp;</span>
<span class="lineNum">     857 </span>            : 
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :         *v_total_disp = ((const_ptr-&gt;ver_resolution - 1) &lt;&lt; RADEON_CRTC_V_DISP_SHIFT) |</span>
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :                 ((const_ptr-&gt;ver_total - 1) &lt;&lt; RADEON_CRTC_V_TOTAL_SHIFT);</span>
<span class="lineNum">     860 </span>            : 
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :         tmp = *v_sync_strt_wid;</span>
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :         tmp &amp;= ~RADEON_CRTC_V_SYNC_STRT;</span>
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :         tmp |= ((const_ptr-&gt;ver_syncstart - 1) &lt;&lt; RADEON_CRTC_V_SYNC_STRT_SHIFT);</span>
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :         *v_sync_strt_wid = tmp;</span>
<a name="865"><span class="lineNum">     865 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     866 </span>            : 
<span class="lineNum">     867 </span><span class="lineNoCov">          0 : static int get_post_div(int value)</span>
<span class="lineNum">     868 </span>            : {
<span class="lineNum">     869 </span>            :         int post_div;
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :         switch (value) {</span>
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :         case 1: post_div = 0; break;</span>
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :         case 2: post_div = 1; break;</span>
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :         case 3: post_div = 4; break;</span>
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :         case 4: post_div = 2; break;</span>
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :         case 6: post_div = 6; break;</span>
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :         case 8: post_div = 3; break;</span>
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :         case 12: post_div = 7; break;</span>
<span class="lineNum">     878 </span>            :         case 16:
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :         default: post_div = 5; break;</span>
<span class="lineNum">     880 </span>            :         }
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :         return post_div;</span>
<a name="882"><span class="lineNum">     882 </span>            : }</a>
<span class="lineNum">     883 </span>            : 
<span class="lineNum">     884 </span><span class="lineNoCov">          0 : void radeon_legacy_tv_adjust_pll1(struct drm_encoder *encoder,</span>
<span class="lineNum">     885 </span>            :                                   uint32_t *htotal_cntl, uint32_t *ppll_ref_div,
<span class="lineNum">     886 </span>            :                                   uint32_t *ppll_div_3, uint32_t *pixclks_cntl)
<span class="lineNum">     887 </span>            : {
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     889 </span>            :         const struct radeon_tv_mode_constants *const_ptr;
<span class="lineNum">     890 </span>            : 
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :         const_ptr = radeon_legacy_tv_get_std_mode(radeon_encoder, NULL);</span>
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :         if (!const_ptr)</span>
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     894 </span>            : 
<span class="lineNum">     895 </span><span class="lineNoCov">          0 :         *htotal_cntl = (const_ptr-&gt;hor_total &amp; 0x7) | RADEON_HTOT_CNTL_VGA_EN;</span>
<span class="lineNum">     896 </span>            : 
<span class="lineNum">     897 </span><span class="lineNoCov">          0 :         *ppll_ref_div = const_ptr-&gt;crtcPLL_M;</span>
<span class="lineNum">     898 </span>            : 
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :         *ppll_div_3 = (const_ptr-&gt;crtcPLL_N &amp; 0x7ff) | (get_post_div(const_ptr-&gt;crtcPLL_post_div) &lt;&lt; 16);</span>
<span class="lineNum">     900 </span><span class="lineNoCov">          0 :         *pixclks_cntl &amp;= ~(RADEON_PIX2CLK_SRC_SEL_MASK | RADEON_PIXCLK_TV_SRC_SEL);</span>
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :         *pixclks_cntl |= RADEON_PIX2CLK_SRC_SEL_P2PLLCLK;</span>
<a name="902"><span class="lineNum">     902 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     903 </span>            : 
<span class="lineNum">     904 </span><span class="lineNoCov">          0 : void radeon_legacy_tv_adjust_pll2(struct drm_encoder *encoder,</span>
<span class="lineNum">     905 </span>            :                                   uint32_t *htotal2_cntl, uint32_t *p2pll_ref_div,
<span class="lineNum">     906 </span>            :                                   uint32_t *p2pll_div_0, uint32_t *pixclks_cntl)
<span class="lineNum">     907 </span>            : {
<span class="lineNum">     908 </span><span class="lineNoCov">          0 :         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     909 </span>            :         const struct radeon_tv_mode_constants *const_ptr;
<span class="lineNum">     910 </span>            : 
<span class="lineNum">     911 </span><span class="lineNoCov">          0 :         const_ptr = radeon_legacy_tv_get_std_mode(radeon_encoder, NULL);</span>
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :         if (!const_ptr)</span>
<span class="lineNum">     913 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     914 </span>            : 
<span class="lineNum">     915 </span><span class="lineNoCov">          0 :         *htotal2_cntl = (const_ptr-&gt;hor_total &amp; 0x7);</span>
<span class="lineNum">     916 </span>            : 
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :         *p2pll_ref_div = const_ptr-&gt;crtcPLL_M;</span>
<span class="lineNum">     918 </span>            : 
<span class="lineNum">     919 </span><span class="lineNoCov">          0 :         *p2pll_div_0 = (const_ptr-&gt;crtcPLL_N &amp; 0x7ff) | (get_post_div(const_ptr-&gt;crtcPLL_post_div) &lt;&lt; 16);</span>
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :         *pixclks_cntl &amp;= ~RADEON_PIX2CLK_SRC_SEL_MASK;</span>
<span class="lineNum">     921 </span><span class="lineNoCov">          0 :         *pixclks_cntl |= RADEON_PIX2CLK_SRC_SEL_P2PLLCLK | RADEON_PIXCLK_TV_SRC_SEL;</span>
<span class="lineNum">     922 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     923 </span>            : 
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
