/* autogenerated with parsecfg: do not edit. */

union thrReg {
 struct { uint32_t

 /* sorting 1 */
#define thr_thr_value_SHIFT 0
#define thr_thr_value_WIDTH 8

 thr_value:8, /*[7:0]  */
 hole0:24;
 } bits;

 uint32_t value;
};

union scrReg {
 struct { uint32_t

 /* sorting 1 */
#define scr_scr_value_SHIFT 0
#define scr_scr_value_WIDTH 8

 scr_value:8, /*[7:0]  */
 hole0:24;
 } bits;

 uint32_t value;
};

union rbrReg {
 struct { uint32_t

 /* sorting 1 */
#define rbr_rbr_value_SHIFT 0
#define rbr_rbr_value_WIDTH 8

 rbr_value:8, /*[7:0] ,RO */
 hole0:24;
 } bits;

 uint32_t value;
};

union msrReg {
 struct { uint32_t

 /* sorting 8 */
#define msr_dcts_SHIFT 0
#define msr_dcts_WIDTH 1
#define msr_ddsr_SHIFT 1
#define msr_ddsr_WIDTH 1
#define msr_teri_SHIFT 2
#define msr_teri_WIDTH 1
#define msr_ddcd_SHIFT 3
#define msr_ddcd_WIDTH 1
#define msr_cts_comp_SHIFT 4
#define msr_cts_comp_WIDTH 1
#define msr_dsr_comp_SHIFT 5
#define msr_dsr_comp_WIDTH 1
#define msr_ri_comp_SHIFT 6
#define msr_ri_comp_WIDTH 1
#define msr_dcd_comp_SHIFT 7
#define msr_dcd_comp_WIDTH 1

 dcts:1, /*[0:0] ,NO_MEM */
 ddsr:1, /*[1:1] ,NO_MEM */
 teri:1, /*[2:2] ,NO_MEM */
 ddcd:1, /*[3:3] ,NO_MEM */
 cts_comp:1, /*[4:4] ,NO_MEM */
 dsr_comp:1, /*[5:5] ,NO_MEM */
 ri_comp:1, /*[6:6] ,NO_MEM */
 dcd_comp:1, /*[7:7] ,NO_MEM */
 hole0:24;
 } bits;

 uint32_t value;
};

union mcrReg {
 struct { uint32_t

 /* sorting 5 */
#define mcr_dtr_SHIFT 0
#define mcr_dtr_WIDTH 1
#define mcr_rts_SHIFT 1
#define mcr_rts_WIDTH 1
#define mcr_ri_SHIFT 2
#define mcr_ri_WIDTH 1
#define mcr_dcd_SHIFT 3
#define mcr_dcd_WIDTH 1
#define mcr_loop_SHIFT 4
#define mcr_loop_WIDTH 1

 dtr:1, /*[0:0]  */
 rts:1, /*[1:1]  */
 ri:1, /*[2:2]  */
 dcd:1, /*[3:3]  */
 loop:1, /*[4:4]  */
 hole0:27;
 } bits;

 uint32_t value;
};

union lsrReg {
 struct { uint32_t

 /* sorting 8 */
#define lsr_dr_SHIFT 0
#define lsr_dr_WIDTH 1
#define lsr_oe_SHIFT 1
#define lsr_oe_WIDTH 1
#define lsr_pe_SHIFT 2
#define lsr_pe_WIDTH 1
#define lsr_fe_SHIFT 3
#define lsr_fe_WIDTH 1
#define lsr_bi_SHIFT 4
#define lsr_bi_WIDTH 1
#define lsr_xfifoempty_SHIFT 5
#define lsr_xfifoempty_WIDTH 1
#define lsr_xempty_SHIFT 6
#define lsr_xempty_WIDTH 1
#define lsr_jam_SHIFT 7
#define lsr_jam_WIDTH 1

 dr:1, /*[0:0] ,RO */
 oe:1, /*[1:1] ,RO */
 pe:1, /*[2:2] ,RO */
 fe:1, /*[3:3] ,RO */
 bi:1, /*[4:4] ,RO */
 xfifoempty:1, /*[5:5] ,RO */
 xempty:1, /*[6:6] ,RO */
 jam:1, /*[7:7] ,RO */
 hole0:24;
 } bits;

 uint32_t value;
};

union lcrReg {
 struct { uint32_t

 /* sorting 7 */
#define lcr_bpc_SHIFT 0
#define lcr_bpc_WIDTH 2
#define lcr_stop_SHIFT 2
#define lcr_stop_WIDTH 1
#define lcr_parity_SHIFT 3
#define lcr_parity_WIDTH 1
#define lcr_evenparity_SHIFT 4
#define lcr_evenparity_WIDTH 1
#define lcr_stickparity_SHIFT 5
#define lcr_stickparity_WIDTH 1
#define lcr_breaken_SHIFT 6
#define lcr_breaken_WIDTH 1
#define lcr_dlen_SHIFT 7
#define lcr_dlen_WIDTH 1

 bpc:2, /*[1:0]  */
 stop:1, /*[2:2]  */
 parity:1, /*[3:3]  */
 evenparity:1, /*[4:4]  */
 stickparity:1, /*[5:5]  */
 breaken:1, /*[6:6]  */
 dlen:1, /*[7:7]  */
 hole0:24;
 } bits;

 uint32_t value;
};

union iirReg {
 struct { uint32_t

 /* sorting 3 */
#define iir_interrupt_pending_SHIFT 0
#define iir_interrupt_pending_WIDTH 1
#define iir_interrupt_code_SHIFT 1
#define iir_interrupt_code_WIDTH 3
#define iir_forced_one_SHIFT 6
#define iir_forced_one_WIDTH 2

 interrupt_pending:1, /*[0:0] ,NO_MEM */
 interrupt_code:3, /*[3:1] ,NO_MEM */
 hole0:2,
 forced_one:2, /*[7:6] ,RO */
 hole1:24;
 } bits;

 uint32_t value;
};

union ierReg {
 struct { uint32_t

 /* sorting 4 */
#define ier_receive_data_available_int_SHIFT 0
#define ier_receive_data_available_int_WIDTH 1
#define ier_transmitter_holding_reg_empty_int_SHIFT 1
#define ier_transmitter_holding_reg_empty_int_WIDTH 1
#define ier_receiver_line_status_int_SHIFT 2
#define ier_receiver_line_status_int_WIDTH 1
#define ier_modem_status_int_SHIFT 3
#define ier_modem_status_int_WIDTH 1

 receive_data_available_int:1, /*[0:0]  */
 transmitter_holding_reg_empty_int:1, /*[1:1]  */
 receiver_line_status_int:1, /*[2:2]  */
 modem_status_int:1, /*[3:3]  */
 hole0:28;
 } bits;

 uint32_t value;
};

union fcrReg {
 struct { uint32_t

 /* sorting 5 */
#define fcr_ignored_SHIFT 0
#define fcr_ignored_WIDTH 1
#define fcr_clear_receiver_fifo_SHIFT 1
#define fcr_clear_receiver_fifo_WIDTH 1
#define fcr_clear_transmitter_fifo_SHIFT 2
#define fcr_clear_transmitter_fifo_WIDTH 1
#define fcr_reserved_SHIFT 3
#define fcr_reserved_WIDTH 3
#define fcr_receiver_fifo_trigger_level_SHIFT 6
#define fcr_receiver_fifo_trigger_level_WIDTH 2

 ignored:1, /*[0:0] ,NO_MEM */
 clear_receiver_fifo:1, /*[1:1] ,NO_MEM */
 clear_transmitter_fifo:1, /*[2:2] ,NO_MEM */
 reserved:3, /*[5:3] ,NO_MEM */
 receiver_fifo_trigger_level:2, /*[7:6]  */
 hole0:24;
 } bits;

 uint32_t value;
};

union clkselReg {
 struct { uint32_t

 /* sorting 1 */
#define clksel_clksel_value_SHIFT 0
#define clksel_clksel_value_WIDTH 1

 clksel_value:1, /*[0:0]  */
 hole0:31;
 } bits;

 uint32_t value;
};

union clkdivReg {
 struct { uint32_t

 /* sorting 1 */
#define clkdiv_clkdiv_value_SHIFT 0
#define clkdiv_clkdiv_value_WIDTH 16

 clkdiv_value:16, /*[15:0]  */
 hole0:16;
 } bits;

 uint32_t value;
};

struct uart_pc16550 {
 union rbrReg rbr; /* +0x00000000  */
 union thrReg thr; /* +0x00000004  */
 union ierReg ier; /* +0x00000008  */
 union iirReg iir; /* +0x0000000c  */
 union fcrReg fcr; /* +0x00000010  */
 union lcrReg lcr; /* +0x00000014  */
 union mcrReg mcr; /* +0x00000018  */
 union lsrReg lsr; /* +0x0000001c  */
 union msrReg msr; /* +0x00000020  */
 union scrReg scr; /* +0x00000024  */
 union clkdivReg clkdiv; /* +0x00000028  */
 union clkselReg clksel; /* +0x0000002c  */
};
