Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Fri Jul  5 01:41:39 2024

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 2.62 sec.

Routing started.
Building routing graph takes 0.66 sec.
Processing design graph takes 0.11 sec.
Total nets for routing : 1413.
Global routing takes 0.06 sec.
Detailed routing takes 0.53 sec.
Hold Violation Fix in router takes 0.11 sec.
Finish routing takes 0.08 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 1.84 sec.

IO Port Info:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                  | DIRECTION     | LOC     | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Sa_hold               | output        | T2      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| ad_clk_1              | output        | L7      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| ad_oe_1               | output        | K3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| ad_oe_2               | output        | J6      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| adc_data_1[0]         | input         | H2      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| adc_data_1[1]         | input         | H1      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| adc_data_1[2]         | input         | H7      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| adc_data_1[3]         | input         | G6      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| adc_data_1[4]         | input         | G3      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| adc_data_1[5]         | input         | G1      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| adc_data_1[6]         | input         | E3      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| adc_data_1[7]         | input         | E1      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| adc_data_1[8]         | input         | L4      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| adc_data_1[9]         | input         | L3      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ampl_state[0]         | output        | V6      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| ampl_state[1]         | output        | N11     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| ampl_state[2]         | output        | V12     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| ampl_state[3]         | output        | V8      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| en_force_trig         | output        | P8      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| enc_clk_ampl          | input         | M1      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| enc_clk_time          | input         | U1      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| enc_dt_ampl           | input         | M3      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| enc_dt_time           | input         | U2      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| key_force_trig        | input         | P6      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| key_run               | input         | R7      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| key_single            | input         | T7      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| meas_state[0]         | output        | T8      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| meas_state[1]         | output        | V13     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| spi_clk               | input         | N6      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| spi_cs                | input         | P7      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| spi_data_ready        | output        | N7      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| spi_miso              | output        | R5      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| spi_mosi              | input         | T5      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| state_change_flag     | output        | R8      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| sys_clk               | input         | V9      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| sys_rst_n             | input         | C4      | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| time_state[0]         | output        | U13     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| time_state[1]         | output        | T6      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| time_state[2]         | output        | M11     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| time_state[3]         | output        | T12     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| time_state[4]         | output        | U8      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| trigger               | input         | P2      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0.5      | 40            | 2                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 188      | 3748          | 6                  
|   FF                     | 350      | 22488         | 2                  
|   LUT                    | 616      | 14992         | 5                  
|   LUT-FF pairs           | 137      | 14992         | 1                  
| Use of CLMS              | 102      | 1892          | 6                  
|   FF                     | 169      | 11352         | 2                  
|   LUT                    | 296      | 7568          | 4                  
|   LUT-FF pairs           | 65       | 7568          | 1                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 0.5      | 60            | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 76       | 3480          | 3                  
| Use of IO                | 42       | 226           | 19                 
|   IOBD                   | 10       | 57            | 18                 
|   IOBR                   | 3        | 12            | 25                 
|   IOBS                   | 29       | 157           | 19                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 42       | 308           | 14                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 30            | 4                  
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst                   | Driver Pin     | Site Of Driver Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_56_112           | ntclkbufg_0         | 424             | 0                   | u_pll_clk/u_pll_e3/goppll     | CLKOUT1        | PLL_122_55              
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                      | Site Of Pll Inst     | Pin         | Net Of Pin                     | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst             | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_pll_clk/u_pll_e3/goppll     | PLL_122_55           | CLKFB       | u_pll_clk/u_pll_e3/ntCLKFB     |  -              |  -                  | u_pll_clk/u_pll_e3/goppll     | CLK_INT_FB           | PLL_122_55                    
| u_pll_clk/u_pll_e3/goppll     | PLL_122_55           | CLKIN1      | _N8                            |  -              |  -                  | sys_clk_ibuf/opit_1           | INCK                 | IOL_131_5                     
| u_pll_clk/u_pll_e3/goppll     | PLL_122_55           | CLKIN2      | ntR188                         |  -              |  -                  | GND_71                        | Z                    | HARD0N1_120_57                
| u_pll_clk/u_pll_e3/goppll     | PLL_122_55           | CLKOUT1     | clk_200m                       | 424             | 0                   |  ...                          |  ...                 |  ...                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                 | LUT     | FF      | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_module                       | 910     | 519     | 0                   | 0.5     | 0.5     | 0           | 0       | 0        | 0            | 42     | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 1        
| + u_adc_rd                       | 327     | 168     | 0                   | 0.5     | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_f_measure                    | 0       | 2       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_force_trig                   | 137     | 33      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ip_fifo                      | 191     | 147     | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_async_fifo                 | 120     | 112     | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_async_fifo     | 120     | 112     | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl         | 120     | 112     | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram            | 0       | 0       | 0                   | 0       | 0.5     | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_output_shaping               | 5       | 4       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_clk                      | 0       | 0       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_spi_drive                    | 59      | 50      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_state_control                | 191     | 115     | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_encoder_drive_ampl         | 2       | 4       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_encoder_drive_time         | 2       | 4       | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_key_debounce_force_trig    | 49      | 23      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_key_debounce_run           | 49      | 23      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_key_debounce_single        | 50      | 23      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-----------------------------------------------------------------------------------------+
| Type       | File Name                                                                 
+-----------------------------------------------------------------------------------------+
| Input      | D:/pango/MyProject/oscillosope/prj/device_map/top_module_map.adf          
|            | D:/pango/MyProject/oscillosope/prj/device_map/top_module.pcf              
| Output     | D:/pango/MyProject/oscillosope/prj/place_route/top_module_pnr.adf         
|            | D:/pango/MyProject/oscillosope/prj/place_route/clock_utilization.txt      
|            | D:/pango/MyProject/oscillosope/prj/place_route/top_module_plc.adf         
|            | D:/pango/MyProject/oscillosope/prj/place_route/top_module.prr             
|            | D:/pango/MyProject/oscillosope/prj/place_route/top_module_prr.prt         
|            | D:/pango/MyProject/oscillosope/prj/place_route/top_module_pnr.netlist     
|            | D:/pango/MyProject/oscillosope/prj/place_route/prr.db                     
+-----------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 814 MB
Total CPU time to pnr completion : 0h:0m:10s
Process Total CPU time to pnr completion : 0h:0m:10s
Total real time to pnr completion : 0h:0m:15s
