INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/CSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/alu_opcodes_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/riscv_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/fulladder32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/interrupt_c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/led_sb_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_sb_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/miriscv_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/miriscv_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/rf_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/riscv_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/riscv_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_unit
INFO: [VRFC 10-2458] undeclared symbol rd_sb, assumed default net type wire [C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/riscv_unit.sv:155]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/sw_sb_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_sb_ctrl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/sw_sb_ctrl.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Владимир/Desktop/lab_5_aps/project_1.srcs/sources_1/new/аlu_rsсv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_rscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Владимир/Downloads/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-3380] identifier 'cntr' is used before its declaration [C:/Users/Владимир/Downloads/testbench.sv:45]
