/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [14:0] _00_;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  reg [18:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [19:0] celloutsig_1_15z;
  wire [25:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [24:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [29:0] celloutsig_1_8z;
  reg [7:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 15'h0000;
    else _00_ <= in_data[28:14];
  assign celloutsig_0_3z = in_data[59:56] >= in_data[48:45];
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } >= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_8z = in_data[56:49] >= { _00_[9:4], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_6z[8:5], celloutsig_0_5z } >= { _00_[7:5], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[118:115] >= celloutsig_1_0z[6:3];
  assign celloutsig_1_3z = in_data[164:160] >= { celloutsig_1_0z[4:2], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_0z[5:3], celloutsig_1_3z } >= celloutsig_1_0z[5:2];
  assign celloutsig_1_7z = { celloutsig_1_6z[4:2], celloutsig_1_0z } >= celloutsig_1_5z[14:4];
  assign celloutsig_0_1z = { _00_[11:1], _00_ } >= in_data[89:64];
  assign celloutsig_1_12z = { celloutsig_1_9z[5:2], celloutsig_1_2z } >= celloutsig_1_11z[18:7];
  assign celloutsig_1_14z = celloutsig_1_6z[3:1] >= celloutsig_1_10z[8:6];
  assign celloutsig_1_18z = celloutsig_1_15z[2:0] >= celloutsig_1_9z[3:1];
  assign celloutsig_0_2z = in_data[34:31] >= in_data[35:32];
  assign celloutsig_1_19z = { celloutsig_1_11z[17], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z } >= celloutsig_1_16z[25:8];
  assign celloutsig_0_6z = { in_data[29:18], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z } % { 1'h1, _00_[13:0], in_data[0] };
  assign celloutsig_1_0z = in_data[126:119] % { 1'h1, in_data[169:163] };
  assign celloutsig_1_2z = celloutsig_1_0z % { 1'h1, celloutsig_1_0z[6:1], in_data[96] };
  assign celloutsig_1_5z = { in_data[183:176], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, celloutsig_1_0z[3:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_2z[6:3], celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_5z[14:13], celloutsig_1_1z, celloutsig_1_4z, in_data[96] };
  assign celloutsig_1_8z = { in_data[119:106], celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, in_data[178:159], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_8z[27:19] % { 1'h1, in_data[182:175] };
  assign celloutsig_1_15z = { in_data[108:105], celloutsig_1_9z, celloutsig_1_9z } % { 1'h1, celloutsig_1_5z[17:2], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_16z = { celloutsig_1_5z[24:7], celloutsig_1_0z } % { 1'h1, celloutsig_1_6z[2:1], celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_0z[7:1], in_data[96] };
  always_latch
    if (!clkin_data[32]) celloutsig_1_9z = 8'h00;
    else if (clkin_data[96]) celloutsig_1_9z = { celloutsig_1_2z[1], celloutsig_1_6z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_11z = 19'h00000;
    else if (clkin_data[96]) celloutsig_1_11z = { celloutsig_1_8z[27:15], celloutsig_1_6z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
