// Seed: 2980819782
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input tri0 id_2
);
  wire [-1 : 1] id_4;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input wand id_2,
    output wor id_3,
    output tri0 id_4,
    output wire id_5,
    output wire id_6,
    input tri1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input tri0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input tri0 id_13
);
  always @(1 or posedge id_10) id_1 = -1;
  initial begin : LABEL_0
    id_0 = 1;
  end
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_11
  );
  assign modCall_1.id_2 = 0;
endmodule
