
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.04

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.26 source latency counter[0]$_DFFE_PN0P_/CLK ^
  -0.26 target latency pwm_out$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: period_reg[1]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net21 (net)
                  0.06    0.00    0.72 ^ input18/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.15    0.19    0.92 ^ input18/X (sky130_fd_sc_hd__buf_4)
                                         net19 (net)
                  0.15    0.00    0.92 ^ period_reg[1]$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.92   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.05    0.06    0.15    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.06    0.00    0.26 ^ period_reg[1]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.26   clock reconvergence pessimism
                          0.15    0.41   library removal time
                                  0.41   data required time
-----------------------------------------------------------------------------
                                  0.41   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: duty_cycle[3] (input port clocked by core_clock)
Endpoint: duty_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ duty_cycle[3] (in)
                                         duty_cycle[3] (net)
                  0.00    0.00    0.20 ^ input4/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.08    0.09    0.29 ^ input4/X (sky130_fd_sc_hd__clkbuf_1)
                                         net5 (net)
                  0.08    0.00    0.29 ^ _185_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.03    0.05    0.34 v _185_/Y (sky130_fd_sc_hd__nand2_1)
                                         _061_ (net)
                  0.03    0.00    0.34 v _186_/B1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.07    0.06    0.40 ^ _186_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _011_ (net)
                  0.07    0.00    0.40 ^ duty_reg[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.40   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.05    0.07    0.15    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.26 ^ duty_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.26   clock reconvergence pessimism
                         -0.04    0.22   library hold time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net21 (net)
                  0.06    0.00    0.72 ^ input18/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.15    0.19    0.92 ^ input18/X (sky130_fd_sc_hd__buf_4)
                                         net19 (net)
                  0.15    0.00    0.92 ^ hold1/A (sky130_fd_sc_hd__buf_6)
    16    0.08    0.16    0.22    1.14 ^ hold1/X (sky130_fd_sc_hd__buf_6)
                                         net1 (net)
                  0.16    0.00    1.14 ^ counter[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.14   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.05    0.06    0.15    5.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.06    0.00    5.26 ^ counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.26   clock reconvergence pessimism
                          0.21    5.46   library recovery time
                                  5.46   data required time
-----------------------------------------------------------------------------
                                  5.46   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  4.33   slack (MET)


Startpoint: counter[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: duty_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.05    0.07    0.15    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.26 ^ counter[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.02    0.15    0.41    0.67 ^ counter[5]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         counter[5] (net)
                  0.15    0.00    0.67 ^ _128_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.06    0.09    0.76 v _128_/Y (sky130_fd_sc_hd__inv_1)
                                         _094_ (net)
                  0.06    0.00    0.76 v _220_/A (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.30    1.06 ^ _220_/SUM (sky130_fd_sc_hd__ha_1)
                                         _096_ (net)
                  0.07    0.00    1.06 ^ _147_/C (sky130_fd_sc_hd__nand4_1)
     2    0.01    0.13    0.14    1.21 v _147_/Y (sky130_fd_sc_hd__nand4_1)
                                         _034_ (net)
                  0.13    0.00    1.21 v _150_/A (sky130_fd_sc_hd__nor2_2)
     7    0.03    0.37    0.35    1.56 ^ _150_/Y (sky130_fd_sc_hd__nor2_2)
                                         _037_ (net)
                  0.37    0.00    1.56 ^ _178_/A (sky130_fd_sc_hd__buf_6)
    10    0.05    0.11    0.22    1.78 ^ _178_/X (sky130_fd_sc_hd__buf_6)
                                         _057_ (net)
                  0.11    0.00    1.78 ^ _179_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    2.11 v _179_/X (sky130_fd_sc_hd__mux2_1)
                                         _008_ (net)
                  0.06    0.00    2.11 v duty_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.11   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.05    0.07    0.15    5.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    5.26 ^ duty_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.26   clock reconvergence pessimism
                         -0.11    5.15   library setup time
                                  5.15   data required time
-----------------------------------------------------------------------------
                                  5.15   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  3.04   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net21 (net)
                  0.06    0.00    0.72 ^ input18/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.15    0.19    0.92 ^ input18/X (sky130_fd_sc_hd__buf_4)
                                         net19 (net)
                  0.15    0.00    0.92 ^ hold1/A (sky130_fd_sc_hd__buf_6)
    16    0.08    0.16    0.22    1.14 ^ hold1/X (sky130_fd_sc_hd__buf_6)
                                         net1 (net)
                  0.16    0.00    1.14 ^ counter[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.14   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.05    0.06    0.15    5.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.06    0.00    5.26 ^ counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.26   clock reconvergence pessimism
                          0.21    5.46   library recovery time
                                  5.46   data required time
-----------------------------------------------------------------------------
                                  5.46   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  4.33   slack (MET)


Startpoint: counter[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: duty_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.05    0.07    0.15    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.26 ^ counter[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.02    0.15    0.41    0.67 ^ counter[5]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         counter[5] (net)
                  0.15    0.00    0.67 ^ _128_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.06    0.09    0.76 v _128_/Y (sky130_fd_sc_hd__inv_1)
                                         _094_ (net)
                  0.06    0.00    0.76 v _220_/A (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.30    1.06 ^ _220_/SUM (sky130_fd_sc_hd__ha_1)
                                         _096_ (net)
                  0.07    0.00    1.06 ^ _147_/C (sky130_fd_sc_hd__nand4_1)
     2    0.01    0.13    0.14    1.21 v _147_/Y (sky130_fd_sc_hd__nand4_1)
                                         _034_ (net)
                  0.13    0.00    1.21 v _150_/A (sky130_fd_sc_hd__nor2_2)
     7    0.03    0.37    0.35    1.56 ^ _150_/Y (sky130_fd_sc_hd__nor2_2)
                                         _037_ (net)
                  0.37    0.00    1.56 ^ _178_/A (sky130_fd_sc_hd__buf_6)
    10    0.05    0.11    0.22    1.78 ^ _178_/X (sky130_fd_sc_hd__buf_6)
                                         _057_ (net)
                  0.11    0.00    1.78 ^ _179_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    2.11 v _179_/X (sky130_fd_sc_hd__mux2_1)
                                         _008_ (net)
                  0.06    0.00    2.11 v duty_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.11   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.05    0.07    0.15    5.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    5.26 ^ duty_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.26   clock reconvergence pessimism
                         -0.11    5.15   library setup time
                                  5.15   data required time
-----------------------------------------------------------------------------
                                  5.15   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                  3.04   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.1309287548065186

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4983880519866943

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7548

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.043867193162441254

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.047616999596357346

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9213

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: duty_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.15    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.26 ^ counter[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.41    0.67 ^ counter[5]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.09    0.76 v _128_/Y (sky130_fd_sc_hd__inv_1)
   0.30    1.06 ^ _220_/SUM (sky130_fd_sc_hd__ha_1)
   0.14    1.21 v _147_/Y (sky130_fd_sc_hd__nand4_1)
   0.35    1.56 ^ _150_/Y (sky130_fd_sc_hd__nor2_2)
   0.22    1.78 ^ _178_/X (sky130_fd_sc_hd__buf_6)
   0.33    2.11 v _179_/X (sky130_fd_sc_hd__mux2_1)
   0.00    2.11 v duty_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.11   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.15    5.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.26 ^ duty_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.26   clock reconvergence pessimism
  -0.11    5.15   library setup time
           5.15   data required time
---------------------------------------------------------
           5.15   data required time
          -2.11   data arrival time
---------------------------------------------------------
           3.04   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: duty_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: duty_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.15    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.26 ^ duty_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.35    0.61 ^ duty_reg[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.73 ^ _179_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.73 ^ duty_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.73   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.15    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.26 ^ duty_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.26   clock reconvergence pessimism
  -0.03    0.23   library hold time
           0.23   data required time
---------------------------------------------------------
           0.23   data required time
          -0.73   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2573

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2577

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.1091

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.0361

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
143.952397

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.07e-04   5.09e-05   2.92e-10   3.58e-04  39.7%
Combinational          1.61e-04   1.99e-04   3.53e-10   3.60e-04  39.9%
Clock                  1.09e-04   7.44e-05   4.14e-11   1.83e-04  20.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.77e-04   3.25e-04   6.87e-10   9.01e-04 100.0%
                          64.0%      36.0%       0.0%
