{
  "processor": "Cyrix Cx486DLC",
  "manufacturer": "Cyrix",
  "year": 1992,
  "schema_version": "1.0",
  "source": "Cx486DLC datasheet, Cyrix Corporation 1992",
  "base_architecture": "i80486",
  "base_timing_reference": "models/intel/i80486/timing/i80486_timing.json",
  "timing_notes": "486-class ISA in 386 pin-out package. 1KB write-through L1 cache (vs 8KB on Intel 486). Same x86 instruction set as i486 but slower memory access due to 386 bus interface and smaller cache. Some instructions slightly faster than 386 due to internal 486-like pipeline.",
  "instruction_count": 28,
  "instructions": [
    {"mnemonic": "ADD r,r", "opcode": "0x01", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF,SF,ZF,AF,PF,CF", "notes": "Register add, 1-cycle like 486"},
    {"mnemonic": "ADD r,imm", "opcode": "0x81", "bytes": 6, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF,SF,ZF,AF,PF,CF", "notes": "Add immediate"},
    {"mnemonic": "SUB r,r", "opcode": "0x29", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF,SF,ZF,AF,PF,CF", "notes": "Register subtract"},
    {"mnemonic": "AND r,r", "opcode": "0x21", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF,SF,ZF,PF,CF", "notes": "Bitwise AND"},
    {"mnemonic": "OR r,r", "opcode": "0x09", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF,SF,ZF,PF,CF", "notes": "Bitwise OR"},
    {"mnemonic": "XOR r,r", "opcode": "0x31", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF,SF,ZF,PF,CF", "notes": "Bitwise XOR"},
    {"mnemonic": "CMP r,r", "opcode": "0x39", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF,SF,ZF,AF,PF,CF", "notes": "Compare"},
    {"mnemonic": "SHL r,imm", "opcode": "0xC1", "bytes": 3, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF,SF,ZF,PF,CF", "notes": "Shift left"},
    {"mnemonic": "MOV r,r", "opcode": "0x89", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register move"},
    {"mnemonic": "MOV r,imm", "opcode": "0xB8", "bytes": 5, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate"},
    {"mnemonic": "MOV r,[mem]", "opcode": "0x8B", "bytes": 6, "cycles": 3, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load from memory, 3 cycles (1KB cache)"},
    {"mnemonic": "MOV [mem],r", "opcode": "0x89", "bytes": 6, "cycles": 3, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store to memory"},
    {"mnemonic": "LEA r,[mem]", "opcode": "0x8D", "bytes": 6, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load effective address"},
    {"mnemonic": "PUSH r", "opcode": "0x50", "bytes": 1, "cycles": 3, "category": "memory", "addressing_mode": "register", "flags_affected": "none", "notes": "Push to stack"},
    {"mnemonic": "POP r", "opcode": "0x58", "bytes": 1, "cycles": 3, "category": "memory", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop from stack"},
    {"mnemonic": "JMP rel", "opcode": "0xE9", "bytes": 5, "cycles": 5, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Unconditional jump"},
    {"mnemonic": "Jcc rel", "opcode": "0x0F80", "bytes": 6, "cycles": 5, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Conditional jump (taken)"},
    {"mnemonic": "CALL rel", "opcode": "0xE8", "bytes": 5, "cycles": 7, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Near call"},
    {"mnemonic": "RET", "opcode": "0xC3", "bytes": 1, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Near return"},
    {"mnemonic": "LOOP rel", "opcode": "0xE2", "bytes": 2, "cycles": 6, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Loop with ECX counter"},
    {"mnemonic": "IMUL r,r", "opcode": "0x0FAF", "bytes": 3, "cycles": 12, "category": "multiply", "addressing_mode": "register", "flags_affected": "OF,CF", "notes": "Signed multiply, 12 cycles"},
    {"mnemonic": "MUL r", "opcode": "0xF7", "bytes": 2, "cycles": 12, "category": "multiply", "addressing_mode": "register", "flags_affected": "OF,CF", "notes": "Unsigned multiply"},
    {"mnemonic": "DIV r", "opcode": "0xF7", "bytes": 2, "cycles": 30, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Unsigned divide, 30 cycles"},
    {"mnemonic": "IDIV r", "opcode": "0xF7", "bytes": 2, "cycles": 30, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Signed divide"},
    {"mnemonic": "REP MOVSB", "opcode": "0xF3A4", "bytes": 2, "cycles": 5, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Repeat move string byte (5 + 4n cycles)"},
    {"mnemonic": "NOP", "opcode": "0x90", "bytes": 1, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "IN AL,port", "opcode": "0xE4", "bytes": 2, "cycles": 8, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Input from port"},
    {"mnemonic": "OUT port,AL", "opcode": "0xE6", "bytes": 2, "cycles": 8, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Output to port"}
  ]
}
