Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Programme_Universitaet/Vivado2022/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_4_bit_tb_top_behav xil_defaultlib.adder_4_bit_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/9999.0_0921_2117/installs/lin64/Vivado/2023.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4100] "D:/Programs_extra/Github/Verilog_essentials/uvm_example/uvm_example.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Programs_extra/Github/Verilog_essentials/uvm_example/uvm_example.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.adder_4_bit_test_list
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.adder_4_bit_agent_pkg
Compiling package xil_defaultlib.adder_4_bit_ref_model_pkg
Compiling package xil_defaultlib.adder_4_bit_env_pkg
Compiling package xil_defaultlib.adder_4_bit_seq_list
Compiling module xil_defaultlib.dr_cb
Compiling module xil_defaultlib.rc_cb
Compiling module xil_defaultlib.adder_4_bit_interface
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder_4_bit
Compiling module xil_defaultlib.adder_4_bit_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_4_bit_tb_top_behav
