{
  "Top": "aqed_top",
  "RtlTop": "aqed_top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "aartix7",
    "Device": "xa7a12t",
    "Package": "csg325",
    "Speed": "-1q"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "100",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "79",
    "Uncertainty": "12.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 100.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "aqed_top",
    "Version": "1.0",
    "DisplayName": "Aqed_top",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/buf4bug3.cpp"],
    "Vhdl": [
      "impl\/vhdl\/aes256_encrypt_ecb.vhd",
      "impl\/vhdl\/aes256_encrypt_ecbkb.vhd",
      "impl\/vhdl\/aes256_encrypt_eccud.vhd",
      "impl\/vhdl\/aes256_encrypt_ecdEe.vhd",
      "impl\/vhdl\/aqed_in.vhd",
      "impl\/vhdl\/aqed_in_state_key_V.vhd",
      "impl\/vhdl\/aqed_out.vhd",
      "impl\/vhdl\/aqed_top_bmc_in.vhd",
      "impl\/vhdl\/aqed_top_mux_42_8fYi.vhd",
      "impl\/vhdl\/workload.vhd",
      "impl\/vhdl\/workload_local_keeOg.vhd",
      "impl\/vhdl\/aqed_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/aes256_encrypt_ecb.v",
      "impl\/verilog\/aes256_encrypt_ecbkb.v",
      "impl\/verilog\/aes256_encrypt_ecbkb_rom.dat",
      "impl\/verilog\/aes256_encrypt_eccud.v",
      "impl\/verilog\/aes256_encrypt_ecdEe.v",
      "impl\/verilog\/aqed_in.v",
      "impl\/verilog\/aqed_in_state_key_V.v",
      "impl\/verilog\/aqed_in_state_key_V_ram.dat",
      "impl\/verilog\/aqed_out.v",
      "impl\/verilog\/aqed_top_bmc_in.v",
      "impl\/verilog\/aqed_top_bmc_in_ram.dat",
      "impl\/verilog\/aqed_top_mux_42_8fYi.v",
      "impl\/verilog\/workload.v",
      "impl\/verilog\/workload_local_keeOg.v",
      "impl\/verilog\/workload_local_keeOg_rom.dat",
      "impl\/verilog\/aqed_top.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "agg_result": {
      "type": "data",
      "dir": "out",
      "width": "20",
      "ctype": {"DATA": {
          "Type": "struct",
          "Width": "20",
          "Fields": {
            "qed_done": {
              "Type": "integer unsigned",
              "Width": "1"
            },
            "qed_check": {
              "Type": "integer unsigned",
              "Width": "1"
            },
            "orig_issued": {
              "Type": "integer unsigned",
              "Width": "1"
            },
            "orig_done": {
              "Type": "integer unsigned",
              "Width": "1"
            },
            "dup": {
              "Type": "array",
              "Width": "16",
              "Dimension": "2",
              "Element": {
                "Type": "integer unsigned",
                "Width": "8"
              }
            }
          }
        }}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "dup_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "dup_idx_V": {
      "type": "data",
      "dir": "in",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "2"
        }}
    },
    "num_V": {
      "type": "data",
      "dir": "in",
      "width": "3",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "3"
        }}
    },
    "orig_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "orig_idx_V": {
      "type": "data",
      "dir": "in",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "2"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "agg_result": {
      "dir": "out",
      "width": "20"
    },
    "orig_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "dup_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "orig_idx_V": {
      "dir": "in",
      "width": "2"
    },
    "dup_idx_V": {
      "dir": "in",
      "width": "2"
    },
    "num_V": {
      "dir": "in",
      "width": "3"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "agg_result": {
      "interfaceRef": "agg_result",
      "dir": "out",
      "dataWidth": "20",
      "handshakeRef": "ap_none",
      "firstOutLatency": "6"
    },
    "orig_V": {
      "interfaceRef": "orig_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "dup_V": {
      "interfaceRef": "dup_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "orig_idx_V": {
      "interfaceRef": "orig_idx_V",
      "dir": "in",
      "dataWidth": "2",
      "handshakeRef": "ap_none"
    },
    "dup_idx_V": {
      "interfaceRef": "dup_idx_V",
      "dir": "in",
      "dataWidth": "2",
      "handshakeRef": "ap_none"
    },
    "num_V": {
      "interfaceRef": "num_V",
      "dir": "in",
      "dataWidth": "3",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "aqed_top",
      "Instances": [
        {
          "ModuleName": "workload",
          "InstanceName": "grp_workload_fu_113",
          "Instances": [{
              "ModuleName": "aes256_encrypt_ecb",
              "InstanceName": "grp_aes256_encrypt_ecb_fu_196"
            }]
        },
        {
          "ModuleName": "aqed_in",
          "InstanceName": "grp_aqed_in_fu_123"
        },
        {
          "ModuleName": "aqed_out",
          "InstanceName": "grp_aqed_out_fu_161"
        }
      ]
    },
    "Metrics": {
      "aqed_in": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "10",
          "LatencyWorst": "17",
          "PipelineIIMin": "3",
          "PipelineIIMax": "17",
          "PipelineII": "3 ~ 17",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "100.00",
          "Uncertainty": "12.50",
          "Estimate": "7.290"
        },
        "Area": {
          "BRAM_18K": "1",
          "FF": "84",
          "LUT": "664",
          "DSP48E": "0"
        }
      },
      "aes256_encrypt_ecb": {
        "Latency": {
          "LatencyBest": "46",
          "LatencyAvg": "46",
          "LatencyWorst": "46",
          "PipelineII": "46",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "100.00",
          "Uncertainty": "12.50",
          "Estimate": "9.254"
        },
        "Loops": [
          {
            "Name": "ecb1",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "cpkey",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "sub",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "addkey",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "FF": "109",
          "LUT": "547",
          "DSP48E": "0"
        }
      },
      "workload": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "100.00",
          "Uncertainty": "12.50",
          "Estimate": "9.254"
        },
        "Loops": [{
            "Name": "major_loop",
            "TripCount": "1",
            "Latency": "66",
            "PipelineII": "",
            "PipelineDepth": "66",
            "Loops": [
              {
                "Name": "major_loop.1",
                "TripCount": "4",
                "Latency": "12",
                "PipelineII": "",
                "PipelineDepth": "3"
              },
              {
                "Name": "major_loop.2",
                "TripCount": "4",
                "Latency": "4",
                "PipelineII": "",
                "PipelineDepth": "1"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "2",
          "FF": "211",
          "LUT": "721",
          "DSP48E": "0"
        }
      },
      "aqed_out": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "100.00",
          "Uncertainty": "12.50",
          "Estimate": "4.986"
        },
        "Area": {
          "FF": "62",
          "LUT": "280",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "aqed_top": {
        "Latency": {
          "LatencyBest": "79",
          "LatencyAvg": "86",
          "LatencyWorst": "93",
          "PipelineIIMin": "80",
          "PipelineIIMax": "94",
          "PipelineII": "80 ~ 94",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "100.00",
          "Uncertainty": "12.50",
          "Estimate": "9.254"
        },
        "Area": {
          "BRAM_18K": "3",
          "FF": "440",
          "LUT": "1789",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-04-10 23:59:24 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
