#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jan 25 15:52:33 2019
# Process ID: 15364
# Current directory: c:/ue/vivado
# Command line: vivado.exe -mode tcl -source synthesis.tcl
# Log file: c:/ue/vivado/vivado.log
# Journal file: c:/ue/vivado\vivado.jou
#-----------------------------------------------------------
source synthesis.tcl
# read_verilog      F:/DAHENG/hw_mars/mars_platform/TD/Development_Phase/003_develop_phase/fpga_platform/ver10/src/gige_vision/packet_switch.v
# read_xdc src/template.xdc
# synth_design -top packet_switch -part xc7a100tfgg484-2
Command: synth_design -top packet_switch -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5776 
WARNING: [Synth 8-2507] parameter declaration becomes local in packet_switch with formal parameter declaration list [F:/DAHENG/hw_mars/mars_platform/TD/Development_Phase/003_develop_phase/fpga_platform/ver10/src/gige_vision/packet_switch.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in packet_switch with formal parameter declaration list [F:/DAHENG/hw_mars/mars_platform/TD/Development_Phase/003_develop_phase/fpga_platform/ver10/src/gige_vision/packet_switch.v:133]
WARNING: [Synth 8-2507] parameter declaration becomes local in packet_switch with formal parameter declaration list [F:/DAHENG/hw_mars/mars_platform/TD/Development_Phase/003_develop_phase/fpga_platform/ver10/src/gige_vision/packet_switch.v:134]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 428.043 ; gain = 112.758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'packet_switch' [F:/DAHENG/hw_mars/mars_platform/TD/Development_Phase/003_develop_phase/fpga_platform/ver10/src/gige_vision/packet_switch.v:29]
	Parameter SHORT_REG_WD bound to: 16 - type: integer 
	Parameter REG_WD bound to: 32 - type: integer 
	Parameter LONG_REG_WD bound to: 64 - type: integer 
	Parameter TX_DATA_WD bound to: 64 - type: integer 
	Parameter TX_BE_WD bound to: 8 - type: integer 
	Parameter MAC_BE_WD bound to: 8 - type: integer 
	Parameter MAC_DATA_WD bound to: 64 - type: integer 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_GVCP bound to: 3'b001 
	Parameter S_MAC bound to: 3'b010 
	Parameter S_GVSP bound to: 3'b011 
	Parameter S_GAP bound to: 3'b100 
	Parameter PROTOCOL_BYTES bound to: 16 - type: integer 
	Parameter SMAC_NUM bound to: 2 - type: integer 
	Parameter DATA_CNT_WD bound to: 1 - type: integer 
	Parameter TYPE_IP bound to: 16'b0000100000000000 
	Parameter TYPE_IPV4 bound to: 4'b0100 
	Parameter IHL bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'packet_switch' (1#1) [F:/DAHENG/hw_mars/mars_platform/TD/Development_Phase/003_develop_phase/fpga_platform/ver10/src/gige_vision/packet_switch.v:29]
WARNING: [Synth 8-3917] design packet_switch has port ov_tx_ifg_delay[7] driven by constant 0
WARNING: [Synth 8-3917] design packet_switch has port ov_tx_ifg_delay[6] driven by constant 0
WARNING: [Synth 8-3917] design packet_switch has port ov_tx_ifg_delay[5] driven by constant 0
WARNING: [Synth 8-3917] design packet_switch has port ov_tx_ifg_delay[4] driven by constant 0
WARNING: [Synth 8-3917] design packet_switch has port ov_tx_ifg_delay[3] driven by constant 0
WARNING: [Synth 8-3917] design packet_switch has port ov_tx_ifg_delay[2] driven by constant 0
WARNING: [Synth 8-3917] design packet_switch has port ov_tx_ifg_delay[1] driven by constant 0
WARNING: [Synth 8-3917] design packet_switch has port ov_tx_ifg_delay[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 458.496 ; gain = 143.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 458.496 ; gain = 143.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 458.496 ; gain = 143.211
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/ue/vivado/src/template.xdc]
Finished Parsing XDC File [c:/ue/vivado/src/template.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 820.492 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 820.492 ; gain = 505.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 820.492 ; gain = 505.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 820.492 ; gain = 505.207
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'packet_switch'
INFO: [Synth 8-5544] ROM "jump_in_mac" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jump_in_gvcp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "fsm_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sgap_num" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                  S_GVCP |                              100 |                              001
                   S_MAC |                              011 |                              010
                  S_GVSP |                              010 |                              011
                   S_GAP |                              001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'packet_switch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 820.492 ; gain = 505.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module packet_switch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "fsm_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design packet_switch has port ov_tx_ifg_delay[7] driven by constant 0
WARNING: [Synth 8-3917] design packet_switch has port ov_tx_ifg_delay[6] driven by constant 0
WARNING: [Synth 8-3917] design packet_switch has port ov_tx_ifg_delay[5] driven by constant 0
WARNING: [Synth 8-3917] design packet_switch has port ov_tx_ifg_delay[4] driven by constant 0
WARNING: [Synth 8-3917] design packet_switch has port ov_tx_ifg_delay[3] driven by constant 0
WARNING: [Synth 8-3917] design packet_switch has port ov_tx_ifg_delay[2] driven by constant 0
WARNING: [Synth 8-3917] design packet_switch has port ov_tx_ifg_delay[1] driven by constant 0
WARNING: [Synth 8-3917] design packet_switch has port ov_tx_ifg_delay[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'sgap_num_reg[29]' (FDRE) to 'sgap_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'sgap_num_reg[30]' (FDRE) to 'sgap_num_reg[31]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[96]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[97]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[98]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[99]' (FDE) to 'mac_data_shift_reg[118]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[100]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[101]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[102]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[103]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[104]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[105]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[106]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[107]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[108]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[109]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[110]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[111]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[112]' (FDE) to 'mac_data_shift_reg[118]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[113]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[114]' (FDE) to 'mac_data_shift_reg[118]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[115]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[116]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[117]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[119]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[120]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[121]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[122]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[123]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[124]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[125]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3886] merging instance 'mac_data_shift_reg[126]' (FDE) to 'mac_data_shift_reg[127]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mac_data_shift_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_cnt_reg[0] )
WARNING: [Synth 8-3332] Sequential element (data_cnt_reg[0]) is unused and will be removed from module packet_switch.
WARNING: [Synth 8-3332] Sequential element (mac_data_shift_reg[127]) is unused and will be removed from module packet_switch.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 820.492 ; gain = 505.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 825.504 ; gain = 510.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 839.957 ; gain = 524.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 850.375 ; gain = 535.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 850.375 ; gain = 535.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 850.375 ; gain = 535.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 850.375 ; gain = 535.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 850.375 ; gain = 535.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 850.375 ; gain = 535.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 850.375 ; gain = 535.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    47|
|3     |LUT1   |    63|
|4     |LUT2   |    32|
|5     |LUT3   |     7|
|6     |LUT4   |    55|
|7     |LUT5   |    84|
|8     |LUT6   |    86|
|9     |MUXF7  |     1|
|10    |FDRE   |   297|
|11    |FDSE   |    12|
|12    |IBUF   |   278|
|13    |OBUF   |    88|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1051|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 850.375 ; gain = 535.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 850.375 ; gain = 173.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 850.375 ; gain = 535.090
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 326 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'packet_switch' is not ideal for floorplanning, since the cellview 'packet_switch' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/ue/vivado/src/template.xdc]
Finished Parsing XDC File [c:/ue/vivado/src/template.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 864.977 ; gain = 562.598
# report_utilization -file utilization_summary.rpt
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.071 . Memory (MB): peak = 864.977 ; gain = 0.000
# report_timing_summary -file timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1264.250 ; gain = 399.273
INFO: [Common 17-206] Exiting Vivado at Fri Jan 25 15:53:51 2019...
