[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/PoundParam/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PoundParam/dut.v
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<610> s<609> l<2:1> el<1:50>
n<module> u<2> t<Module_keyword> p<47> s<3> l<2:1> el<2:7>
n<dffr> u<3> t<StringConst> p<47> s<46> l<2:8> el<2:12>
n<din> u<4> t<StringConst> p<7> s<6> l<2:14> el<2:17>
n<> u<5> t<Constant_bit_select> p<6> l<2:17> el<2:17>
n<> u<6> t<Constant_select> p<7> c<5> l<2:17> el<2:17>
n<> u<7> t<Port_reference> p<8> c<4> l<2:14> el<2:17>
n<> u<8> t<Port_expression> p<9> c<7> l<2:14> el<2:17>
n<> u<9> t<Port> p<46> c<8> s<15> l<2:14> el<2:17>
n<clk> u<10> t<StringConst> p<13> s<12> l<2:19> el<2:22>
n<> u<11> t<Constant_bit_select> p<12> l<2:22> el<2:22>
n<> u<12> t<Constant_select> p<13> c<11> l<2:22> el<2:22>
n<> u<13> t<Port_reference> p<14> c<10> l<2:19> el<2:22>
n<> u<14> t<Port_expression> p<15> c<13> l<2:19> el<2:22>
n<> u<15> t<Port> p<46> c<14> s<21> l<2:19> el<2:22>
n<rst> u<16> t<StringConst> p<19> s<18> l<2:24> el<2:27>
n<> u<17> t<Constant_bit_select> p<18> l<2:27> el<2:27>
n<> u<18> t<Constant_select> p<19> c<17> l<2:27> el<2:27>
n<> u<19> t<Port_reference> p<20> c<16> l<2:24> el<2:27>
n<> u<20> t<Port_expression> p<21> c<19> l<2:24> el<2:27>
n<> u<21> t<Port> p<46> c<20> s<27> l<2:24> el<2:27>
n<q> u<22> t<StringConst> p<25> s<24> l<2:29> el<2:30>
n<> u<23> t<Constant_bit_select> p<24> l<2:30> el<2:30>
n<> u<24> t<Constant_select> p<25> c<23> l<2:30> el<2:30>
n<> u<25> t<Port_reference> p<26> c<22> l<2:29> el<2:30>
n<> u<26> t<Port_expression> p<27> c<25> l<2:29> el<2:30>
n<> u<27> t<Port> p<46> c<26> s<33> l<2:29> el<2:30>
n<se> u<28> t<StringConst> p<31> s<30> l<2:32> el<2:34>
n<> u<29> t<Constant_bit_select> p<30> l<2:34> el<2:34>
n<> u<30> t<Constant_select> p<31> c<29> l<2:34> el<2:34>
n<> u<31> t<Port_reference> p<32> c<28> l<2:32> el<2:34>
n<> u<32> t<Port_expression> p<33> c<31> l<2:32> el<2:34>
n<> u<33> t<Port> p<46> c<32> s<39> l<2:32> el<2:34>
n<si> u<34> t<StringConst> p<37> s<36> l<2:36> el<2:38>
n<> u<35> t<Constant_bit_select> p<36> l<2:38> el<2:38>
n<> u<36> t<Constant_select> p<37> c<35> l<2:38> el<2:38>
n<> u<37> t<Port_reference> p<38> c<34> l<2:36> el<2:38>
n<> u<38> t<Port_expression> p<39> c<37> l<2:36> el<2:38>
n<> u<39> t<Port> p<46> c<38> s<45> l<2:36> el<2:38>
n<so> u<40> t<StringConst> p<43> s<42> l<2:40> el<2:42>
n<> u<41> t<Constant_bit_select> p<42> l<2:42> el<2:42>
n<> u<42> t<Constant_select> p<43> c<41> l<2:42> el<2:42>
n<> u<43> t<Port_reference> p<44> c<40> l<2:40> el<2:42>
n<> u<44> t<Port_expression> p<45> c<43> l<2:40> el<2:42>
n<> u<45> t<Port> p<46> c<44> l<2:40> el<2:42>
n<> u<46> t<List_of_ports> p<47> c<9> l<2:13> el<2:43>
n<> u<47> t<Module_nonansi_header> p<370> c<2> s<64> l<2:1> el<2:44>
n<> u<48> t<Data_type_or_implicit> p<58> s<57> l<5:11> el<5:11>
n<SIZE> u<49> t<StringConst> p<56> s<55> l<5:11> el<5:15>
n<1> u<50> t<IntConst> p<51> l<5:18> el<5:19>
n<> u<51> t<Primary_literal> p<52> c<50> l<5:18> el<5:19>
n<> u<52> t<Constant_primary> p<53> c<51> l<5:18> el<5:19>
n<> u<53> t<Constant_expression> p<54> c<52> l<5:18> el<5:19>
n<> u<54> t<Constant_mintypmax_expression> p<55> c<53> l<5:18> el<5:19>
n<> u<55> t<Constant_param_expression> p<56> c<54> l<5:18> el<5:19>
n<> u<56> t<Param_assignment> p<57> c<49> l<5:11> el<5:19>
n<> u<57> t<List_of_param_assignments> p<58> c<56> l<5:11> el<5:19>
n<> u<58> t<Parameter_declaration> p<59> c<48> l<5:1> el<5:19>
n<> u<59> t<Package_or_generate_item_declaration> p<60> c<58> l<5:1> el<5:20>
n<> u<60> t<Module_or_generate_item_declaration> p<61> c<59> l<5:1> el<5:20>
n<> u<61> t<Module_common_item> p<62> c<60> l<5:1> el<5:20>
n<> u<62> t<Module_or_generate_item> p<63> c<61> l<5:1> el<5:20>
n<> u<63> t<Non_port_module_item> p<64> c<62> l<5:1> el<5:20>
n<> u<64> t<Module_item> p<370> c<63> s<87> l<5:1> el<5:20>
n<SIZE> u<65> t<StringConst> p<66> l<7:8> el<7:12>
n<> u<66> t<Primary_literal> p<67> c<65> l<7:8> el<7:12>
n<> u<67> t<Constant_primary> p<68> c<66> l<7:8> el<7:12>
n<> u<68> t<Constant_expression> p<74> c<67> s<73> l<7:8> el<7:12>
n<1> u<69> t<IntConst> p<70> l<7:13> el<7:14>
n<> u<70> t<Primary_literal> p<71> c<69> l<7:13> el<7:14>
n<> u<71> t<Constant_primary> p<72> c<70> l<7:13> el<7:14>
n<> u<72> t<Constant_expression> p<74> c<71> l<7:13> el<7:14>
n<> u<73> t<BinOp_Minus> p<74> s<72> l<7:12> el<7:13>
n<> u<74> t<Constant_expression> p<79> c<68> s<78> l<7:8> el<7:14>
n<0> u<75> t<IntConst> p<76> l<7:15> el<7:16>
n<> u<76> t<Primary_literal> p<77> c<75> l<7:15> el<7:16>
n<> u<77> t<Constant_primary> p<78> c<76> l<7:15> el<7:16>
n<> u<78> t<Constant_expression> p<79> c<77> l<7:15> el<7:16>
n<> u<79> t<Constant_range> p<80> c<74> l<7:8> el<7:16>
n<> u<80> t<Packed_dimension> p<81> c<79> l<7:7> el<7:17>
n<> u<81> t<Data_type_or_implicit> p<82> c<80> l<7:7> el<7:17>
n<> u<82> t<Net_port_type> p<85> c<81> s<84> l<7:7> el<7:17>
n<din> u<83> t<StringConst> p<84> l<7:18> el<7:21>
n<> u<84> t<List_of_port_identifiers> p<85> c<83> l<7:18> el<7:21>
n<> u<85> t<Input_declaration> p<86> c<82> l<7:1> el<7:21>
n<> u<86> t<Port_declaration> p<87> c<85> l<7:1> el<7:21>
n<> u<87> t<Module_item> p<370> c<86> s<94> l<7:1> el<7:23>
n<> u<88> t<Data_type_or_implicit> p<89> l<9:9> el<9:9>
n<> u<89> t<Net_port_type> p<92> c<88> s<91> l<9:9> el<9:9>
n<clk> u<90> t<StringConst> p<91> l<9:9> el<9:12>
n<> u<91> t<List_of_port_identifiers> p<92> c<90> l<9:9> el<9:12>
n<> u<92> t<Input_declaration> p<93> c<89> l<9:1> el<9:12>
n<> u<93> t<Port_declaration> p<94> c<92> l<9:1> el<9:12>
n<> u<94> t<Module_item> p<370> c<93> s<101> l<9:1> el<9:14>
n<> u<95> t<Data_type_or_implicit> p<96> l<10:9> el<10:9>
n<> u<96> t<Net_port_type> p<99> c<95> s<98> l<10:9> el<10:9>
n<rst> u<97> t<StringConst> p<98> l<10:9> el<10:12>
n<> u<98> t<List_of_port_identifiers> p<99> c<97> l<10:9> el<10:12>
n<> u<99> t<Input_declaration> p<100> c<96> l<10:1> el<10:12>
n<> u<100> t<Port_declaration> p<101> c<99> l<10:1> el<10:12>
n<> u<101> t<Module_item> p<370> c<100> s<124> l<10:1> el<10:14>
n<SIZE> u<102> t<StringConst> p<103> l<12:9> el<12:13>
n<> u<103> t<Primary_literal> p<104> c<102> l<12:9> el<12:13>
n<> u<104> t<Constant_primary> p<105> c<103> l<12:9> el<12:13>
n<> u<105> t<Constant_expression> p<111> c<104> s<110> l<12:9> el<12:13>
n<1> u<106> t<IntConst> p<107> l<12:14> el<12:15>
n<> u<107> t<Primary_literal> p<108> c<106> l<12:14> el<12:15>
n<> u<108> t<Constant_primary> p<109> c<107> l<12:14> el<12:15>
n<> u<109> t<Constant_expression> p<111> c<108> l<12:14> el<12:15>
n<> u<110> t<BinOp_Minus> p<111> s<109> l<12:13> el<12:14>
n<> u<111> t<Constant_expression> p<116> c<105> s<115> l<12:9> el<12:15>
n<0> u<112> t<IntConst> p<113> l<12:16> el<12:17>
n<> u<113> t<Primary_literal> p<114> c<112> l<12:16> el<12:17>
n<> u<114> t<Constant_primary> p<115> c<113> l<12:16> el<12:17>
n<> u<115> t<Constant_expression> p<116> c<114> l<12:16> el<12:17>
n<> u<116> t<Constant_range> p<117> c<111> l<12:9> el<12:17>
n<> u<117> t<Packed_dimension> p<118> c<116> l<12:8> el<12:18>
n<> u<118> t<Data_type_or_implicit> p<119> c<117> l<12:8> el<12:18>
n<> u<119> t<Net_port_type> p<122> c<118> s<121> l<12:8> el<12:18>
n<q> u<120> t<StringConst> p<121> l<12:19> el<12:20>
n<> u<121> t<List_of_port_identifiers> p<122> c<120> l<12:19> el<12:20>
n<> u<122> t<Output_declaration> p<123> c<119> l<12:1> el<12:20>
n<> u<123> t<Port_declaration> p<124> c<122> l<12:1> el<12:20>
n<> u<124> t<Module_item> p<370> c<123> s<131> l<12:1> el<12:22>
n<> u<125> t<Data_type_or_implicit> p<126> l<14:9> el<14:9>
n<> u<126> t<Net_port_type> p<129> c<125> s<128> l<14:9> el<14:9>
n<se> u<127> t<StringConst> p<128> l<14:9> el<14:11>
n<> u<128> t<List_of_port_identifiers> p<129> c<127> l<14:9> el<14:11>
n<> u<129> t<Input_declaration> p<130> c<126> l<14:1> el<14:11>
n<> u<130> t<Port_declaration> p<131> c<129> l<14:1> el<14:11>
n<> u<131> t<Module_item> p<370> c<130> s<154> l<14:1> el<14:13>
n<SIZE> u<132> t<StringConst> p<133> l<15:8> el<15:12>
n<> u<133> t<Primary_literal> p<134> c<132> l<15:8> el<15:12>
n<> u<134> t<Constant_primary> p<135> c<133> l<15:8> el<15:12>
n<> u<135> t<Constant_expression> p<141> c<134> s<140> l<15:8> el<15:12>
n<1> u<136> t<IntConst> p<137> l<15:13> el<15:14>
n<> u<137> t<Primary_literal> p<138> c<136> l<15:13> el<15:14>
n<> u<138> t<Constant_primary> p<139> c<137> l<15:13> el<15:14>
n<> u<139> t<Constant_expression> p<141> c<138> l<15:13> el<15:14>
n<> u<140> t<BinOp_Minus> p<141> s<139> l<15:12> el<15:13>
n<> u<141> t<Constant_expression> p<146> c<135> s<145> l<15:8> el<15:14>
n<0> u<142> t<IntConst> p<143> l<15:15> el<15:16>
n<> u<143> t<Primary_literal> p<144> c<142> l<15:15> el<15:16>
n<> u<144> t<Constant_primary> p<145> c<143> l<15:15> el<15:16>
n<> u<145> t<Constant_expression> p<146> c<144> l<15:15> el<15:16>
n<> u<146> t<Constant_range> p<147> c<141> l<15:8> el<15:16>
n<> u<147> t<Packed_dimension> p<148> c<146> l<15:7> el<15:17>
n<> u<148> t<Data_type_or_implicit> p<149> c<147> l<15:7> el<15:17>
n<> u<149> t<Net_port_type> p<152> c<148> s<151> l<15:7> el<15:17>
n<si> u<150> t<StringConst> p<151> l<15:18> el<15:20>
n<> u<151> t<List_of_port_identifiers> p<152> c<150> l<15:18> el<15:20>
n<> u<152> t<Input_declaration> p<153> c<149> l<15:1> el<15:20>
n<> u<153> t<Port_declaration> p<154> c<152> l<15:1> el<15:20>
n<> u<154> t<Module_item> p<370> c<153> s<177> l<15:1> el<15:22>
n<SIZE> u<155> t<StringConst> p<156> l<16:9> el<16:13>
n<> u<156> t<Primary_literal> p<157> c<155> l<16:9> el<16:13>
n<> u<157> t<Constant_primary> p<158> c<156> l<16:9> el<16:13>
n<> u<158> t<Constant_expression> p<164> c<157> s<163> l<16:9> el<16:13>
n<1> u<159> t<IntConst> p<160> l<16:14> el<16:15>
n<> u<160> t<Primary_literal> p<161> c<159> l<16:14> el<16:15>
n<> u<161> t<Constant_primary> p<162> c<160> l<16:14> el<16:15>
n<> u<162> t<Constant_expression> p<164> c<161> l<16:14> el<16:15>
n<> u<163> t<BinOp_Minus> p<164> s<162> l<16:13> el<16:14>
n<> u<164> t<Constant_expression> p<169> c<158> s<168> l<16:9> el<16:15>
n<0> u<165> t<IntConst> p<166> l<16:16> el<16:17>
n<> u<166> t<Primary_literal> p<167> c<165> l<16:16> el<16:17>
n<> u<167> t<Constant_primary> p<168> c<166> l<16:16> el<16:17>
n<> u<168> t<Constant_expression> p<169> c<167> l<16:16> el<16:17>
n<> u<169> t<Constant_range> p<170> c<164> l<16:9> el<16:17>
n<> u<170> t<Packed_dimension> p<171> c<169> l<16:8> el<16:18>
n<> u<171> t<Data_type_or_implicit> p<172> c<170> l<16:8> el<16:18>
n<> u<172> t<Net_port_type> p<175> c<171> s<174> l<16:8> el<16:18>
n<so> u<173> t<StringConst> p<174> l<16:19> el<16:21>
n<> u<174> t<List_of_port_identifiers> p<175> c<173> l<16:19> el<16:21>
n<> u<175> t<Output_declaration> p<176> c<172> l<16:1> el<16:21>
n<> u<176> t<Port_declaration> p<177> c<175> l<16:1> el<16:21>
n<> u<177> t<Module_item> p<370> c<176> s<206> l<16:1> el<16:23>
n<> u<178> t<IntVec_TypeReg> p<195> s<194> l<18:1> el<18:4>
n<SIZE> u<179> t<StringConst> p<180> l<18:7> el<18:11>
n<> u<180> t<Primary_literal> p<181> c<179> l<18:7> el<18:11>
n<> u<181> t<Constant_primary> p<182> c<180> l<18:7> el<18:11>
n<> u<182> t<Constant_expression> p<188> c<181> s<187> l<18:7> el<18:11>
n<1> u<183> t<IntConst> p<184> l<18:12> el<18:13>
n<> u<184> t<Primary_literal> p<185> c<183> l<18:12> el<18:13>
n<> u<185> t<Constant_primary> p<186> c<184> l<18:12> el<18:13>
n<> u<186> t<Constant_expression> p<188> c<185> l<18:12> el<18:13>
n<> u<187> t<BinOp_Minus> p<188> s<186> l<18:11> el<18:12>
n<> u<188> t<Constant_expression> p<193> c<182> s<192> l<18:7> el<18:13>
n<0> u<189> t<IntConst> p<190> l<18:14> el<18:15>
n<> u<190> t<Primary_literal> p<191> c<189> l<18:14> el<18:15>
n<> u<191> t<Constant_primary> p<192> c<190> l<18:14> el<18:15>
n<> u<192> t<Constant_expression> p<193> c<191> l<18:14> el<18:15>
n<> u<193> t<Constant_range> p<194> c<188> l<18:7> el<18:15>
n<> u<194> t<Packed_dimension> p<195> c<193> l<18:6> el<18:16>
n<> u<195> t<Data_type> p<199> c<178> s<198> l<18:1> el<18:16>
n<q> u<196> t<StringConst> p<197> l<18:17> el<18:18>
n<> u<197> t<Variable_decl_assignment> p<198> c<196> l<18:17> el<18:18>
n<> u<198> t<List_of_variable_decl_assignments> p<199> c<197> l<18:17> el<18:18>
n<> u<199> t<Variable_declaration> p<200> c<195> l<18:1> el<18:20>
n<> u<200> t<Data_declaration> p<201> c<199> l<18:1> el<18:20>
n<> u<201> t<Package_or_generate_item_declaration> p<202> c<200> l<18:1> el<18:20>
n<> u<202> t<Module_or_generate_item_declaration> p<203> c<201> l<18:1> el<18:20>
n<> u<203> t<Module_common_item> p<204> c<202> l<18:1> el<18:20>
n<> u<204> t<Module_or_generate_item> p<205> c<203> l<18:1> el<18:20>
n<> u<205> t<Non_port_module_item> p<206> c<204> l<18:1> el<18:20>
n<> u<206> t<Module_item> p<370> c<205> s<318> l<18:1> el<18:20>
n<> u<207> t<ALWAYS> p<314> s<313> l<26:1> el<26:7>
n<> u<208> t<Edge_Posedge> p<213> s<212> l<26:11> el<26:18>
n<clk> u<209> t<StringConst> p<210> l<26:19> el<26:22>
n<> u<210> t<Primary_literal> p<211> c<209> l<26:19> el<26:22>
n<> u<211> t<Primary> p<212> c<210> l<26:19> el<26:22>
n<> u<212> t<Expression> p<213> c<211> l<26:19> el<26:22>
n<> u<213> t<Event_expression> p<214> c<208> l<26:11> el<26:22>
n<> u<214> t<Event_control> p<215> c<213> l<26:8> el<26:23>
n<> u<215> t<Procedural_timing_control> p<311> c<214> s<310> l<26:8> el<26:23>
n<q> u<216> t<StringConst> p<217> l<28:2> el<28:3>
n<> u<217> t<Ps_or_hierarchical_identifier> p<236> c<216> s<235> l<28:2> el<28:3>
n<> u<218> t<Bit_select> p<235> s<234> l<28:3> el<28:3>
n<SIZE> u<219> t<StringConst> p<220> l<28:4> el<28:8>
n<> u<220> t<Primary_literal> p<221> c<219> l<28:4> el<28:8>
n<> u<221> t<Constant_primary> p<222> c<220> l<28:4> el<28:8>
n<> u<222> t<Constant_expression> p<228> c<221> s<227> l<28:4> el<28:8>
n<1> u<223> t<IntConst> p<224> l<28:9> el<28:10>
n<> u<224> t<Primary_literal> p<225> c<223> l<28:9> el<28:10>
n<> u<225> t<Constant_primary> p<226> c<224> l<28:9> el<28:10>
n<> u<226> t<Constant_expression> p<228> c<225> l<28:9> el<28:10>
n<> u<227> t<BinOp_Minus> p<228> s<226> l<28:8> el<28:9>
n<> u<228> t<Constant_expression> p<233> c<222> s<232> l<28:4> el<28:10>
n<0> u<229> t<IntConst> p<230> l<28:11> el<28:12>
n<> u<230> t<Primary_literal> p<231> c<229> l<28:11> el<28:12>
n<> u<231> t<Constant_primary> p<232> c<230> l<28:11> el<28:12>
n<> u<232> t<Constant_expression> p<233> c<231> l<28:11> el<28:12>
n<> u<233> t<Constant_range> p<234> c<228> l<28:4> el<28:12>
n<> u<234> t<Part_select_range> p<235> c<233> l<28:4> el<28:12>
n<> u<235> t<Select> p<236> c<218> l<28:3> el<28:13>
n<> u<236> t<Variable_lvalue> p<307> c<217> s<306> l<28:2> el<28:13>
n<se> u<237> t<StringConst> p<238> l<28:18> el<28:20>
n<> u<238> t<Primary_literal> p<239> c<237> l<28:18> el<28:20>
n<> u<239> t<Primary> p<240> c<238> l<28:18> el<28:20>
n<> u<240> t<Expression> p<306> c<239> s<305> l<28:18> el<28:20>
n<si> u<241> t<StringConst> p<260> s<259> l<28:23> el<28:25>
n<> u<242> t<Bit_select> p<259> s<258> l<28:25> el<28:25>
n<SIZE> u<243> t<StringConst> p<244> l<28:26> el<28:30>
n<> u<244> t<Primary_literal> p<245> c<243> l<28:26> el<28:30>
n<> u<245> t<Constant_primary> p<246> c<244> l<28:26> el<28:30>
n<> u<246> t<Constant_expression> p<252> c<245> s<251> l<28:26> el<28:30>
n<1> u<247> t<IntConst> p<248> l<28:31> el<28:32>
n<> u<248> t<Primary_literal> p<249> c<247> l<28:31> el<28:32>
n<> u<249> t<Constant_primary> p<250> c<248> l<28:31> el<28:32>
n<> u<250> t<Constant_expression> p<252> c<249> l<28:31> el<28:32>
n<> u<251> t<BinOp_Minus> p<252> s<250> l<28:30> el<28:31>
n<> u<252> t<Constant_expression> p<257> c<246> s<256> l<28:26> el<28:32>
n<0> u<253> t<IntConst> p<254> l<28:33> el<28:34>
n<> u<254> t<Primary_literal> p<255> c<253> l<28:33> el<28:34>
n<> u<255> t<Constant_primary> p<256> c<254> l<28:33> el<28:34>
n<> u<256> t<Constant_expression> p<257> c<255> l<28:33> el<28:34>
n<> u<257> t<Constant_range> p<258> c<252> l<28:26> el<28:34>
n<> u<258> t<Part_select_range> p<259> c<257> l<28:26> el<28:34>
n<> u<259> t<Select> p<260> c<242> l<28:25> el<28:35>
n<> u<260> t<Complex_func_call> p<261> c<241> l<28:23> el<28:35>
n<> u<261> t<Primary> p<262> c<260> l<28:23> el<28:35>
n<> u<262> t<Expression> p<306> c<261> s<304> l<28:23> el<28:35>
n<rst> u<263> t<StringConst> p<264> l<28:40> el<28:43>
n<> u<264> t<Primary_literal> p<265> c<263> l<28:40> el<28:43>
n<> u<265> t<Primary> p<266> c<264> l<28:40> el<28:43>
n<> u<266> t<Expression> p<267> c<265> l<28:40> el<28:43>
n<> u<267> t<Expression> p<303> c<266> s<302> l<28:39> el<28:44>
n<SIZE> u<268> t<StringConst> p<269> l<28:48> el<28:52>
n<> u<269> t<Primary_literal> p<270> c<268> l<28:48> el<28:52>
n<> u<270> t<Primary> p<271> c<269> l<28:48> el<28:52>
n<> u<271> t<Expression> p<277> c<270> s<276> l<28:48> el<28:52>
n<> u<272> t<Number_1Tickb0> p<273> l<28:53> el<28:57>
n<> u<273> t<Primary_literal> p<274> c<272> l<28:53> el<28:57>
n<> u<274> t<Primary> p<275> c<273> l<28:53> el<28:57>
n<> u<275> t<Expression> p<276> c<274> l<28:53> el<28:57>
n<> u<276> t<Concatenation> p<277> c<275> l<28:52> el<28:58>
n<> u<277> t<Multiple_concatenation> p<278> c<271> l<28:47> el<28:59>
n<> u<278> t<Primary> p<279> c<277> l<28:47> el<28:59>
n<> u<279> t<Expression> p<303> c<278> s<301> l<28:47> el<28:59>
n<din> u<280> t<StringConst> p<299> s<298> l<28:63> el<28:66>
n<> u<281> t<Bit_select> p<298> s<297> l<28:66> el<28:66>
n<SIZE> u<282> t<StringConst> p<283> l<28:67> el<28:71>
n<> u<283> t<Primary_literal> p<284> c<282> l<28:67> el<28:71>
n<> u<284> t<Constant_primary> p<285> c<283> l<28:67> el<28:71>
n<> u<285> t<Constant_expression> p<291> c<284> s<290> l<28:67> el<28:71>
n<1> u<286> t<IntConst> p<287> l<28:72> el<28:73>
n<> u<287> t<Primary_literal> p<288> c<286> l<28:72> el<28:73>
n<> u<288> t<Constant_primary> p<289> c<287> l<28:72> el<28:73>
n<> u<289> t<Constant_expression> p<291> c<288> l<28:72> el<28:73>
n<> u<290> t<BinOp_Minus> p<291> s<289> l<28:71> el<28:72>
n<> u<291> t<Constant_expression> p<296> c<285> s<295> l<28:67> el<28:73>
n<0> u<292> t<IntConst> p<293> l<28:74> el<28:75>
n<> u<293> t<Primary_literal> p<294> c<292> l<28:74> el<28:75>
n<> u<294> t<Constant_primary> p<295> c<293> l<28:74> el<28:75>
n<> u<295> t<Constant_expression> p<296> c<294> l<28:74> el<28:75>
n<> u<296> t<Constant_range> p<297> c<291> l<28:67> el<28:75>
n<> u<297> t<Part_select_range> p<298> c<296> l<28:67> el<28:75>
n<> u<298> t<Select> p<299> c<281> l<28:66> el<28:76>
n<> u<299> t<Complex_func_call> p<300> c<280> l<28:63> el<28:76>
n<> u<300> t<Primary> p<301> c<299> l<28:63> el<28:76>
n<> u<301> t<Expression> p<303> c<300> l<28:63> el<28:76>
n<> u<302> t<QMARK> p<303> s<279> l<28:45> el<28:46>
n<> u<303> t<Expression> p<304> c<267> l<28:39> el<28:76>
n<> u<304> t<Expression> p<306> c<303> l<28:38> el<28:78>
n<> u<305> t<QMARK> p<306> s<262> l<28:21> el<28:22>
n<> u<306> t<Expression> p<307> c<240> l<28:18> el<28:78>
n<> u<307> t<Nonblocking_assignment> p<308> c<236> l<28:2> el<28:78>
n<> u<308> t<Statement_item> p<309> c<307> l<28:2> el<28:79>
n<> u<309> t<Statement> p<310> c<308> l<28:2> el<28:79>
n<> u<310> t<Statement_or_null> p<311> c<309> l<28:2> el<28:79>
n<> u<311> t<Procedural_timing_control_statement> p<312> c<215> l<26:8> el<28:79>
n<> u<312> t<Statement_item> p<313> c<311> l<26:8> el<28:79>
n<> u<313> t<Statement> p<314> c<312> l<26:8> el<28:79>
n<> u<314> t<Always_construct> p<315> c<207> l<26:1> el<28:79>
n<> u<315> t<Module_common_item> p<316> c<314> l<26:1> el<28:79>
n<> u<316> t<Module_or_generate_item> p<317> c<315> l<26:1> el<28:79>
n<> u<317> t<Non_port_module_item> p<318> c<316> l<26:1> el<28:79>
n<> u<318> t<Module_item> p<370> c<317> s<368> l<26:1> el<28:79>
n<so> u<319> t<StringConst> p<320> l<30:8> el<30:10>
n<> u<320> t<Ps_or_hierarchical_identifier> p<339> c<319> s<338> l<30:8> el<30:10>
n<> u<321> t<Constant_bit_select> p<338> s<337> l<30:10> el<30:10>
n<SIZE> u<322> t<StringConst> p<323> l<30:11> el<30:15>
n<> u<323> t<Primary_literal> p<324> c<322> l<30:11> el<30:15>
n<> u<324> t<Constant_primary> p<325> c<323> l<30:11> el<30:15>
n<> u<325> t<Constant_expression> p<331> c<324> s<330> l<30:11> el<30:15>
n<1> u<326> t<IntConst> p<327> l<30:16> el<30:17>
n<> u<327> t<Primary_literal> p<328> c<326> l<30:16> el<30:17>
n<> u<328> t<Constant_primary> p<329> c<327> l<30:16> el<30:17>
n<> u<329> t<Constant_expression> p<331> c<328> l<30:16> el<30:17>
n<> u<330> t<BinOp_Minus> p<331> s<329> l<30:15> el<30:16>
n<> u<331> t<Constant_expression> p<336> c<325> s<335> l<30:11> el<30:17>
n<0> u<332> t<IntConst> p<333> l<30:18> el<30:19>
n<> u<333> t<Primary_literal> p<334> c<332> l<30:18> el<30:19>
n<> u<334> t<Constant_primary> p<335> c<333> l<30:18> el<30:19>
n<> u<335> t<Constant_expression> p<336> c<334> l<30:18> el<30:19>
n<> u<336> t<Constant_range> p<337> c<331> l<30:11> el<30:19>
n<> u<337> t<Constant_part_select_range> p<338> c<336> l<30:11> el<30:19>
n<> u<338> t<Constant_select> p<339> c<321> l<30:10> el<30:20>
n<> u<339> t<Net_lvalue> p<362> c<320> s<361> l<30:8> el<30:20>
n<q> u<340> t<StringConst> p<359> s<358> l<30:23> el<30:24>
n<> u<341> t<Bit_select> p<358> s<357> l<30:24> el<30:24>
n<SIZE> u<342> t<StringConst> p<343> l<30:25> el<30:29>
n<> u<343> t<Primary_literal> p<344> c<342> l<30:25> el<30:29>
n<> u<344> t<Constant_primary> p<345> c<343> l<30:25> el<30:29>
n<> u<345> t<Constant_expression> p<351> c<344> s<350> l<30:25> el<30:29>
n<1> u<346> t<IntConst> p<347> l<30:30> el<30:31>
n<> u<347> t<Primary_literal> p<348> c<346> l<30:30> el<30:31>
n<> u<348> t<Constant_primary> p<349> c<347> l<30:30> el<30:31>
n<> u<349> t<Constant_expression> p<351> c<348> l<30:30> el<30:31>
n<> u<350> t<BinOp_Minus> p<351> s<349> l<30:29> el<30:30>
n<> u<351> t<Constant_expression> p<356> c<345> s<355> l<30:25> el<30:31>
n<0> u<352> t<IntConst> p<353> l<30:32> el<30:33>
n<> u<353> t<Primary_literal> p<354> c<352> l<30:32> el<30:33>
n<> u<354> t<Constant_primary> p<355> c<353> l<30:32> el<30:33>
n<> u<355> t<Constant_expression> p<356> c<354> l<30:32> el<30:33>
n<> u<356> t<Constant_range> p<357> c<351> l<30:25> el<30:33>
n<> u<357> t<Part_select_range> p<358> c<356> l<30:25> el<30:33>
n<> u<358> t<Select> p<359> c<341> l<30:24> el<30:34>
n<> u<359> t<Complex_func_call> p<360> c<340> l<30:23> el<30:34>
n<> u<360> t<Primary> p<361> c<359> l<30:23> el<30:34>
n<> u<361> t<Expression> p<362> c<360> l<30:23> el<30:34>
n<> u<362> t<Net_assignment> p<363> c<339> l<30:8> el<30:34>
n<> u<363> t<List_of_net_assignments> p<364> c<362> l<30:8> el<30:34>
n<> u<364> t<Continuous_assign> p<365> c<363> l<30:1> el<30:36>
n<> u<365> t<Module_common_item> p<366> c<364> l<30:1> el<30:36>
n<> u<366> t<Module_or_generate_item> p<367> c<365> l<30:1> el<30:36>
n<> u<367> t<Non_port_module_item> p<368> c<366> l<30:1> el<30:36>
n<> u<368> t<Module_item> p<370> c<367> s<369> l<30:1> el<30:36>
n<> u<369> t<ENDMODULE> p<370> l<33:1> el<33:10>
n<> u<370> t<Module_declaration> p<371> c<47> l<2:1> el<33:10>
n<> u<371> t<Description> p<609> c<370> s<608> l<2:1> el<33:10>
n<module> u<372> t<Module_keyword> p<411> s<373> l<35:1> el<35:7>
n<test> u<373> t<StringConst> p<411> s<410> l<35:8> el<35:12>
n<pv1> u<374> t<StringConst> p<377> s<376> l<35:13> el<35:16>
n<> u<375> t<Constant_bit_select> p<376> l<35:16> el<35:16>
n<> u<376> t<Constant_select> p<377> c<375> l<35:16> el<35:16>
n<> u<377> t<Port_reference> p<378> c<374> l<35:13> el<35:16>
n<> u<378> t<Port_expression> p<379> c<377> l<35:13> el<35:16>
n<> u<379> t<Port> p<410> c<378> s<385> l<35:13> el<35:16>
n<pv2> u<380> t<StringConst> p<383> s<382> l<35:17> el<35:20>
n<> u<381> t<Constant_bit_select> p<382> l<35:20> el<35:20>
n<> u<382> t<Constant_select> p<383> c<381> l<35:20> el<35:20>
n<> u<383> t<Port_reference> p<384> c<380> l<35:17> el<35:20>
n<> u<384> t<Port_expression> p<385> c<383> l<35:17> el<35:20>
n<> u<385> t<Port> p<410> c<384> s<391> l<35:17> el<35:20>
n<next_pv> u<386> t<StringConst> p<389> s<388> l<35:21> el<35:28>
n<> u<387> t<Constant_bit_select> p<388> l<35:28> el<35:28>
n<> u<388> t<Constant_select> p<389> c<387> l<35:28> el<35:28>
n<> u<389> t<Port_reference> p<390> c<386> l<35:21> el<35:28>
n<> u<390> t<Port_expression> p<391> c<389> l<35:21> el<35:28>
n<> u<391> t<Port> p<410> c<390> s<397> l<35:21> el<35:28>
n<clk> u<392> t<StringConst> p<395> s<394> l<35:29> el<35:32>
n<> u<393> t<Constant_bit_select> p<394> l<35:32> el<35:32>
n<> u<394> t<Constant_select> p<395> c<393> l<35:32> el<35:32>
n<> u<395> t<Port_reference> p<396> c<392> l<35:29> el<35:32>
n<> u<396> t<Port_expression> p<397> c<395> l<35:29> el<35:32>
n<> u<397> t<Port> p<410> c<396> s<403> l<35:29> el<35:32>
n<reset> u<398> t<StringConst> p<401> s<400> l<35:33> el<35:38>
n<> u<399> t<Constant_bit_select> p<400> l<35:38> el<35:38>
n<> u<400> t<Constant_select> p<401> c<399> l<35:38> el<35:38>
n<> u<401> t<Port_reference> p<402> c<398> l<35:33> el<35:38>
n<> u<402> t<Port_expression> p<403> c<401> l<35:33> el<35:38>
n<> u<403> t<Port> p<410> c<402> s<409> l<35:33> el<35:38>
n<se> u<404> t<StringConst> p<407> s<406> l<35:39> el<35:41>
n<> u<405> t<Constant_bit_select> p<406> l<35:41> el<35:41>
n<> u<406> t<Constant_select> p<407> c<405> l<35:41> el<35:41>
n<> u<407> t<Port_reference> p<408> c<404> l<35:39> el<35:41>
n<> u<408> t<Port_expression> p<409> c<407> l<35:39> el<35:41>
n<> u<409> t<Port> p<410> c<408> l<35:39> el<35:41>
n<> u<410> t<List_of_ports> p<411> c<379> l<35:12> el<35:42>
n<> u<411> t<Module_nonansi_header> p<607> c<372> s<430> l<35:1> el<35:43>
n<3> u<412> t<IntConst> p<413> l<36:9> el<36:10>
n<> u<413> t<Primary_literal> p<414> c<412> l<36:9> el<36:10>
n<> u<414> t<Constant_primary> p<415> c<413> l<36:9> el<36:10>
n<> u<415> t<Constant_expression> p<420> c<414> s<419> l<36:9> el<36:10>
n<0> u<416> t<IntConst> p<417> l<36:11> el<36:12>
n<> u<417> t<Primary_literal> p<418> c<416> l<36:11> el<36:12>
n<> u<418> t<Constant_primary> p<419> c<417> l<36:11> el<36:12>
n<> u<419> t<Constant_expression> p<420> c<418> l<36:11> el<36:12>
n<> u<420> t<Constant_range> p<421> c<415> l<36:9> el<36:12>
n<> u<421> t<Packed_dimension> p<422> c<420> l<36:8> el<36:13>
n<> u<422> t<Data_type_or_implicit> p<423> c<421> l<36:8> el<36:13>
n<> u<423> t<Net_port_type> p<428> c<422> s<427> l<36:8> el<36:13>
n<pv1> u<424> t<StringConst> p<427> s<425> l<36:14> el<36:17>
n<pv2> u<425> t<StringConst> p<427> s<426> l<36:18> el<36:21>
n<next_pv> u<426> t<StringConst> p<427> l<36:22> el<36:29>
n<> u<427> t<List_of_port_identifiers> p<428> c<424> l<36:14> el<36:29>
n<> u<428> t<Output_declaration> p<429> c<423> l<36:1> el<36:29>
n<> u<429> t<Port_declaration> p<430> c<428> l<36:1> el<36:29>
n<> u<430> t<Module_item> p<607> c<429> s<439> l<36:1> el<36:30>
n<> u<431> t<Data_type_or_implicit> p<432> l<37:7> el<37:7>
n<> u<432> t<Net_port_type> p<437> c<431> s<436> l<37:7> el<37:7>
n<clk> u<433> t<StringConst> p<436> s<434> l<37:7> el<37:10>
n<reset> u<434> t<StringConst> p<436> s<435> l<37:11> el<37:16>
n<se> u<435> t<StringConst> p<436> l<37:17> el<37:19>
n<> u<436> t<List_of_port_identifiers> p<437> c<433> l<37:7> el<37:19>
n<> u<437> t<Input_declaration> p<438> c<432> l<37:1> el<37:19>
n<> u<438> t<Port_declaration> p<439> c<437> l<37:1> el<37:19>
n<> u<439> t<Module_item> p<607> c<438> s<522> l<37:1> el<37:20>
n<dffr> u<440> t<StringConst> p<519> s<441> l<39:2> el<39:6>
n<#4> u<441> t<IntConst> p<519> s<518> l<39:7> el<39:9>
n<> u<442> t<Parameter_value_assignment> l<39:7> el<39:9>
n<park_reg> u<443> t<StringConst> p<444> l<39:11> el<39:19>
n<> u<444> t<Name_of_instance> p<518> c<443> s<517> l<39:11> el<39:19>
n<din> u<445> t<StringConst> p<464> s<462> l<39:21> el<39:24>
n<next_pv> u<446> t<StringConst> p<459> s<458> l<39:27> el<39:34>
n<> u<447> t<Bit_select> p<458> s<457> l<39:34> el<39:34>
n<3> u<448> t<IntConst> p<449> l<39:35> el<39:36>
n<> u<449> t<Primary_literal> p<450> c<448> l<39:35> el<39:36>
n<> u<450> t<Constant_primary> p<451> c<449> l<39:35> el<39:36>
n<> u<451> t<Constant_expression> p<456> c<450> s<455> l<39:35> el<39:36>
n<0> u<452> t<IntConst> p<453> l<39:37> el<39:38>
n<> u<453> t<Primary_literal> p<454> c<452> l<39:37> el<39:38>
n<> u<454> t<Constant_primary> p<455> c<453> l<39:37> el<39:38>
n<> u<455> t<Constant_expression> p<456> c<454> l<39:37> el<39:38>
n<> u<456> t<Constant_range> p<457> c<451> l<39:35> el<39:38>
n<> u<457> t<Part_select_range> p<458> c<456> l<39:35> el<39:38>
n<> u<458> t<Select> p<459> c<447> l<39:34> el<39:39>
n<> u<459> t<Complex_func_call> p<460> c<446> l<39:27> el<39:39>
n<> u<460> t<Primary> p<461> c<459> l<39:27> el<39:39>
n<> u<461> t<Expression> p<464> c<460> s<463> l<39:27> el<39:39>
n<> u<462> t<OPEN_PARENS> p<464> s<461> l<39:26> el<39:27>
n<> u<463> t<CLOSE_PARENS> p<464> l<39:39> el<39:40>
n<> u<464> t<Named_port_connection> p<517> c<445> s<472> l<39:20> el<39:40>
n<clk> u<465> t<StringConst> p<472> s<470> l<40:22> el<40:25>
n<clk> u<466> t<StringConst> p<467> l<40:28> el<40:31>
n<> u<467> t<Primary_literal> p<468> c<466> l<40:28> el<40:31>
n<> u<468> t<Primary> p<469> c<467> l<40:28> el<40:31>
n<> u<469> t<Expression> p<472> c<468> s<471> l<40:28> el<40:31>
n<> u<470> t<OPEN_PARENS> p<472> s<469> l<40:27> el<40:28>
n<> u<471> t<CLOSE_PARENS> p<472> l<40:31> el<40:32>
n<> u<472> t<Named_port_connection> p<517> c<465> s<492> l<40:21> el<40:32>
n<q> u<473> t<StringConst> p<492> s<490> l<41:22> el<41:23>
n<pv1> u<474> t<StringConst> p<487> s<486> l<41:28> el<41:31>
n<> u<475> t<Bit_select> p<486> s<485> l<41:31> el<41:31>
n<3> u<476> t<IntConst> p<477> l<41:32> el<41:33>
n<> u<477> t<Primary_literal> p<478> c<476> l<41:32> el<41:33>
n<> u<478> t<Constant_primary> p<479> c<477> l<41:32> el<41:33>
n<> u<479> t<Constant_expression> p<484> c<478> s<483> l<41:32> el<41:33>
n<0> u<480> t<IntConst> p<481> l<41:34> el<41:35>
n<> u<481> t<Primary_literal> p<482> c<480> l<41:34> el<41:35>
n<> u<482> t<Constant_primary> p<483> c<481> l<41:34> el<41:35>
n<> u<483> t<Constant_expression> p<484> c<482> l<41:34> el<41:35>
n<> u<484> t<Constant_range> p<485> c<479> l<41:32> el<41:35>
n<> u<485> t<Part_select_range> p<486> c<484> l<41:32> el<41:35>
n<> u<486> t<Select> p<487> c<475> l<41:31> el<41:36>
n<> u<487> t<Complex_func_call> p<488> c<474> l<41:28> el<41:36>
n<> u<488> t<Primary> p<489> c<487> l<41:28> el<41:36>
n<> u<489> t<Expression> p<492> c<488> s<491> l<41:28> el<41:36>
n<> u<490> t<OPEN_PARENS> p<492> s<489> l<41:27> el<41:28>
n<> u<491> t<CLOSE_PARENS> p<492> l<41:36> el<41:37>
n<> u<492> t<Named_port_connection> p<517> c<473> s<500> l<41:21> el<41:37>
n<rst> u<493> t<StringConst> p<500> s<498> l<42:22> el<42:25>
n<reset> u<494> t<StringConst> p<495> l<42:28> el<42:33>
n<> u<495> t<Primary_literal> p<496> c<494> l<42:28> el<42:33>
n<> u<496> t<Primary> p<497> c<495> l<42:28> el<42:33>
n<> u<497> t<Expression> p<500> c<496> s<499> l<42:28> el<42:33>
n<> u<498> t<OPEN_PARENS> p<500> s<497> l<42:27> el<42:28>
n<> u<499> t<CLOSE_PARENS> p<500> l<42:33> el<42:34>
n<> u<500> t<Named_port_connection> p<517> c<493> s<508> l<42:21> el<42:34>
n<se> u<501> t<StringConst> p<508> s<506> l<43:22> el<43:24>
n<se> u<502> t<StringConst> p<503> l<43:28> el<43:30>
n<> u<503> t<Primary_literal> p<504> c<502> l<43:28> el<43:30>
n<> u<504> t<Primary> p<505> c<503> l<43:28> el<43:30>
n<> u<505> t<Expression> p<508> c<504> s<507> l<43:28> el<43:30>
n<> u<506> t<OPEN_PARENS> p<508> s<505> l<43:27> el<43:28>
n<> u<507> t<CLOSE_PARENS> p<508> l<43:30> el<43:31>
n<> u<508> t<Named_port_connection> p<517> c<501> s<512> l<43:21> el<43:31>
n<si> u<509> t<StringConst> p<512> s<510> l<43:34> el<43:36>
n<> u<510> t<OPEN_PARENS> p<512> s<511> l<43:36> el<43:37>
n<> u<511> t<CLOSE_PARENS> p<512> l<43:37> el<43:38>
n<> u<512> t<Named_port_connection> p<517> c<509> s<516> l<43:33> el<43:38>
n<so> u<513> t<StringConst> p<516> s<514> l<43:41> el<43:43>
n<> u<514> t<OPEN_PARENS> p<516> s<515> l<43:43> el<43:44>
n<> u<515> t<CLOSE_PARENS> p<516> l<43:44> el<43:45>
n<> u<516> t<Named_port_connection> p<517> c<513> l<43:40> el<43:45>
n<> u<517> t<List_of_port_connections> p<518> c<464> l<39:20> el<43:45>
n<> u<518> t<Hierarchical_instance> p<519> c<444> l<39:11> el<43:46>
n<> u<519> t<Module_instantiation> p<520> c<440> l<39:2> el<43:47>
n<> u<520> t<Module_or_generate_item> p<521> c<519> l<39:2> el<43:47>
n<> u<521> t<Non_port_module_item> p<522> c<520> l<39:2> el<43:47>
n<> u<522> t<Module_item> p<607> c<521> s<605> l<39:2> el<43:47>
n<dffr> u<523> t<StringConst> p<602> s<524> l<45:2> el<45:6>
n<#4> u<524> t<IntConst> p<602> s<601> l<45:7> el<45:9>
n<> u<525> t<Parameter_value_assignment> l<45:7> el<45:9>
n<logic> u<526> t<StringConst> p<527> l<45:10> el<45:15>
n<> u<527> t<Name_of_instance> p<601> c<526> s<600> l<45:10> el<45:15>
n<din> u<528> t<StringConst> p<547> s<545> l<45:17> el<45:20>
n<next_pv> u<529> t<StringConst> p<542> s<541> l<45:23> el<45:30>
n<> u<530> t<Bit_select> p<541> s<540> l<45:30> el<45:30>
n<3> u<531> t<IntConst> p<532> l<45:31> el<45:32>
n<> u<532> t<Primary_literal> p<533> c<531> l<45:31> el<45:32>
n<> u<533> t<Constant_primary> p<534> c<532> l<45:31> el<45:32>
n<> u<534> t<Constant_expression> p<539> c<533> s<538> l<45:31> el<45:32>
n<0> u<535> t<IntConst> p<536> l<45:33> el<45:34>
n<> u<536> t<Primary_literal> p<537> c<535> l<45:33> el<45:34>
n<> u<537> t<Constant_primary> p<538> c<536> l<45:33> el<45:34>
n<> u<538> t<Constant_expression> p<539> c<537> l<45:33> el<45:34>
n<> u<539> t<Constant_range> p<540> c<534> l<45:31> el<45:34>
n<> u<540> t<Part_select_range> p<541> c<539> l<45:31> el<45:34>
n<> u<541> t<Select> p<542> c<530> l<45:30> el<45:35>
n<> u<542> t<Complex_func_call> p<543> c<529> l<45:23> el<45:35>
n<> u<543> t<Primary> p<544> c<542> l<45:23> el<45:35>
n<> u<544> t<Expression> p<547> c<543> s<546> l<45:23> el<45:35>
n<> u<545> t<OPEN_PARENS> p<547> s<544> l<45:22> el<45:23>
n<> u<546> t<CLOSE_PARENS> p<547> l<45:35> el<45:36>
n<> u<547> t<Named_port_connection> p<600> c<528> s<555> l<45:16> el<45:36>
n<clk> u<548> t<StringConst> p<555> s<553> l<46:22> el<46:25>
n<clk> u<549> t<StringConst> p<550> l<46:28> el<46:31>
n<> u<550> t<Primary_literal> p<551> c<549> l<46:28> el<46:31>
n<> u<551> t<Primary> p<552> c<550> l<46:28> el<46:31>
n<> u<552> t<Expression> p<555> c<551> s<554> l<46:28> el<46:31>
n<> u<553> t<OPEN_PARENS> p<555> s<552> l<46:27> el<46:28>
n<> u<554> t<CLOSE_PARENS> p<555> l<46:31> el<46:32>
n<> u<555> t<Named_port_connection> p<600> c<548> s<575> l<46:21> el<46:32>
n<q> u<556> t<StringConst> p<575> s<573> l<47:22> el<47:23>
n<pv2> u<557> t<StringConst> p<570> s<569> l<47:28> el<47:31>
n<> u<558> t<Bit_select> p<569> s<568> l<47:31> el<47:31>
n<3> u<559> t<IntConst> p<560> l<47:32> el<47:33>
n<> u<560> t<Primary_literal> p<561> c<559> l<47:32> el<47:33>
n<> u<561> t<Constant_primary> p<562> c<560> l<47:32> el<47:33>
n<> u<562> t<Constant_expression> p<567> c<561> s<566> l<47:32> el<47:33>
n<0> u<563> t<IntConst> p<564> l<47:34> el<47:35>
n<> u<564> t<Primary_literal> p<565> c<563> l<47:34> el<47:35>
n<> u<565> t<Constant_primary> p<566> c<564> l<47:34> el<47:35>
n<> u<566> t<Constant_expression> p<567> c<565> l<47:34> el<47:35>
n<> u<567> t<Constant_range> p<568> c<562> l<47:32> el<47:35>
n<> u<568> t<Part_select_range> p<569> c<567> l<47:32> el<47:35>
n<> u<569> t<Select> p<570> c<558> l<47:31> el<47:36>
n<> u<570> t<Complex_func_call> p<571> c<557> l<47:28> el<47:36>
n<> u<571> t<Primary> p<572> c<570> l<47:28> el<47:36>
n<> u<572> t<Expression> p<575> c<571> s<574> l<47:28> el<47:36>
n<> u<573> t<OPEN_PARENS> p<575> s<572> l<47:27> el<47:28>
n<> u<574> t<CLOSE_PARENS> p<575> l<47:36> el<47:37>
n<> u<575> t<Named_port_connection> p<600> c<556> s<583> l<47:21> el<47:37>
n<rst> u<576> t<StringConst> p<583> s<581> l<48:22> el<48:25>
n<reset> u<577> t<StringConst> p<578> l<48:28> el<48:33>
n<> u<578> t<Primary_literal> p<579> c<577> l<48:28> el<48:33>
n<> u<579> t<Primary> p<580> c<578> l<48:28> el<48:33>
n<> u<580> t<Expression> p<583> c<579> s<582> l<48:28> el<48:33>
n<> u<581> t<OPEN_PARENS> p<583> s<580> l<48:27> el<48:28>
n<> u<582> t<CLOSE_PARENS> p<583> l<48:33> el<48:34>
n<> u<583> t<Named_port_connection> p<600> c<576> s<591> l<48:21> el<48:34>
n<se> u<584> t<StringConst> p<591> s<589> l<49:22> el<49:24>
n<se> u<585> t<StringConst> p<586> l<49:28> el<49:30>
n<> u<586> t<Primary_literal> p<587> c<585> l<49:28> el<49:30>
n<> u<587> t<Primary> p<588> c<586> l<49:28> el<49:30>
n<> u<588> t<Expression> p<591> c<587> s<590> l<49:28> el<49:30>
n<> u<589> t<OPEN_PARENS> p<591> s<588> l<49:27> el<49:28>
n<> u<590> t<CLOSE_PARENS> p<591> l<49:30> el<49:31>
n<> u<591> t<Named_port_connection> p<600> c<584> s<595> l<49:21> el<49:31>
n<si> u<592> t<StringConst> p<595> s<593> l<49:34> el<49:36>
n<> u<593> t<OPEN_PARENS> p<595> s<594> l<49:36> el<49:37>
n<> u<594> t<CLOSE_PARENS> p<595> l<49:37> el<49:38>
n<> u<595> t<Named_port_connection> p<600> c<592> s<599> l<49:33> el<49:38>
n<so> u<596> t<StringConst> p<599> s<597> l<49:41> el<49:43>
n<> u<597> t<OPEN_PARENS> p<599> s<598> l<49:43> el<49:44>
n<> u<598> t<CLOSE_PARENS> p<599> l<49:44> el<49:45>
n<> u<599> t<Named_port_connection> p<600> c<596> l<49:40> el<49:45>
n<> u<600> t<List_of_port_connections> p<601> c<547> l<45:16> el<49:45>
n<> u<601> t<Hierarchical_instance> p<602> c<527> l<45:10> el<49:46>
n<> u<602> t<Module_instantiation> p<603> c<523> l<45:2> el<49:47>
n<> u<603> t<Module_or_generate_item> p<604> c<602> l<45:2> el<49:47>
n<> u<604> t<Non_port_module_item> p<605> c<603> l<45:2> el<49:47>
n<> u<605> t<Module_item> p<607> c<604> s<606> l<45:2> el<49:47>
n<> u<606> t<ENDMODULE> p<607> l<51:1> el<51:10>
n<> u<607> t<Module_declaration> p<608> c<411> l<35:1> el<51:10>
n<> u<608> t<Description> p<609> c<607> l<35:1> el<51:10>
n<> u<609> t<Source_text> p<610> c<371> l<2:1> el<51:10>
n<> u<610> t<Top_level_rule> c<1> l<2:1> el<52:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PoundParam/dut.v:2:1: No timescale set for "dffr".

[WRN:PA0205] ${SURELOG_DIR}/tests/PoundParam/dut.v:35:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/PoundParam/dut.v:2:1: Compile module "work@dffr".

[INF:CP0303] ${SURELOG_DIR}/tests/PoundParam/dut.v:35:1: Compile module "work@test".

[NTE:CP0309] ${SURELOG_DIR}/tests/PoundParam/dut.v:2:40: Implicit port type (wire) for "so".

[NTE:CP0309] ${SURELOG_DIR}/tests/PoundParam/dut.v:35:13: Implicit port type (wire) for "pv1",
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/PoundParam/dut.v:35:1: Top level module "work@test".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assignment                                             1
constant                                             144
cont_assign                                            1
design                                                 1
event_control                                          1
int_typespec                                           3
logic_net                                             33
logic_typespec                                        45
module_inst                                           10
operation                                             38
param_assign                                           3
parameter                                              3
part_select                                            9
port                                                  47
range                                                 36
ref_module                                             2
ref_obj                                              112
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 3
assignment                                             3
constant                                             144
cont_assign                                            3
design                                                 1
event_control                                          3
int_typespec                                           3
logic_net                                             33
logic_typespec                                        45
module_inst                                           10
operation                                             58
param_assign                                           3
parameter                                              3
part_select                                           19
port                                                  67
range                                                 36
ref_module                                             2
ref_obj                                              170
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PoundParam/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PoundParam/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PoundParam/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test)
|vpiElaborated:1
|vpiName:work@test
|uhdmallModules:
\_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@dffr
  |vpiParameter:
  \_parameter: (work@dffr.SIZE), line:5:11, endln:5:15
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |UINT:1
    |vpiTypespec:
    \_ref_obj: (work@dffr.SIZE)
      |vpiParent:
      \_parameter: (work@dffr.SIZE), line:5:11, endln:5:15
      |vpiFullName:work@dffr.SIZE
      |vpiActual:
      \_int_typespec: , line:5:1, endln:5:19
    |vpiName:SIZE
    |vpiFullName:work@dffr.SIZE
  |vpiParamAssign:
  \_param_assign: , line:5:11, endln:5:19
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiRhs:
    \_constant: , line:5:18, endln:5:19
      |vpiParent:
      \_param_assign: , line:5:11, endln:5:19
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_obj: (work@dffr)
        |vpiParent:
        \_constant: , line:5:18, endln:5:19
        |vpiFullName:work@dffr
        |vpiActual:
        \_int_typespec: , line:5:1, endln:5:19
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dffr.SIZE), line:5:11, endln:5:15
  |vpiDefName:work@dffr
  |vpiNet:
  \_logic_net: (work@dffr.q), line:18:17, endln:18:18
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiName:q
    |vpiFullName:work@dffr.q
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@dffr.din), line:2:14, endln:2:17
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiName:din
    |vpiFullName:work@dffr.din
  |vpiNet:
  \_logic_net: (work@dffr.clk), line:2:19, endln:2:22
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiName:clk
    |vpiFullName:work@dffr.clk
  |vpiNet:
  \_logic_net: (work@dffr.rst), line:2:24, endln:2:27
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiName:rst
    |vpiFullName:work@dffr.rst
  |vpiNet:
  \_logic_net: (work@dffr.se), line:2:32, endln:2:34
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiName:se
    |vpiFullName:work@dffr.se
  |vpiNet:
  \_logic_net: (work@dffr.si), line:2:36, endln:2:38
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiName:si
    |vpiFullName:work@dffr.si
  |vpiNet:
  \_logic_net: (work@dffr.so), line:2:40, endln:2:42
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiName:so
    |vpiFullName:work@dffr.so
  |vpiPort:
  \_port: (din), line:2:14, endln:2:17
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiName:din
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dffr.din.din), line:2:14, endln:2:17
      |vpiParent:
      \_port: (din), line:2:14, endln:2:17
      |vpiName:din
      |vpiFullName:work@dffr.din.din
      |vpiActual:
      \_logic_net: (work@dffr.din), line:2:14, endln:2:17
    |vpiTypedef:
    \_ref_obj: (work@dffr.din)
      |vpiParent:
      \_port: (din), line:2:14, endln:2:17
      |vpiFullName:work@dffr.din
      |vpiActual:
      \_logic_typespec: , line:7:7, endln:7:17
  |vpiPort:
  \_port: (clk), line:2:19, endln:2:22
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dffr.clk.clk), line:2:19, endln:2:22
      |vpiParent:
      \_port: (clk), line:2:19, endln:2:22
      |vpiName:clk
      |vpiFullName:work@dffr.clk.clk
      |vpiActual:
      \_logic_net: (work@dffr.clk), line:2:19, endln:2:22
    |vpiTypedef:
    \_ref_obj: (work@dffr.clk)
      |vpiParent:
      \_port: (clk), line:2:19, endln:2:22
      |vpiFullName:work@dffr.clk
      |vpiActual:
      \_logic_typespec: , line:9:9, endln:9:9
  |vpiPort:
  \_port: (rst), line:2:24, endln:2:27
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dffr.rst.rst), line:2:24, endln:2:27
      |vpiParent:
      \_port: (rst), line:2:24, endln:2:27
      |vpiName:rst
      |vpiFullName:work@dffr.rst.rst
      |vpiActual:
      \_logic_net: (work@dffr.rst), line:2:24, endln:2:27
    |vpiTypedef:
    \_ref_obj: (work@dffr.rst)
      |vpiParent:
      \_port: (rst), line:2:24, endln:2:27
      |vpiFullName:work@dffr.rst
      |vpiActual:
      \_logic_typespec: , line:10:9, endln:10:9
  |vpiPort:
  \_port: (q), line:2:29, endln:2:30
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dffr.q), line:2:29, endln:2:30
      |vpiParent:
      \_port: (q), line:2:29, endln:2:30
      |vpiFullName:work@dffr.q
      |vpiActual:
      \_logic_net: (work@dffr.q), line:18:17, endln:18:18
    |vpiTypedef:
    \_ref_obj: (work@dffr.q)
      |vpiParent:
      \_port: (q), line:2:29, endln:2:30
      |vpiFullName:work@dffr.q
      |vpiActual:
      \_logic_typespec: , line:12:8, endln:12:18
  |vpiPort:
  \_port: (se), line:2:32, endln:2:34
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiName:se
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dffr.se.se), line:2:32, endln:2:34
      |vpiParent:
      \_port: (se), line:2:32, endln:2:34
      |vpiName:se
      |vpiFullName:work@dffr.se.se
      |vpiActual:
      \_logic_net: (work@dffr.se), line:2:32, endln:2:34
    |vpiTypedef:
    \_ref_obj: (work@dffr.se)
      |vpiParent:
      \_port: (se), line:2:32, endln:2:34
      |vpiFullName:work@dffr.se
      |vpiActual:
      \_logic_typespec: , line:14:9, endln:14:9
  |vpiPort:
  \_port: (si), line:2:36, endln:2:38
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiName:si
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dffr.si.si), line:2:36, endln:2:38
      |vpiParent:
      \_port: (si), line:2:36, endln:2:38
      |vpiName:si
      |vpiFullName:work@dffr.si.si
      |vpiActual:
      \_logic_net: (work@dffr.si), line:2:36, endln:2:38
    |vpiTypedef:
    \_ref_obj: (work@dffr.si)
      |vpiParent:
      \_port: (si), line:2:36, endln:2:38
      |vpiFullName:work@dffr.si
      |vpiActual:
      \_logic_typespec: , line:15:7, endln:15:17
  |vpiPort:
  \_port: (so), line:2:40, endln:2:42
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiName:so
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dffr.so.so), line:2:40, endln:2:42
      |vpiParent:
      \_port: (so), line:2:40, endln:2:42
      |vpiName:so
      |vpiFullName:work@dffr.so.so
      |vpiActual:
      \_logic_net: (work@dffr.so), line:2:40, endln:2:42
    |vpiTypedef:
    \_ref_obj: (work@dffr.so)
      |vpiParent:
      \_port: (so), line:2:40, endln:2:42
      |vpiFullName:work@dffr.so
      |vpiActual:
      \_logic_typespec: , line:16:8, endln:16:18
  |vpiProcess:
  \_always: , line:26:1, endln:28:79
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiStmt:
    \_event_control: , line:26:8, endln:26:23
      |vpiParent:
      \_always: , line:26:1, endln:28:79
      |vpiCondition:
      \_operation: , line:26:11, endln:26:22
        |vpiParent:
        \_event_control: , line:26:8, endln:26:23
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@dffr.clk), line:26:19, endln:26:22
          |vpiParent:
          \_operation: , line:26:11, endln:26:22
          |vpiName:clk
          |vpiFullName:work@dffr.clk
          |vpiActual:
          \_logic_net: (work@dffr.clk), line:2:19, endln:2:22
      |vpiStmt:
      \_assignment: , line:28:2, endln:28:78
        |vpiParent:
        \_event_control: , line:26:8, endln:26:23
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:28:18, endln:28:78
          |vpiParent:
          \_assignment: , line:28:2, endln:28:78
          |vpiOpType:32
          |vpiOperand:
          \_ref_obj: (work@dffr.se), line:28:18, endln:28:20
            |vpiParent:
            \_operation: , line:28:18, endln:28:78
            |vpiName:se
            |vpiFullName:work@dffr.se
            |vpiActual:
            \_logic_net: (work@dffr.se), line:2:32, endln:2:34
          |vpiOperand:
          \_part_select: si (work@dffr.si), line:28:23, endln:28:35
            |vpiParent:
            \_operation: , line:28:18, endln:28:78
            |vpiName:si
            |vpiFullName:work@dffr.si
            |vpiDefName:si
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_operation: , line:28:26, endln:28:32
              |vpiParent:
              \_part_select: si (work@dffr.si), line:28:23, endln:28:35
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@dffr.si.SIZE), line:28:26, endln:28:30
                |vpiParent:
                \_operation: , line:28:26, endln:28:32
                |vpiName:SIZE
                |vpiFullName:work@dffr.si.SIZE
              |vpiOperand:
              \_constant: , line:28:31, endln:28:32
                |vpiParent:
                \_operation: , line:28:26, endln:28:32
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:28:33, endln:28:34
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiOperand:
          \_operation: , line:28:39, endln:28:76
            |vpiParent:
            \_operation: , line:28:18, endln:28:78
            |vpiOpType:32
            |vpiOperand:
            \_ref_obj: (work@dffr.rst), line:28:40, endln:28:43
              |vpiParent:
              \_operation: , line:28:39, endln:28:76
              |vpiName:rst
              |vpiFullName:work@dffr.rst
              |vpiActual:
              \_logic_net: (work@dffr.rst), line:2:24, endln:2:27
            |vpiOperand:
            \_operation: , line:28:47, endln:28:59
              |vpiParent:
              \_operation: , line:28:39, endln:28:76
              |vpiOpType:34
              |vpiOperand:
              \_ref_obj: (work@dffr.SIZE), line:28:48, endln:28:52
                |vpiParent:
                \_operation: , line:28:47, endln:28:59
                |vpiName:SIZE
                |vpiFullName:work@dffr.SIZE
              |vpiOperand:
              \_operation: , line:28:52, endln:28:58
                |vpiParent:
                \_operation: , line:28:47, endln:28:59
                |vpiOpType:33
                |vpiOperand:
                \_constant: , line:28:53, endln:28:57
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
            |vpiOperand:
            \_part_select: din (work@dffr.din), line:28:63, endln:28:76
              |vpiParent:
              \_operation: , line:28:39, endln:28:76
              |vpiName:din
              |vpiFullName:work@dffr.din
              |vpiDefName:din
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_operation: , line:28:67, endln:28:73
                |vpiParent:
                \_part_select: din (work@dffr.din), line:28:63, endln:28:76
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@dffr.din.SIZE), line:28:67, endln:28:71
                  |vpiParent:
                  \_operation: , line:28:67, endln:28:73
                  |vpiName:SIZE
                  |vpiFullName:work@dffr.din.SIZE
                |vpiOperand:
                \_constant: , line:28:72, endln:28:73
                  |vpiParent:
                  \_operation: , line:28:67, endln:28:73
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:28:74, endln:28:75
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
        |vpiLhs:
        \_part_select: q (work@dffr.q), line:28:2, endln:28:13
          |vpiParent:
          \_assignment: , line:28:2, endln:28:78
          |vpiName:q
          |vpiFullName:work@dffr.q
          |vpiDefName:q
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_operation: , line:28:4, endln:28:10
            |vpiParent:
            \_part_select: q (work@dffr.q), line:28:2, endln:28:13
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@dffr.q.SIZE), line:28:4, endln:28:8
              |vpiParent:
              \_operation: , line:28:4, endln:28:10
              |vpiName:SIZE
              |vpiFullName:work@dffr.q.SIZE
            |vpiOperand:
            \_constant: , line:28:9, endln:28:10
              |vpiParent:
              \_operation: , line:28:4, endln:28:10
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:28:11, endln:28:12
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:30:8, endln:30:34
    |vpiParent:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiRhs:
    \_part_select: q (work@dffr.q), line:30:23, endln:30:34
      |vpiParent:
      \_cont_assign: , line:30:8, endln:30:34
      |vpiName:q
      |vpiFullName:work@dffr.q
      |vpiDefName:q
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_operation: , line:30:25, endln:30:31
        |vpiParent:
        \_part_select: q (work@dffr.q), line:30:23, endln:30:34
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@dffr.q.SIZE), line:30:25, endln:30:29
          |vpiParent:
          \_operation: , line:30:25, endln:30:31
          |vpiName:SIZE
          |vpiFullName:work@dffr.q.SIZE
        |vpiOperand:
        \_constant: , line:30:30, endln:30:31
          |vpiParent:
          \_operation: , line:30:25, endln:30:31
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:30:32, endln:30:33
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_part_select: so (work@dffr.so), line:30:8, endln:30:20
      |vpiParent:
      \_cont_assign: , line:30:8, endln:30:34
      |vpiName:so
      |vpiFullName:work@dffr.so
      |vpiDefName:so
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_operation: , line:30:11, endln:30:17
        |vpiParent:
        \_part_select: so (work@dffr.so), line:30:8, endln:30:20
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@dffr.so.SIZE), line:30:11, endln:30:15
          |vpiParent:
          \_operation: , line:30:11, endln:30:17
          |vpiName:SIZE
          |vpiFullName:work@dffr.so.SIZE
        |vpiOperand:
        \_constant: , line:30:16, endln:30:17
          |vpiParent:
          \_operation: , line:30:11, endln:30:17
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:30:18, endln:30:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
|uhdmallModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@test
  |vpiDefName:work@test
  |vpiNet:
  \_logic_net: (work@test.pv1), line:35:13, endln:35:16
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:pv1
    |vpiFullName:work@test.pv1
  |vpiNet:
  \_logic_net: (work@test.pv2), line:35:17, endln:35:20
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:pv2
    |vpiFullName:work@test.pv2
  |vpiNet:
  \_logic_net: (work@test.next_pv), line:35:21, endln:35:28
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:next_pv
    |vpiFullName:work@test.next_pv
  |vpiNet:
  \_logic_net: (work@test.clk), line:35:29, endln:35:32
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:clk
    |vpiFullName:work@test.clk
  |vpiNet:
  \_logic_net: (work@test.reset), line:35:33, endln:35:38
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:reset
    |vpiFullName:work@test.reset
  |vpiNet:
  \_logic_net: (work@test.se), line:35:39, endln:35:41
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:se
    |vpiFullName:work@test.se
  |vpiPort:
  \_port: (pv1), line:35:13, endln:35:16
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:pv1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@test.pv1.pv1), line:35:13, endln:35:16
      |vpiParent:
      \_port: (pv1), line:35:13, endln:35:16
      |vpiName:pv1
      |vpiFullName:work@test.pv1.pv1
      |vpiActual:
      \_logic_net: (work@test.pv1), line:35:13, endln:35:16
    |vpiTypedef:
    \_ref_obj: (work@test.pv1)
      |vpiParent:
      \_port: (pv1), line:35:13, endln:35:16
      |vpiFullName:work@test.pv1
      |vpiActual:
      \_logic_typespec: , line:36:8, endln:36:13
  |vpiPort:
  \_port: (pv2), line:35:17, endln:35:20
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:pv2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@test.pv2.pv2), line:35:17, endln:35:20
      |vpiParent:
      \_port: (pv2), line:35:17, endln:35:20
      |vpiName:pv2
      |vpiFullName:work@test.pv2.pv2
      |vpiActual:
      \_logic_net: (work@test.pv2), line:35:17, endln:35:20
    |vpiTypedef:
    \_ref_obj: (work@test.pv2)
      |vpiParent:
      \_port: (pv2), line:35:17, endln:35:20
      |vpiFullName:work@test.pv2
      |vpiActual:
      \_logic_typespec: , line:36:8, endln:36:13
  |vpiPort:
  \_port: (next_pv), line:35:21, endln:35:28
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:next_pv
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@test.next_pv.next_pv), line:35:21, endln:35:28
      |vpiParent:
      \_port: (next_pv), line:35:21, endln:35:28
      |vpiName:next_pv
      |vpiFullName:work@test.next_pv.next_pv
      |vpiActual:
      \_logic_net: (work@test.next_pv), line:35:21, endln:35:28
    |vpiTypedef:
    \_ref_obj: (work@test.next_pv)
      |vpiParent:
      \_port: (next_pv), line:35:21, endln:35:28
      |vpiFullName:work@test.next_pv
      |vpiActual:
      \_logic_typespec: , line:36:8, endln:36:13
  |vpiPort:
  \_port: (clk), line:35:29, endln:35:32
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@test.clk.clk), line:35:29, endln:35:32
      |vpiParent:
      \_port: (clk), line:35:29, endln:35:32
      |vpiName:clk
      |vpiFullName:work@test.clk.clk
      |vpiActual:
      \_logic_net: (work@test.clk), line:35:29, endln:35:32
    |vpiTypedef:
    \_ref_obj: (work@test.clk)
      |vpiParent:
      \_port: (clk), line:35:29, endln:35:32
      |vpiFullName:work@test.clk
      |vpiActual:
      \_logic_typespec: , line:37:7, endln:37:7
  |vpiPort:
  \_port: (reset), line:35:33, endln:35:38
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@test.reset.reset), line:35:33, endln:35:38
      |vpiParent:
      \_port: (reset), line:35:33, endln:35:38
      |vpiName:reset
      |vpiFullName:work@test.reset.reset
      |vpiActual:
      \_logic_net: (work@test.reset), line:35:33, endln:35:38
    |vpiTypedef:
    \_ref_obj: (work@test.reset)
      |vpiParent:
      \_port: (reset), line:35:33, endln:35:38
      |vpiFullName:work@test.reset
      |vpiActual:
      \_logic_typespec: , line:37:7, endln:37:7
  |vpiPort:
  \_port: (se), line:35:39, endln:35:41
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:se
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@test.se.se), line:35:39, endln:35:41
      |vpiParent:
      \_port: (se), line:35:39, endln:35:41
      |vpiName:se
      |vpiFullName:work@test.se.se
      |vpiActual:
      \_logic_net: (work@test.se), line:35:39, endln:35:41
    |vpiTypedef:
    \_ref_obj: (work@test.se)
      |vpiParent:
      \_port: (se), line:35:39, endln:35:41
      |vpiFullName:work@test.se
      |vpiActual:
      \_logic_typespec: , line:37:7, endln:37:7
  |vpiRefModule:
  \_ref_module: work@dffr (park_reg), line:39:11, endln:39:19
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:park_reg
    |vpiDefName:work@dffr
    |vpiActual:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiPort:
    \_port: (din), line:39:20, endln:39:40
      |vpiParent:
      \_ref_module: work@dffr (park_reg), line:39:11, endln:39:19
      |vpiName:din
      |vpiHighConn:
      \_part_select: next_pv (work@test.park_reg.din.next_pv), line:39:27, endln:39:39
        |vpiParent:
        \_port: (din), line:39:20, endln:39:40
        |vpiName:next_pv
        |vpiFullName:work@test.park_reg.din.next_pv
        |vpiDefName:next_pv
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:39:35, endln:39:36
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:39:37, endln:39:38
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiPort:
    \_port: (clk), line:40:21, endln:40:32
      |vpiParent:
      \_ref_module: work@dffr (park_reg), line:39:11, endln:39:19
      |vpiName:clk
      |vpiHighConn:
      \_ref_obj: (work@test.park_reg.clk.clk), line:40:28, endln:40:31
        |vpiParent:
        \_port: (clk), line:40:21, endln:40:32
        |vpiName:clk
        |vpiFullName:work@test.park_reg.clk.clk
        |vpiActual:
        \_logic_net: (work@test.clk), line:35:29, endln:35:32
    |vpiPort:
    \_port: (q), line:41:21, endln:41:37
      |vpiParent:
      \_ref_module: work@dffr (park_reg), line:39:11, endln:39:19
      |vpiName:q
      |vpiHighConn:
      \_part_select: pv1 (work@test.park_reg.q.pv1), line:41:28, endln:41:36
        |vpiParent:
        \_port: (q), line:41:21, endln:41:37
        |vpiName:pv1
        |vpiFullName:work@test.park_reg.q.pv1
        |vpiDefName:pv1
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:41:32, endln:41:33
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:41:34, endln:41:35
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiPort:
    \_port: (rst), line:42:21, endln:42:34
      |vpiParent:
      \_ref_module: work@dffr (park_reg), line:39:11, endln:39:19
      |vpiName:rst
      |vpiHighConn:
      \_ref_obj: (work@test.park_reg.rst.reset), line:42:28, endln:42:33
        |vpiParent:
        \_port: (rst), line:42:21, endln:42:34
        |vpiName:reset
        |vpiFullName:work@test.park_reg.rst.reset
        |vpiActual:
        \_logic_net: (work@test.reset), line:35:33, endln:35:38
    |vpiPort:
    \_port: (se), line:43:21, endln:43:31
      |vpiParent:
      \_ref_module: work@dffr (park_reg), line:39:11, endln:39:19
      |vpiName:se
      |vpiHighConn:
      \_ref_obj: (work@test.park_reg.se.se), line:43:28, endln:43:30
        |vpiParent:
        \_port: (se), line:43:21, endln:43:31
        |vpiName:se
        |vpiFullName:work@test.park_reg.se.se
        |vpiActual:
        \_logic_net: (work@test.se), line:35:39, endln:35:41
    |vpiPort:
    \_port: , line:43:33, endln:43:38
      |vpiParent:
      \_ref_module: work@dffr (park_reg), line:39:11, endln:39:19
    |vpiPort:
    \_port: , line:43:40, endln:43:45
      |vpiParent:
      \_ref_module: work@dffr (park_reg), line:39:11, endln:39:19
  |vpiRefModule:
  \_ref_module: work@dffr (logic), line:45:10, endln:45:15
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:logic
    |vpiDefName:work@dffr
    |vpiActual:
    \_module_inst: work@dffr (work@dffr), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:2:1, endln:33:10
    |vpiPort:
    \_port: (din), line:45:16, endln:45:36
      |vpiParent:
      \_ref_module: work@dffr (logic), line:45:10, endln:45:15
      |vpiName:din
      |vpiHighConn:
      \_part_select: next_pv (work@test.logic.din.next_pv), line:45:23, endln:45:35
        |vpiParent:
        \_port: (din), line:45:16, endln:45:36
        |vpiName:next_pv
        |vpiFullName:work@test.logic.din.next_pv
        |vpiDefName:next_pv
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:45:31, endln:45:32
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:45:33, endln:45:34
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiPort:
    \_port: (clk), line:46:21, endln:46:32
      |vpiParent:
      \_ref_module: work@dffr (logic), line:45:10, endln:45:15
      |vpiName:clk
      |vpiHighConn:
      \_ref_obj: (work@test.logic.clk.clk), line:46:28, endln:46:31
        |vpiParent:
        \_port: (clk), line:46:21, endln:46:32
        |vpiName:clk
        |vpiFullName:work@test.logic.clk.clk
        |vpiActual:
        \_logic_net: (work@test.clk), line:35:29, endln:35:32
    |vpiPort:
    \_port: (q), line:47:21, endln:47:37
      |vpiParent:
      \_ref_module: work@dffr (logic), line:45:10, endln:45:15
      |vpiName:q
      |vpiHighConn:
      \_part_select: pv2 (work@test.logic.q.pv2), line:47:28, endln:47:36
        |vpiParent:
        \_port: (q), line:47:21, endln:47:37
        |vpiName:pv2
        |vpiFullName:work@test.logic.q.pv2
        |vpiDefName:pv2
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:47:32, endln:47:33
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:47:34, endln:47:35
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiPort:
    \_port: (rst), line:48:21, endln:48:34
      |vpiParent:
      \_ref_module: work@dffr (logic), line:45:10, endln:45:15
      |vpiName:rst
      |vpiHighConn:
      \_ref_obj: (work@test.logic.rst.reset), line:48:28, endln:48:33
        |vpiParent:
        \_port: (rst), line:48:21, endln:48:34
        |vpiName:reset
        |vpiFullName:work@test.logic.rst.reset
        |vpiActual:
        \_logic_net: (work@test.reset), line:35:33, endln:35:38
    |vpiPort:
    \_port: (se), line:49:21, endln:49:31
      |vpiParent:
      \_ref_module: work@dffr (logic), line:45:10, endln:45:15
      |vpiName:se
      |vpiHighConn:
      \_ref_obj: (work@test.logic.se.se), line:49:28, endln:49:30
        |vpiParent:
        \_port: (se), line:49:21, endln:49:31
        |vpiName:se
        |vpiFullName:work@test.logic.se.se
        |vpiActual:
        \_logic_net: (work@test.se), line:35:39, endln:35:41
    |vpiPort:
    \_port: , line:49:33, endln:49:38
      |vpiParent:
      \_ref_module: work@dffr (logic), line:45:10, endln:45:15
    |vpiPort:
    \_port: , line:49:40, endln:49:45
      |vpiParent:
      \_ref_module: work@dffr (logic), line:45:10, endln:45:15
|uhdmtopModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
  |vpiName:work@test
  |vpiDefName:work@test
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@test.pv1), line:35:13, endln:35:16
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiTypespec:
    \_ref_obj: (work@test.pv1)
      |vpiParent:
      \_logic_net: (work@test.pv1), line:35:13, endln:35:16
      |vpiFullName:work@test.pv1
      |vpiActual:
      \_logic_typespec: , line:36:8, endln:36:13
    |vpiName:pv1
    |vpiFullName:work@test.pv1
  |vpiNet:
  \_logic_net: (work@test.pv2), line:35:17, endln:35:20
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiTypespec:
    \_ref_obj: (work@test.pv2)
      |vpiParent:
      \_logic_net: (work@test.pv2), line:35:17, endln:35:20
      |vpiFullName:work@test.pv2
      |vpiActual:
      \_logic_typespec: , line:36:8, endln:36:13
    |vpiName:pv2
    |vpiFullName:work@test.pv2
  |vpiNet:
  \_logic_net: (work@test.next_pv), line:35:21, endln:35:28
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiTypespec:
    \_ref_obj: (work@test.next_pv)
      |vpiParent:
      \_logic_net: (work@test.next_pv), line:35:21, endln:35:28
      |vpiFullName:work@test.next_pv
      |vpiActual:
      \_logic_typespec: , line:36:8, endln:36:13
    |vpiName:next_pv
    |vpiFullName:work@test.next_pv
  |vpiNet:
  \_logic_net: (work@test.clk), line:35:29, endln:35:32
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiTypespec:
    \_ref_obj: (work@test.clk)
      |vpiParent:
      \_logic_net: (work@test.clk), line:35:29, endln:35:32
      |vpiFullName:work@test.clk
      |vpiActual:
      \_logic_typespec: , line:37:7, endln:37:7
    |vpiName:clk
    |vpiFullName:work@test.clk
  |vpiNet:
  \_logic_net: (work@test.reset), line:35:33, endln:35:38
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiTypespec:
    \_ref_obj: (work@test.reset)
      |vpiParent:
      \_logic_net: (work@test.reset), line:35:33, endln:35:38
      |vpiFullName:work@test.reset
      |vpiActual:
      \_logic_typespec: , line:37:7, endln:37:7
    |vpiName:reset
    |vpiFullName:work@test.reset
  |vpiNet:
  \_logic_net: (work@test.se), line:35:39, endln:35:41
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiTypespec:
    \_ref_obj: (work@test.se)
      |vpiParent:
      \_logic_net: (work@test.se), line:35:39, endln:35:41
      |vpiFullName:work@test.se
      |vpiActual:
      \_logic_typespec: , line:37:7, endln:37:7
    |vpiName:se
    |vpiFullName:work@test.se
  |vpiTopModule:1
  |vpiPort:
  \_port: (pv1), line:35:13, endln:35:16
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:pv1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@test.pv1), line:35:13, endln:35:16
      |vpiParent:
      \_port: (pv1), line:35:13, endln:35:16
      |vpiName:pv1
      |vpiFullName:work@test.pv1
      |vpiActual:
      \_logic_net: (work@test.pv1), line:35:13, endln:35:16
    |vpiTypedef:
    \_ref_obj: (work@test.pv1)
      |vpiParent:
      \_port: (pv1), line:35:13, endln:35:16
      |vpiFullName:work@test.pv1
      |vpiActual:
      \_logic_typespec: , line:36:8, endln:36:13
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
  |vpiPort:
  \_port: (pv2), line:35:17, endln:35:20
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:pv2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@test.pv2), line:35:17, endln:35:20
      |vpiParent:
      \_port: (pv2), line:35:17, endln:35:20
      |vpiName:pv2
      |vpiFullName:work@test.pv2
      |vpiActual:
      \_logic_net: (work@test.pv2), line:35:17, endln:35:20
    |vpiTypedef:
    \_ref_obj: (work@test.pv2)
      |vpiParent:
      \_port: (pv2), line:35:17, endln:35:20
      |vpiFullName:work@test.pv2
      |vpiActual:
      \_logic_typespec: , line:36:8, endln:36:13
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
  |vpiPort:
  \_port: (next_pv), line:35:21, endln:35:28
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:next_pv
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@test.next_pv), line:35:21, endln:35:28
      |vpiParent:
      \_port: (next_pv), line:35:21, endln:35:28
      |vpiName:next_pv
      |vpiFullName:work@test.next_pv
      |vpiActual:
      \_logic_net: (work@test.next_pv), line:35:21, endln:35:28
    |vpiTypedef:
    \_ref_obj: (work@test.next_pv)
      |vpiParent:
      \_port: (next_pv), line:35:21, endln:35:28
      |vpiFullName:work@test.next_pv
      |vpiActual:
      \_logic_typespec: , line:36:8, endln:36:13
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
  |vpiPort:
  \_port: (clk), line:35:29, endln:35:32
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@test.clk), line:35:29, endln:35:32
      |vpiParent:
      \_port: (clk), line:35:29, endln:35:32
      |vpiName:clk
      |vpiFullName:work@test.clk
      |vpiActual:
      \_logic_net: (work@test.clk), line:35:29, endln:35:32
    |vpiTypedef:
    \_ref_obj: (work@test.clk)
      |vpiParent:
      \_port: (clk), line:35:29, endln:35:32
      |vpiFullName:work@test.clk
      |vpiActual:
      \_logic_typespec: , line:37:7, endln:37:7
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
  |vpiPort:
  \_port: (reset), line:35:33, endln:35:38
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@test.reset), line:35:33, endln:35:38
      |vpiParent:
      \_port: (reset), line:35:33, endln:35:38
      |vpiName:reset
      |vpiFullName:work@test.reset
      |vpiActual:
      \_logic_net: (work@test.reset), line:35:33, endln:35:38
    |vpiTypedef:
    \_ref_obj: (work@test.reset)
      |vpiParent:
      \_port: (reset), line:35:33, endln:35:38
      |vpiFullName:work@test.reset
      |vpiActual:
      \_logic_typespec: , line:37:7, endln:37:7
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
  |vpiPort:
  \_port: (se), line:35:39, endln:35:41
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:se
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@test.se), line:35:39, endln:35:41
      |vpiParent:
      \_port: (se), line:35:39, endln:35:41
      |vpiName:se
      |vpiFullName:work@test.se
      |vpiActual:
      \_logic_net: (work@test.se), line:35:39, endln:35:41
    |vpiTypedef:
    \_ref_obj: (work@test.se)
      |vpiParent:
      \_port: (se), line:35:39, endln:35:41
      |vpiFullName:work@test.se
      |vpiActual:
      \_logic_typespec: , line:37:7, endln:37:7
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
  |vpiModule:
  \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:park_reg
    |vpiFullName:work@test.park_reg
    |vpiParameter:
    \_parameter: (work@test.park_reg.SIZE), line:5:11, endln:5:15
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |UINT:1
      |vpiTypespec:
      \_ref_obj: (work@test.park_reg.SIZE)
        |vpiParent:
        \_parameter: (work@test.park_reg.SIZE), line:5:11, endln:5:15
        |vpiFullName:work@test.park_reg.SIZE
        |vpiActual:
        \_int_typespec: , line:5:1, endln:5:19
      |vpiName:SIZE
      |vpiFullName:work@test.park_reg.SIZE
    |vpiParamAssign:
    \_param_assign: , line:5:11, endln:5:19
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:5:18, endln:5:19
        |vpiParent:
        \_param_assign: , line:5:11, endln:5:19
        |vpiDecompile:4
        |vpiSize:32
        |UINT:4
        |vpiTypespec:
        \_ref_obj: (work@test.park_reg)
          |vpiParent:
          \_constant: , line:5:18, endln:5:19
          |vpiFullName:work@test.park_reg
          |vpiActual:
          \_int_typespec: , line:5:1, endln:5:19
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@test.park_reg.SIZE), line:5:11, endln:5:15
    |vpiDefName:work@dffr
    |vpiDefFile:${SURELOG_DIR}/tests/PoundParam/dut.v
    |vpiDefLineNo:2
    |vpiNet:
    \_logic_net: (work@test.park_reg.q), line:18:17, endln:18:18
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |vpiTypespec:
      \_ref_obj: (work@test.park_reg.q)
        |vpiParent:
        \_logic_net: (work@test.park_reg.q), line:18:17, endln:18:18
        |vpiFullName:work@test.park_reg.q
        |vpiActual:
        \_logic_typespec: , line:18:1, endln:18:16
      |vpiName:q
      |vpiFullName:work@test.park_reg.q
      |vpiNetType:48
    |vpiNet:
    \_logic_net: (work@test.park_reg.din), line:2:14, endln:2:17
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |vpiTypespec:
      \_ref_obj: (work@test.park_reg.din)
        |vpiParent:
        \_logic_net: (work@test.park_reg.din), line:2:14, endln:2:17
        |vpiFullName:work@test.park_reg.din
        |vpiActual:
        \_logic_typespec: , line:7:7, endln:7:17
      |vpiName:din
      |vpiFullName:work@test.park_reg.din
    |vpiNet:
    \_logic_net: (work@test.park_reg.clk), line:2:19, endln:2:22
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |vpiTypespec:
      \_ref_obj: (work@test.park_reg.clk)
        |vpiParent:
        \_logic_net: (work@test.park_reg.clk), line:2:19, endln:2:22
        |vpiFullName:work@test.park_reg.clk
        |vpiActual:
        \_logic_typespec: , line:9:9, endln:9:9
      |vpiName:clk
      |vpiFullName:work@test.park_reg.clk
    |vpiNet:
    \_logic_net: (work@test.park_reg.rst), line:2:24, endln:2:27
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |vpiTypespec:
      \_ref_obj: (work@test.park_reg.rst)
        |vpiParent:
        \_logic_net: (work@test.park_reg.rst), line:2:24, endln:2:27
        |vpiFullName:work@test.park_reg.rst
        |vpiActual:
        \_logic_typespec: , line:10:9, endln:10:9
      |vpiName:rst
      |vpiFullName:work@test.park_reg.rst
    |vpiNet:
    \_logic_net: (work@test.park_reg.se), line:2:32, endln:2:34
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |vpiTypespec:
      \_ref_obj: (work@test.park_reg.se)
        |vpiParent:
        \_logic_net: (work@test.park_reg.se), line:2:32, endln:2:34
        |vpiFullName:work@test.park_reg.se
        |vpiActual:
        \_logic_typespec: , line:14:9, endln:14:9
      |vpiName:se
      |vpiFullName:work@test.park_reg.se
    |vpiNet:
    \_logic_net: (work@test.park_reg.si), line:2:36, endln:2:38
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |vpiTypespec:
      \_ref_obj: (work@test.park_reg.si)
        |vpiParent:
        \_logic_net: (work@test.park_reg.si), line:2:36, endln:2:38
        |vpiFullName:work@test.park_reg.si
        |vpiActual:
        \_logic_typespec: , line:15:7, endln:15:17
      |vpiName:si
      |vpiFullName:work@test.park_reg.si
    |vpiNet:
    \_logic_net: (work@test.park_reg.so), line:2:40, endln:2:42
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |vpiTypespec:
      \_ref_obj: (work@test.park_reg.so)
        |vpiParent:
        \_logic_net: (work@test.park_reg.so), line:2:40, endln:2:42
        |vpiFullName:work@test.park_reg.so
        |vpiActual:
        \_logic_typespec: , line:16:8, endln:16:18
      |vpiName:so
      |vpiFullName:work@test.park_reg.so
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiPort:
    \_port: (din), line:2:14, endln:2:17
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |vpiName:din
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@test.park_reg.din), line:2:14, endln:2:17
        |vpiParent:
        \_port: (din), line:2:14, endln:2:17
        |vpiName:din
        |vpiFullName:work@test.park_reg.din
        |vpiActual:
        \_logic_net: (work@test.park_reg.din), line:2:14, endln:2:17
      |vpiTypedef:
      \_ref_obj: (work@test.park_reg.din)
        |vpiParent:
        \_port: (din), line:2:14, endln:2:17
        |vpiFullName:work@test.park_reg.din
        |vpiActual:
        \_logic_typespec: , line:7:7, endln:7:17
      |vpiInstance:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
    |vpiPort:
    \_port: (clk), line:2:19, endln:2:22
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |vpiName:clk
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@test.park_reg.clk), line:2:19, endln:2:22
        |vpiParent:
        \_port: (clk), line:2:19, endln:2:22
        |vpiName:clk
        |vpiFullName:work@test.park_reg.clk
        |vpiActual:
        \_logic_net: (work@test.park_reg.clk), line:2:19, endln:2:22
      |vpiTypedef:
      \_ref_obj: (work@test.park_reg.clk)
        |vpiParent:
        \_port: (clk), line:2:19, endln:2:22
        |vpiFullName:work@test.park_reg.clk
        |vpiActual:
        \_logic_typespec: , line:9:9, endln:9:9
      |vpiInstance:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
    |vpiPort:
    \_port: (rst), line:2:24, endln:2:27
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |vpiName:rst
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@test.park_reg.rst), line:2:24, endln:2:27
        |vpiParent:
        \_port: (rst), line:2:24, endln:2:27
        |vpiName:rst
        |vpiFullName:work@test.park_reg.rst
        |vpiActual:
        \_logic_net: (work@test.park_reg.rst), line:2:24, endln:2:27
      |vpiTypedef:
      \_ref_obj: (work@test.park_reg.rst)
        |vpiParent:
        \_port: (rst), line:2:24, endln:2:27
        |vpiFullName:work@test.park_reg.rst
        |vpiActual:
        \_logic_typespec: , line:10:9, endln:10:9
      |vpiInstance:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
    |vpiPort:
    \_port: (q), line:2:29, endln:2:30
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |vpiName:q
      |vpiDirection:2
      |vpiLowConn:
      \_ref_obj: (work@test.park_reg.q), line:2:29, endln:2:30
        |vpiParent:
        \_port: (q), line:2:29, endln:2:30
        |vpiName:q
        |vpiFullName:work@test.park_reg.q
        |vpiActual:
        \_logic_net: (work@test.park_reg.q), line:18:17, endln:18:18
      |vpiTypedef:
      \_ref_obj: (work@test.park_reg.q)
        |vpiParent:
        \_port: (q), line:2:29, endln:2:30
        |vpiFullName:work@test.park_reg.q
        |vpiActual:
        \_logic_typespec: , line:12:8, endln:12:18
      |vpiInstance:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
    |vpiPort:
    \_port: (se), line:2:32, endln:2:34
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |vpiName:se
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@test.park_reg.se), line:2:32, endln:2:34
        |vpiParent:
        \_port: (se), line:2:32, endln:2:34
        |vpiName:se
        |vpiFullName:work@test.park_reg.se
        |vpiActual:
        \_logic_net: (work@test.park_reg.se), line:2:32, endln:2:34
      |vpiTypedef:
      \_ref_obj: (work@test.park_reg.se)
        |vpiParent:
        \_port: (se), line:2:32, endln:2:34
        |vpiFullName:work@test.park_reg.se
        |vpiActual:
        \_logic_typespec: , line:14:9, endln:14:9
      |vpiInstance:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
    |vpiPort:
    \_port: (si), line:2:36, endln:2:38
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |vpiName:si
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@test.park_reg.si), line:2:36, endln:2:38
        |vpiParent:
        \_port: (si), line:2:36, endln:2:38
        |vpiName:si
        |vpiFullName:work@test.park_reg.si
        |vpiActual:
        \_logic_net: (work@test.park_reg.si), line:2:36, endln:2:38
      |vpiTypedef:
      \_ref_obj: (work@test.park_reg.si)
        |vpiParent:
        \_port: (si), line:2:36, endln:2:38
        |vpiFullName:work@test.park_reg.si
        |vpiActual:
        \_logic_typespec: , line:15:7, endln:15:17
      |vpiInstance:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
    |vpiPort:
    \_port: (so), line:2:40, endln:2:42
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |vpiName:so
      |vpiDirection:2
      |vpiLowConn:
      \_ref_obj: (work@test.park_reg.so), line:2:40, endln:2:42
        |vpiParent:
        \_port: (so), line:2:40, endln:2:42
        |vpiName:so
        |vpiFullName:work@test.park_reg.so
        |vpiActual:
        \_logic_net: (work@test.park_reg.so), line:2:40, endln:2:42
      |vpiTypedef:
      \_ref_obj: (work@test.park_reg.so)
        |vpiParent:
        \_port: (so), line:2:40, endln:2:42
        |vpiFullName:work@test.park_reg.so
        |vpiActual:
        \_logic_typespec: , line:16:8, endln:16:18
      |vpiInstance:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
    |vpiProcess:
    \_always: , line:26:1, endln:28:79
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |vpiStmt:
      \_event_control: , line:26:8, endln:26:23
        |vpiParent:
        \_always: , line:26:1, endln:28:79
        |vpiCondition:
        \_operation: , line:26:11, endln:26:22
          |vpiParent:
          \_event_control: , line:26:8, endln:26:23
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@test.park_reg.clk), line:26:19, endln:26:22
            |vpiParent:
            \_operation: , line:26:11, endln:26:22
            |vpiName:clk
            |vpiFullName:work@test.park_reg.clk
            |vpiActual:
            \_logic_net: (work@test.park_reg.clk), line:2:19, endln:2:22
        |vpiStmt:
        \_assignment: , line:28:2, endln:28:78
          |vpiParent:
          \_event_control: , line:26:8, endln:26:23
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:28:18, endln:28:78
            |vpiParent:
            \_assignment: , line:28:2, endln:28:78
            |vpiOpType:32
            |vpiOperand:
            \_ref_obj: (work@test.park_reg.se), line:28:18, endln:28:20
              |vpiParent:
              \_operation: , line:28:18, endln:28:78
              |vpiName:se
              |vpiFullName:work@test.park_reg.se
              |vpiActual:
              \_logic_net: (work@test.park_reg.se), line:2:32, endln:2:34
            |vpiOperand:
            \_part_select: si (work@test.park_reg.si), line:28:23, endln:28:35
              |vpiParent:
              \_operation: , line:28:18, endln:28:78
              |vpiName:si
              |vpiFullName:work@test.park_reg.si
              |vpiDefName:si
              |vpiActual:
              \_logic_net: (work@test.park_reg.si), line:2:36, endln:2:38
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_operation: , line:28:26, endln:28:32
                |vpiParent:
                \_part_select: si (work@test.park_reg.si), line:28:23, endln:28:35
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@test.park_reg.si.SIZE), line:28:26, endln:28:30
                  |vpiParent:
                  \_operation: , line:28:26, endln:28:32
                  |vpiName:SIZE
                  |vpiFullName:work@test.park_reg.si.SIZE
                  |vpiActual:
                  \_parameter: (work@test.park_reg.SIZE), line:5:11, endln:5:15
                |vpiOperand:
                \_constant: , line:28:31, endln:28:32
              |vpiRightRange:
              \_constant: , line:28:33, endln:28:34
            |vpiOperand:
            \_operation: , line:28:39, endln:28:76
              |vpiParent:
              \_operation: , line:28:18, endln:28:78
              |vpiOpType:32
              |vpiOperand:
              \_ref_obj: (work@test.park_reg.rst), line:28:40, endln:28:43
                |vpiParent:
                \_operation: , line:28:39, endln:28:76
                |vpiName:rst
                |vpiFullName:work@test.park_reg.rst
                |vpiActual:
                \_logic_net: (work@test.park_reg.rst), line:2:24, endln:2:27
              |vpiOperand:
              \_operation: , line:28:47, endln:28:59
                |vpiParent:
                \_operation: , line:28:39, endln:28:76
                |vpiOpType:34
                |vpiOperand:
                \_ref_obj: (work@test.park_reg.SIZE), line:28:48, endln:28:52
                  |vpiParent:
                  \_operation: , line:28:47, endln:28:59
                  |vpiName:SIZE
                  |vpiFullName:work@test.park_reg.SIZE
                  |vpiActual:
                  \_parameter: (work@test.park_reg.SIZE), line:5:11, endln:5:15
                |vpiOperand:
                \_operation: , line:28:52, endln:28:58
                  |vpiParent:
                  \_operation: , line:28:47, endln:28:59
                  |vpiOpType:33
                  |vpiOperand:
                  \_constant: , line:28:53, endln:28:57
              |vpiOperand:
              \_part_select: din (work@test.park_reg.din), line:28:63, endln:28:76
                |vpiParent:
                \_operation: , line:28:39, endln:28:76
                |vpiName:din
                |vpiFullName:work@test.park_reg.din
                |vpiDefName:din
                |vpiActual:
                \_logic_net: (work@test.park_reg.din), line:2:14, endln:2:17
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_operation: , line:28:67, endln:28:73
                  |vpiParent:
                  \_part_select: din (work@test.park_reg.din), line:28:63, endln:28:76
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@test.park_reg.din.SIZE), line:28:67, endln:28:71
                    |vpiParent:
                    \_operation: , line:28:67, endln:28:73
                    |vpiName:SIZE
                    |vpiFullName:work@test.park_reg.din.SIZE
                    |vpiActual:
                    \_parameter: (work@test.park_reg.SIZE), line:5:11, endln:5:15
                  |vpiOperand:
                  \_constant: , line:28:72, endln:28:73
                |vpiRightRange:
                \_constant: , line:28:74, endln:28:75
          |vpiLhs:
          \_part_select: q (work@test.park_reg.q), line:28:2, endln:28:13
            |vpiParent:
            \_assignment: , line:28:2, endln:28:78
            |vpiName:q
            |vpiFullName:work@test.park_reg.q
            |vpiDefName:q
            |vpiActual:
            \_logic_net: (work@test.park_reg.q), line:18:17, endln:18:18
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_operation: , line:28:4, endln:28:10
              |vpiParent:
              \_part_select: q (work@test.park_reg.q), line:28:2, endln:28:13
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@test.park_reg.q.SIZE), line:28:4, endln:28:8
                |vpiParent:
                \_operation: , line:28:4, endln:28:10
                |vpiName:SIZE
                |vpiFullName:work@test.park_reg.q.SIZE
                |vpiActual:
                \_parameter: (work@test.park_reg.SIZE), line:5:11, endln:5:15
              |vpiOperand:
              \_constant: , line:28:9, endln:28:10
            |vpiRightRange:
            \_constant: , line:28:11, endln:28:12
      |vpiAlwaysType:1
    |vpiContAssign:
    \_cont_assign: , line:30:8, endln:30:34
      |vpiParent:
      \_module_inst: work@dffr (work@test.park_reg), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:39:2, endln:43:47
      |vpiRhs:
      \_part_select: q (work@test.park_reg.q), line:30:23, endln:30:34
        |vpiParent:
        \_cont_assign: , line:30:8, endln:30:34
        |vpiName:q
        |vpiFullName:work@test.park_reg.q
        |vpiDefName:q
        |vpiActual:
        \_logic_net: (work@test.park_reg.q), line:18:17, endln:18:18
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_operation: , line:30:25, endln:30:31
          |vpiParent:
          \_part_select: q (work@test.park_reg.q), line:30:23, endln:30:34
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@test.park_reg.q.SIZE), line:30:25, endln:30:29
            |vpiParent:
            \_operation: , line:30:25, endln:30:31
            |vpiName:SIZE
            |vpiFullName:work@test.park_reg.q.SIZE
            |vpiActual:
            \_parameter: (work@test.park_reg.SIZE), line:5:11, endln:5:15
          |vpiOperand:
          \_constant: , line:30:30, endln:30:31
        |vpiRightRange:
        \_constant: , line:30:32, endln:30:33
      |vpiLhs:
      \_part_select: so (work@test.park_reg.so), line:30:8, endln:30:20
        |vpiParent:
        \_cont_assign: , line:30:8, endln:30:34
        |vpiName:so
        |vpiFullName:work@test.park_reg.so
        |vpiDefName:so
        |vpiActual:
        \_logic_net: (work@test.park_reg.so), line:2:40, endln:2:42
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_operation: , line:30:11, endln:30:17
          |vpiParent:
          \_part_select: so (work@test.park_reg.so), line:30:8, endln:30:20
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@test.park_reg.so.SIZE), line:30:11, endln:30:15
            |vpiParent:
            \_operation: , line:30:11, endln:30:17
            |vpiName:SIZE
            |vpiFullName:work@test.park_reg.so.SIZE
            |vpiActual:
            \_parameter: (work@test.park_reg.SIZE), line:5:11, endln:5:15
          |vpiOperand:
          \_constant: , line:30:16, endln:30:17
        |vpiRightRange:
        \_constant: , line:30:18, endln:30:19
  |vpiModule:
  \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiName:logic
    |vpiFullName:work@test.logic
    |vpiParameter:
    \_parameter: (work@test.logic.SIZE), line:5:11, endln:5:15
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |UINT:1
      |vpiTypespec:
      \_ref_obj: (work@test.logic.SIZE)
        |vpiParent:
        \_parameter: (work@test.logic.SIZE), line:5:11, endln:5:15
        |vpiFullName:work@test.logic.SIZE
        |vpiActual:
        \_int_typespec: , line:5:1, endln:5:19
      |vpiName:SIZE
      |vpiFullName:work@test.logic.SIZE
    |vpiParamAssign:
    \_param_assign: , line:5:11, endln:5:19
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:5:18, endln:5:19
        |vpiParent:
        \_param_assign: , line:5:11, endln:5:19
        |vpiDecompile:4
        |vpiSize:32
        |UINT:4
        |vpiTypespec:
        \_ref_obj: (work@test.logic)
          |vpiParent:
          \_constant: , line:5:18, endln:5:19
          |vpiFullName:work@test.logic
          |vpiActual:
          \_int_typespec: , line:5:1, endln:5:19
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@test.logic.SIZE), line:5:11, endln:5:15
    |vpiDefName:work@dffr
    |vpiDefFile:${SURELOG_DIR}/tests/PoundParam/dut.v
    |vpiDefLineNo:2
    |vpiNet:
    \_logic_net: (work@test.logic.q), line:18:17, endln:18:18
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |vpiTypespec:
      \_ref_obj: (work@test.logic.q)
        |vpiParent:
        \_logic_net: (work@test.logic.q), line:18:17, endln:18:18
        |vpiFullName:work@test.logic.q
        |vpiActual:
        \_logic_typespec: , line:18:1, endln:18:16
      |vpiName:q
      |vpiFullName:work@test.logic.q
      |vpiNetType:48
    |vpiNet:
    \_logic_net: (work@test.logic.din), line:2:14, endln:2:17
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |vpiTypespec:
      \_ref_obj: (work@test.logic.din)
        |vpiParent:
        \_logic_net: (work@test.logic.din), line:2:14, endln:2:17
        |vpiFullName:work@test.logic.din
        |vpiActual:
        \_logic_typespec: , line:7:7, endln:7:17
      |vpiName:din
      |vpiFullName:work@test.logic.din
    |vpiNet:
    \_logic_net: (work@test.logic.clk), line:2:19, endln:2:22
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |vpiTypespec:
      \_ref_obj: (work@test.logic.clk)
        |vpiParent:
        \_logic_net: (work@test.logic.clk), line:2:19, endln:2:22
        |vpiFullName:work@test.logic.clk
        |vpiActual:
        \_logic_typespec: , line:9:9, endln:9:9
      |vpiName:clk
      |vpiFullName:work@test.logic.clk
    |vpiNet:
    \_logic_net: (work@test.logic.rst), line:2:24, endln:2:27
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |vpiTypespec:
      \_ref_obj: (work@test.logic.rst)
        |vpiParent:
        \_logic_net: (work@test.logic.rst), line:2:24, endln:2:27
        |vpiFullName:work@test.logic.rst
        |vpiActual:
        \_logic_typespec: , line:10:9, endln:10:9
      |vpiName:rst
      |vpiFullName:work@test.logic.rst
    |vpiNet:
    \_logic_net: (work@test.logic.se), line:2:32, endln:2:34
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |vpiTypespec:
      \_ref_obj: (work@test.logic.se)
        |vpiParent:
        \_logic_net: (work@test.logic.se), line:2:32, endln:2:34
        |vpiFullName:work@test.logic.se
        |vpiActual:
        \_logic_typespec: , line:14:9, endln:14:9
      |vpiName:se
      |vpiFullName:work@test.logic.se
    |vpiNet:
    \_logic_net: (work@test.logic.si), line:2:36, endln:2:38
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |vpiTypespec:
      \_ref_obj: (work@test.logic.si)
        |vpiParent:
        \_logic_net: (work@test.logic.si), line:2:36, endln:2:38
        |vpiFullName:work@test.logic.si
        |vpiActual:
        \_logic_typespec: , line:15:7, endln:15:17
      |vpiName:si
      |vpiFullName:work@test.logic.si
    |vpiNet:
    \_logic_net: (work@test.logic.so), line:2:40, endln:2:42
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |vpiTypespec:
      \_ref_obj: (work@test.logic.so)
        |vpiParent:
        \_logic_net: (work@test.logic.so), line:2:40, endln:2:42
        |vpiFullName:work@test.logic.so
        |vpiActual:
        \_logic_typespec: , line:16:8, endln:16:18
      |vpiName:so
      |vpiFullName:work@test.logic.so
    |vpiInstance:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:35:1, endln:51:10
    |vpiPort:
    \_port: (din), line:2:14, endln:2:17
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |vpiName:din
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@test.logic.din), line:2:14, endln:2:17
        |vpiParent:
        \_port: (din), line:2:14, endln:2:17
        |vpiName:din
        |vpiFullName:work@test.logic.din
        |vpiActual:
        \_logic_net: (work@test.logic.din), line:2:14, endln:2:17
      |vpiTypedef:
      \_ref_obj: (work@test.logic.din)
        |vpiParent:
        \_port: (din), line:2:14, endln:2:17
        |vpiFullName:work@test.logic.din
        |vpiActual:
        \_logic_typespec: , line:7:7, endln:7:17
      |vpiInstance:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
    |vpiPort:
    \_port: (clk), line:2:19, endln:2:22
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |vpiName:clk
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@test.logic.clk), line:2:19, endln:2:22
        |vpiParent:
        \_port: (clk), line:2:19, endln:2:22
        |vpiName:clk
        |vpiFullName:work@test.logic.clk
        |vpiActual:
        \_logic_net: (work@test.logic.clk), line:2:19, endln:2:22
      |vpiTypedef:
      \_ref_obj: (work@test.logic.clk)
        |vpiParent:
        \_port: (clk), line:2:19, endln:2:22
        |vpiFullName:work@test.logic.clk
        |vpiActual:
        \_logic_typespec: , line:9:9, endln:9:9
      |vpiInstance:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
    |vpiPort:
    \_port: (rst), line:2:24, endln:2:27
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |vpiName:rst
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@test.logic.rst), line:2:24, endln:2:27
        |vpiParent:
        \_port: (rst), line:2:24, endln:2:27
        |vpiName:rst
        |vpiFullName:work@test.logic.rst
        |vpiActual:
        \_logic_net: (work@test.logic.rst), line:2:24, endln:2:27
      |vpiTypedef:
      \_ref_obj: (work@test.logic.rst)
        |vpiParent:
        \_port: (rst), line:2:24, endln:2:27
        |vpiFullName:work@test.logic.rst
        |vpiActual:
        \_logic_typespec: , line:10:9, endln:10:9
      |vpiInstance:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
    |vpiPort:
    \_port: (q), line:2:29, endln:2:30
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |vpiName:q
      |vpiDirection:2
      |vpiLowConn:
      \_ref_obj: (work@test.logic.q), line:2:29, endln:2:30
        |vpiParent:
        \_port: (q), line:2:29, endln:2:30
        |vpiName:q
        |vpiFullName:work@test.logic.q
        |vpiActual:
        \_logic_net: (work@test.logic.q), line:18:17, endln:18:18
      |vpiTypedef:
      \_ref_obj: (work@test.logic.q)
        |vpiParent:
        \_port: (q), line:2:29, endln:2:30
        |vpiFullName:work@test.logic.q
        |vpiActual:
        \_logic_typespec: , line:12:8, endln:12:18
      |vpiInstance:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
    |vpiPort:
    \_port: (se), line:2:32, endln:2:34
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |vpiName:se
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@test.logic.se), line:2:32, endln:2:34
        |vpiParent:
        \_port: (se), line:2:32, endln:2:34
        |vpiName:se
        |vpiFullName:work@test.logic.se
        |vpiActual:
        \_logic_net: (work@test.logic.se), line:2:32, endln:2:34
      |vpiTypedef:
      \_ref_obj: (work@test.logic.se)
        |vpiParent:
        \_port: (se), line:2:32, endln:2:34
        |vpiFullName:work@test.logic.se
        |vpiActual:
        \_logic_typespec: , line:14:9, endln:14:9
      |vpiInstance:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
    |vpiPort:
    \_port: (si), line:2:36, endln:2:38
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |vpiName:si
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@test.logic.si), line:2:36, endln:2:38
        |vpiParent:
        \_port: (si), line:2:36, endln:2:38
        |vpiName:si
        |vpiFullName:work@test.logic.si
        |vpiActual:
        \_logic_net: (work@test.logic.si), line:2:36, endln:2:38
      |vpiTypedef:
      \_ref_obj: (work@test.logic.si)
        |vpiParent:
        \_port: (si), line:2:36, endln:2:38
        |vpiFullName:work@test.logic.si
        |vpiActual:
        \_logic_typespec: , line:15:7, endln:15:17
      |vpiInstance:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
    |vpiPort:
    \_port: (so), line:2:40, endln:2:42
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |vpiName:so
      |vpiDirection:2
      |vpiLowConn:
      \_ref_obj: (work@test.logic.so), line:2:40, endln:2:42
        |vpiParent:
        \_port: (so), line:2:40, endln:2:42
        |vpiName:so
        |vpiFullName:work@test.logic.so
        |vpiActual:
        \_logic_net: (work@test.logic.so), line:2:40, endln:2:42
      |vpiTypedef:
      \_ref_obj: (work@test.logic.so)
        |vpiParent:
        \_port: (so), line:2:40, endln:2:42
        |vpiFullName:work@test.logic.so
        |vpiActual:
        \_logic_typespec: , line:16:8, endln:16:18
      |vpiInstance:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
    |vpiProcess:
    \_always: , line:26:1, endln:28:79
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |vpiStmt:
      \_event_control: , line:26:8, endln:26:23
        |vpiParent:
        \_always: , line:26:1, endln:28:79
        |vpiCondition:
        \_operation: , line:26:11, endln:26:22
          |vpiParent:
          \_event_control: , line:26:8, endln:26:23
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@test.logic.clk), line:26:19, endln:26:22
            |vpiParent:
            \_operation: , line:26:11, endln:26:22
            |vpiName:clk
            |vpiFullName:work@test.logic.clk
            |vpiActual:
            \_logic_net: (work@test.logic.clk), line:2:19, endln:2:22
        |vpiStmt:
        \_assignment: , line:28:2, endln:28:78
          |vpiParent:
          \_event_control: , line:26:8, endln:26:23
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:28:18, endln:28:78
            |vpiParent:
            \_assignment: , line:28:2, endln:28:78
            |vpiOpType:32
            |vpiOperand:
            \_ref_obj: (work@test.logic.se), line:28:18, endln:28:20
              |vpiParent:
              \_operation: , line:28:18, endln:28:78
              |vpiName:se
              |vpiFullName:work@test.logic.se
              |vpiActual:
              \_logic_net: (work@test.logic.se), line:2:32, endln:2:34
            |vpiOperand:
            \_part_select: si (work@test.logic.si), line:28:23, endln:28:35
              |vpiParent:
              \_operation: , line:28:18, endln:28:78
              |vpiName:si
              |vpiFullName:work@test.logic.si
              |vpiDefName:si
              |vpiActual:
              \_logic_net: (work@test.logic.si), line:2:36, endln:2:38
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_operation: , line:28:26, endln:28:32
                |vpiParent:
                \_part_select: si (work@test.logic.si), line:28:23, endln:28:35
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@test.logic.si.SIZE), line:28:26, endln:28:30
                  |vpiParent:
                  \_operation: , line:28:26, endln:28:32
                  |vpiName:SIZE
                  |vpiFullName:work@test.logic.si.SIZE
                  |vpiActual:
                  \_parameter: (work@test.logic.SIZE), line:5:11, endln:5:15
                |vpiOperand:
                \_constant: , line:28:31, endln:28:32
              |vpiRightRange:
              \_constant: , line:28:33, endln:28:34
            |vpiOperand:
            \_operation: , line:28:39, endln:28:76
              |vpiParent:
              \_operation: , line:28:18, endln:28:78
              |vpiOpType:32
              |vpiOperand:
              \_ref_obj: (work@test.logic.rst), line:28:40, endln:28:43
                |vpiParent:
                \_operation: , line:28:39, endln:28:76
                |vpiName:rst
                |vpiFullName:work@test.logic.rst
                |vpiActual:
                \_logic_net: (work@test.logic.rst), line:2:24, endln:2:27
              |vpiOperand:
              \_operation: , line:28:47, endln:28:59
                |vpiParent:
                \_operation: , line:28:39, endln:28:76
                |vpiOpType:34
                |vpiOperand:
                \_ref_obj: (work@test.logic.SIZE), line:28:48, endln:28:52
                  |vpiParent:
                  \_operation: , line:28:47, endln:28:59
                  |vpiName:SIZE
                  |vpiFullName:work@test.logic.SIZE
                  |vpiActual:
                  \_parameter: (work@test.logic.SIZE), line:5:11, endln:5:15
                |vpiOperand:
                \_operation: , line:28:52, endln:28:58
                  |vpiParent:
                  \_operation: , line:28:47, endln:28:59
                  |vpiOpType:33
                  |vpiOperand:
                  \_constant: , line:28:53, endln:28:57
              |vpiOperand:
              \_part_select: din (work@test.logic.din), line:28:63, endln:28:76
                |vpiParent:
                \_operation: , line:28:39, endln:28:76
                |vpiName:din
                |vpiFullName:work@test.logic.din
                |vpiDefName:din
                |vpiActual:
                \_logic_net: (work@test.logic.din), line:2:14, endln:2:17
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_operation: , line:28:67, endln:28:73
                  |vpiParent:
                  \_part_select: din (work@test.logic.din), line:28:63, endln:28:76
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@test.logic.din.SIZE), line:28:67, endln:28:71
                    |vpiParent:
                    \_operation: , line:28:67, endln:28:73
                    |vpiName:SIZE
                    |vpiFullName:work@test.logic.din.SIZE
                    |vpiActual:
                    \_parameter: (work@test.logic.SIZE), line:5:11, endln:5:15
                  |vpiOperand:
                  \_constant: , line:28:72, endln:28:73
                |vpiRightRange:
                \_constant: , line:28:74, endln:28:75
          |vpiLhs:
          \_part_select: q (work@test.logic.q), line:28:2, endln:28:13
            |vpiParent:
            \_assignment: , line:28:2, endln:28:78
            |vpiName:q
            |vpiFullName:work@test.logic.q
            |vpiDefName:q
            |vpiActual:
            \_logic_net: (work@test.logic.q), line:18:17, endln:18:18
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_operation: , line:28:4, endln:28:10
              |vpiParent:
              \_part_select: q (work@test.logic.q), line:28:2, endln:28:13
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@test.logic.q.SIZE), line:28:4, endln:28:8
                |vpiParent:
                \_operation: , line:28:4, endln:28:10
                |vpiName:SIZE
                |vpiFullName:work@test.logic.q.SIZE
                |vpiActual:
                \_parameter: (work@test.logic.SIZE), line:5:11, endln:5:15
              |vpiOperand:
              \_constant: , line:28:9, endln:28:10
            |vpiRightRange:
            \_constant: , line:28:11, endln:28:12
      |vpiAlwaysType:1
    |vpiContAssign:
    \_cont_assign: , line:30:8, endln:30:34
      |vpiParent:
      \_module_inst: work@dffr (work@test.logic), file:${SURELOG_DIR}/tests/PoundParam/dut.v, line:45:2, endln:49:47
      |vpiRhs:
      \_part_select: q (work@test.logic.q), line:30:23, endln:30:34
        |vpiParent:
        \_cont_assign: , line:30:8, endln:30:34
        |vpiName:q
        |vpiFullName:work@test.logic.q
        |vpiDefName:q
        |vpiActual:
        \_logic_net: (work@test.logic.q), line:18:17, endln:18:18
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_operation: , line:30:25, endln:30:31
          |vpiParent:
          \_part_select: q (work@test.logic.q), line:30:23, endln:30:34
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@test.logic.q.SIZE), line:30:25, endln:30:29
            |vpiParent:
            \_operation: , line:30:25, endln:30:31
            |vpiName:SIZE
            |vpiFullName:work@test.logic.q.SIZE
            |vpiActual:
            \_parameter: (work@test.logic.SIZE), line:5:11, endln:5:15
          |vpiOperand:
          \_constant: , line:30:30, endln:30:31
        |vpiRightRange:
        \_constant: , line:30:32, endln:30:33
      |vpiLhs:
      \_part_select: so (work@test.logic.so), line:30:8, endln:30:20
        |vpiParent:
        \_cont_assign: , line:30:8, endln:30:34
        |vpiName:so
        |vpiFullName:work@test.logic.so
        |vpiDefName:so
        |vpiActual:
        \_logic_net: (work@test.logic.so), line:2:40, endln:2:42
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_operation: , line:30:11, endln:30:17
          |vpiParent:
          \_part_select: so (work@test.logic.so), line:30:8, endln:30:20
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@test.logic.so.SIZE), line:30:11, endln:30:15
            |vpiParent:
            \_operation: , line:30:11, endln:30:17
            |vpiName:SIZE
            |vpiFullName:work@test.logic.so.SIZE
            |vpiActual:
            \_parameter: (work@test.logic.SIZE), line:5:11, endln:5:15
          |vpiOperand:
          \_constant: , line:30:16, endln:30:17
        |vpiRightRange:
        \_constant: , line:30:18, endln:30:19
\_weaklyReferenced:
\_int_typespec: , line:5:1, endln:5:19
\_logic_typespec: , line:36:8, endln:36:13
  |vpiRange:
  \_range: , line:36:8, endln:36:13
    |vpiParent:
    \_logic_typespec: , line:36:8, endln:36:13
    |vpiLeftRange:
    \_constant: , line:36:9, endln:36:10
      |vpiParent:
      \_range: , line:36:8, endln:36:13
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:36:11, endln:36:12
      |vpiParent:
      \_range: , line:36:8, endln:36:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:37:7, endln:37:7
\_logic_typespec: , line:36:8, endln:36:13
  |vpiParent:
  \_logic_net: (work@test.next_pv), line:35:21, endln:35:28
  |vpiRange:
  \_range: , line:36:8, endln:36:13
    |vpiParent:
    \_logic_typespec: , line:36:8, endln:36:13
    |vpiLeftRange:
    \_constant: , line:36:9, endln:36:10
      |vpiParent:
      \_range: , line:36:8, endln:36:13
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:36:11, endln:36:12
      |vpiParent:
      \_range: , line:36:8, endln:36:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:37:7, endln:37:7
  |vpiParent:
  \_logic_net: (work@test.se), line:35:39, endln:35:41
\_logic_typespec: , line:7:7, endln:7:17
  |vpiRange:
  \_range: , line:7:7, endln:7:17
    |vpiParent:
    \_logic_typespec: , line:7:7, endln:7:17
    |vpiLeftRange:
    \_constant: , line:7:8, endln:7:12
      |vpiParent:
      \_range: , line:7:7, endln:7:17
      |vpiDecompile:3
      |vpiSize:64
      |INT:3
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:7:15, endln:7:16
      |vpiParent:
      \_range: , line:7:7, endln:7:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:9, endln:9:9
\_logic_typespec: , line:10:9, endln:10:9
\_logic_typespec: , line:12:8, endln:12:18
  |vpiRange:
  \_range: , line:12:8, endln:12:18
    |vpiParent:
    \_logic_typespec: , line:12:8, endln:12:18
    |vpiLeftRange:
    \_constant: , line:12:9, endln:12:13
      |vpiParent:
      \_range: , line:12:8, endln:12:18
      |vpiDecompile:3
      |vpiSize:64
      |INT:3
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:12:16, endln:12:17
      |vpiParent:
      \_range: , line:12:8, endln:12:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:9, endln:14:9
\_logic_typespec: , line:15:7, endln:15:17
  |vpiRange:
  \_range: , line:15:7, endln:15:17
    |vpiParent:
    \_logic_typespec: , line:15:7, endln:15:17
    |vpiLeftRange:
    \_constant: , line:15:8, endln:15:12
      |vpiParent:
      \_range: , line:15:7, endln:15:17
      |vpiDecompile:3
      |vpiSize:64
      |INT:3
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:15:15, endln:15:16
      |vpiParent:
      \_range: , line:15:7, endln:15:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:8, endln:16:18
  |vpiRange:
  \_range: , line:16:8, endln:16:18
    |vpiParent:
    \_logic_typespec: , line:16:8, endln:16:18
    |vpiLeftRange:
    \_constant: , line:16:9, endln:16:13
      |vpiParent:
      \_range: , line:16:8, endln:16:18
      |vpiDecompile:3
      |vpiSize:64
      |INT:3
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:16:16, endln:16:17
      |vpiParent:
      \_range: , line:16:8, endln:16:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:18:1, endln:18:16
  |vpiParent:
  \_logic_net: (work@test.park_reg.q), line:18:17, endln:18:18
  |vpiRange:
  \_range: , line:18:6, endln:18:16
    |vpiParent:
    \_logic_typespec: , line:18:1, endln:18:16
    |vpiLeftRange:
    \_constant: , line:18:7, endln:18:11
      |vpiParent:
      \_range: , line:18:6, endln:18:16
      |vpiDecompile:3
      |vpiSize:64
      |INT:3
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:18:14, endln:18:15
      |vpiParent:
      \_range: , line:18:6, endln:18:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:7, endln:7:17
  |vpiParent:
  \_logic_net: (work@test.park_reg.din), line:2:14, endln:2:17
  |vpiRange:
  \_range: , line:7:7, endln:7:17
    |vpiParent:
    \_logic_typespec: , line:7:7, endln:7:17
    |vpiLeftRange:
    \_constant: , line:7:8, endln:7:12
      |vpiParent:
      \_range: , line:7:7, endln:7:17
      |vpiDecompile:3
      |vpiSize:64
      |INT:3
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:7:15, endln:7:16
      |vpiParent:
      \_range: , line:7:7, endln:7:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:9, endln:9:9
  |vpiParent:
  \_logic_net: (work@test.park_reg.clk), line:2:19, endln:2:22
\_logic_typespec: , line:10:9, endln:10:9
  |vpiParent:
  \_logic_net: (work@test.park_reg.rst), line:2:24, endln:2:27
\_logic_typespec: , line:14:9, endln:14:9
  |vpiParent:
  \_logic_net: (work@test.park_reg.se), line:2:32, endln:2:34
\_logic_typespec: , line:15:7, endln:15:17
  |vpiParent:
  \_logic_net: (work@test.park_reg.si), line:2:36, endln:2:38
  |vpiRange:
  \_range: , line:15:7, endln:15:17
    |vpiParent:
    \_logic_typespec: , line:15:7, endln:15:17
    |vpiLeftRange:
    \_constant: , line:15:8, endln:15:12
      |vpiParent:
      \_range: , line:15:7, endln:15:17
      |vpiDecompile:3
      |vpiSize:64
      |INT:3
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:15:15, endln:15:16
      |vpiParent:
      \_range: , line:15:7, endln:15:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:8, endln:16:18
  |vpiParent:
  \_logic_net: (work@test.park_reg.so), line:2:40, endln:2:42
  |vpiRange:
  \_range: , line:16:8, endln:16:18
    |vpiParent:
    \_logic_typespec: , line:16:8, endln:16:18
    |vpiLeftRange:
    \_constant: , line:16:9, endln:16:13
      |vpiParent:
      \_range: , line:16:8, endln:16:18
      |vpiDecompile:3
      |vpiSize:64
      |INT:3
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:16:16, endln:16:17
      |vpiParent:
      \_range: , line:16:8, endln:16:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:7, endln:7:17
  |vpiRange:
  \_range: , line:7:7, endln:7:17
    |vpiParent:
    \_logic_typespec: , line:7:7, endln:7:17
    |vpiLeftRange:
    \_constant: , line:7:8, endln:7:12
      |vpiParent:
      \_range: , line:7:7, endln:7:17
      |vpiDecompile:3
      |vpiSize:64
      |INT:3
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:7:15, endln:7:16
      |vpiParent:
      \_range: , line:7:7, endln:7:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:9, endln:9:9
\_logic_typespec: , line:10:9, endln:10:9
\_logic_typespec: , line:12:8, endln:12:18
  |vpiRange:
  \_range: , line:12:8, endln:12:18
    |vpiParent:
    \_logic_typespec: , line:12:8, endln:12:18
    |vpiLeftRange:
    \_constant: , line:12:9, endln:12:13
      |vpiParent:
      \_range: , line:12:8, endln:12:18
      |vpiDecompile:3
      |vpiSize:64
      |INT:3
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:12:16, endln:12:17
      |vpiParent:
      \_range: , line:12:8, endln:12:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:9, endln:14:9
\_logic_typespec: , line:15:7, endln:15:17
  |vpiRange:
  \_range: , line:15:7, endln:15:17
    |vpiParent:
    \_logic_typespec: , line:15:7, endln:15:17
    |vpiLeftRange:
    \_constant: , line:15:8, endln:15:12
      |vpiParent:
      \_range: , line:15:7, endln:15:17
      |vpiDecompile:3
      |vpiSize:64
      |INT:3
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:15:15, endln:15:16
      |vpiParent:
      \_range: , line:15:7, endln:15:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:8, endln:16:18
  |vpiRange:
  \_range: , line:16:8, endln:16:18
    |vpiParent:
    \_logic_typespec: , line:16:8, endln:16:18
    |vpiLeftRange:
    \_constant: , line:16:9, endln:16:13
      |vpiParent:
      \_range: , line:16:8, endln:16:18
      |vpiDecompile:3
      |vpiSize:64
      |INT:3
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:16:16, endln:16:17
      |vpiParent:
      \_range: , line:16:8, endln:16:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:18:1, endln:18:16
  |vpiParent:
  \_logic_net: (work@test.logic.q), line:18:17, endln:18:18
  |vpiRange:
  \_range: , line:18:6, endln:18:16
    |vpiParent:
    \_logic_typespec: , line:18:1, endln:18:16
    |vpiLeftRange:
    \_constant: , line:18:7, endln:18:11
      |vpiParent:
      \_range: , line:18:6, endln:18:16
      |vpiDecompile:3
      |vpiSize:64
      |INT:3
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:18:14, endln:18:15
      |vpiParent:
      \_range: , line:18:6, endln:18:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:7, endln:7:17
  |vpiParent:
  \_logic_net: (work@test.logic.din), line:2:14, endln:2:17
  |vpiRange:
  \_range: , line:7:7, endln:7:17
    |vpiParent:
    \_logic_typespec: , line:7:7, endln:7:17
    |vpiLeftRange:
    \_constant: , line:7:8, endln:7:12
      |vpiParent:
      \_range: , line:7:7, endln:7:17
      |vpiDecompile:3
      |vpiSize:64
      |INT:3
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:7:15, endln:7:16
      |vpiParent:
      \_range: , line:7:7, endln:7:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:9, endln:9:9
  |vpiParent:
  \_logic_net: (work@test.logic.clk), line:2:19, endln:2:22
\_logic_typespec: , line:10:9, endln:10:9
  |vpiParent:
  \_logic_net: (work@test.logic.rst), line:2:24, endln:2:27
\_logic_typespec: , line:14:9, endln:14:9
  |vpiParent:
  \_logic_net: (work@test.logic.se), line:2:32, endln:2:34
\_logic_typespec: , line:15:7, endln:15:17
  |vpiParent:
  \_logic_net: (work@test.logic.si), line:2:36, endln:2:38
  |vpiRange:
  \_range: , line:15:7, endln:15:17
    |vpiParent:
    \_logic_typespec: , line:15:7, endln:15:17
    |vpiLeftRange:
    \_constant: , line:15:8, endln:15:12
      |vpiParent:
      \_range: , line:15:7, endln:15:17
      |vpiDecompile:3
      |vpiSize:64
      |INT:3
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:15:15, endln:15:16
      |vpiParent:
      \_range: , line:15:7, endln:15:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:8, endln:16:18
  |vpiParent:
  \_logic_net: (work@test.logic.so), line:2:40, endln:2:42
  |vpiRange:
  \_range: , line:16:8, endln:16:18
    |vpiParent:
    \_logic_typespec: , line:16:8, endln:16:18
    |vpiLeftRange:
    \_constant: , line:16:9, endln:16:13
      |vpiParent:
      \_range: , line:16:8, endln:16:18
      |vpiDecompile:3
      |vpiSize:64
      |INT:3
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:16:16, endln:16:17
      |vpiParent:
      \_range: , line:16:8, endln:16:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:7, endln:7:17
  |vpiRange:
  \_range: , line:7:7, endln:7:17
    |vpiParent:
    \_logic_typespec: , line:7:7, endln:7:17
    |vpiLeftRange:
    \_operation: , line:7:8, endln:7:14
      |vpiParent:
      \_range: , line:7:7, endln:7:17
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (SIZE), line:7:8, endln:7:12
        |vpiParent:
        \_operation: , line:7:8, endln:7:14
        |vpiName:SIZE
      |vpiOperand:
      \_constant: , line:7:13, endln:7:14
        |vpiParent:
        \_operation: , line:7:8, endln:7:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:15, endln:7:16
      |vpiParent:
      \_range: , line:7:7, endln:7:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:9, endln:9:9
\_logic_typespec: , line:10:9, endln:10:9
\_logic_typespec: , line:12:8, endln:12:18
  |vpiRange:
  \_range: , line:12:8, endln:12:18
    |vpiParent:
    \_logic_typespec: , line:12:8, endln:12:18
    |vpiLeftRange:
    \_operation: , line:12:9, endln:12:15
      |vpiParent:
      \_range: , line:12:8, endln:12:18
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (SIZE), line:12:9, endln:12:13
        |vpiParent:
        \_operation: , line:12:9, endln:12:15
        |vpiName:SIZE
      |vpiOperand:
      \_constant: , line:12:14, endln:12:15
        |vpiParent:
        \_operation: , line:12:9, endln:12:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:16, endln:12:17
      |vpiParent:
      \_range: , line:12:8, endln:12:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:9, endln:14:9
\_logic_typespec: , line:15:7, endln:15:17
  |vpiRange:
  \_range: , line:15:7, endln:15:17
    |vpiParent:
    \_logic_typespec: , line:15:7, endln:15:17
    |vpiLeftRange:
    \_operation: , line:15:8, endln:15:14
      |vpiParent:
      \_range: , line:15:7, endln:15:17
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (SIZE), line:15:8, endln:15:12
        |vpiParent:
        \_operation: , line:15:8, endln:15:14
        |vpiName:SIZE
      |vpiOperand:
      \_constant: , line:15:13, endln:15:14
        |vpiParent:
        \_operation: , line:15:8, endln:15:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:15, endln:15:16
      |vpiParent:
      \_range: , line:15:7, endln:15:17
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:8, endln:16:18
  |vpiRange:
  \_range: , line:16:8, endln:16:18
    |vpiParent:
    \_logic_typespec: , line:16:8, endln:16:18
    |vpiLeftRange:
    \_operation: , line:16:9, endln:16:15
      |vpiParent:
      \_range: , line:16:8, endln:16:18
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (SIZE), line:16:9, endln:16:13
        |vpiParent:
        \_operation: , line:16:9, endln:16:15
        |vpiName:SIZE
      |vpiOperand:
      \_constant: , line:16:14, endln:16:15
        |vpiParent:
        \_operation: , line:16:9, endln:16:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:16:16, endln:16:17
      |vpiParent:
      \_range: , line:16:8, endln:16:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:36:8, endln:36:13
  |vpiRange:
  \_range: , line:36:8, endln:36:13
    |vpiParent:
    \_logic_typespec: , line:36:8, endln:36:13
    |vpiLeftRange:
    \_constant: , line:36:9, endln:36:10
      |vpiParent:
      \_range: , line:36:8, endln:36:13
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:36:11, endln:36:12
      |vpiParent:
      \_range: , line:36:8, endln:36:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:36:8, endln:36:13
  |vpiRange:
  \_range: , line:36:8, endln:36:13
    |vpiParent:
    \_logic_typespec: , line:36:8, endln:36:13
    |vpiLeftRange:
    \_constant: , line:36:9, endln:36:10
      |vpiParent:
      \_range: , line:36:8, endln:36:13
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:36:11, endln:36:12
      |vpiParent:
      \_range: , line:36:8, endln:36:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:36:8, endln:36:13
  |vpiRange:
  \_range: , line:36:8, endln:36:13
    |vpiParent:
    \_logic_typespec: , line:36:8, endln:36:13
    |vpiLeftRange:
    \_constant: , line:36:9, endln:36:10
      |vpiParent:
      \_range: , line:36:8, endln:36:13
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:36:11, endln:36:12
      |vpiParent:
      \_range: , line:36:8, endln:36:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:37:7, endln:37:7
\_logic_typespec: , line:37:7, endln:37:7
\_logic_typespec: , line:37:7, endln:37:7
\_int_typespec: , line:5:1, endln:5:19
  |vpiParent:
  \_ref_obj: (work@test.park_reg.SIZE)
\_int_typespec: , line:5:1, endln:5:19
  |vpiParent:
  \_ref_obj: (work@test.logic.SIZE)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7
