$comment
	File created using the following command:
		vcd file Aula_4.msim.vcd -direction
$end
$date
	Fri Sep  3 00:01:20 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula_4_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " HABILITA $end
$var wire 1 # KEY [3] $end
$var wire 1 $ KEY [2] $end
$var wire 1 % KEY [1] $end
$var wire 1 & KEY [0] $end
$var wire 1 ' LEDR [9] $end
$var wire 1 ( LEDR [8] $end
$var wire 1 ) LEDR [7] $end
$var wire 1 * LEDR [6] $end
$var wire 1 + LEDR [5] $end
$var wire 1 , LEDR [4] $end
$var wire 1 - LEDR [3] $end
$var wire 1 . LEDR [2] $end
$var wire 1 / LEDR [1] $end
$var wire 1 0 LEDR [0] $end
$var wire 1 1 OPERACAO [1] $end
$var wire 1 2 OPERACAO [0] $end
$var wire 1 3 SAIDA_MUX [7] $end
$var wire 1 4 SAIDA_MUX [6] $end
$var wire 1 5 SAIDA_MUX [5] $end
$var wire 1 6 SAIDA_MUX [4] $end
$var wire 1 7 SAIDA_MUX [3] $end
$var wire 1 8 SAIDA_MUX [2] $end
$var wire 1 9 SAIDA_MUX [1] $end
$var wire 1 : SAIDA_MUX [0] $end
$var wire 1 ; SEL_MUX $end

$scope module i1 $end
$var wire 1 < gnd $end
$var wire 1 = vcc $end
$var wire 1 > unknown $end
$var wire 1 ? devoe $end
$var wire 1 @ devclrn $end
$var wire 1 A devpor $end
$var wire 1 B ww_devoe $end
$var wire 1 C ww_devclrn $end
$var wire 1 D ww_devpor $end
$var wire 1 E ww_CLOCK_50 $end
$var wire 1 F ww_KEY [3] $end
$var wire 1 G ww_KEY [2] $end
$var wire 1 H ww_KEY [1] $end
$var wire 1 I ww_KEY [0] $end
$var wire 1 J ww_LEDR [9] $end
$var wire 1 K ww_LEDR [8] $end
$var wire 1 L ww_LEDR [7] $end
$var wire 1 M ww_LEDR [6] $end
$var wire 1 N ww_LEDR [5] $end
$var wire 1 O ww_LEDR [4] $end
$var wire 1 P ww_LEDR [3] $end
$var wire 1 Q ww_LEDR [2] $end
$var wire 1 R ww_LEDR [1] $end
$var wire 1 S ww_LEDR [0] $end
$var wire 1 T ww_SEL_MUX $end
$var wire 1 U ww_HABILITA $end
$var wire 1 V ww_OPERACAO [1] $end
$var wire 1 W ww_OPERACAO [0] $end
$var wire 1 X ww_SAIDA_MUX [7] $end
$var wire 1 Y ww_SAIDA_MUX [6] $end
$var wire 1 Z ww_SAIDA_MUX [5] $end
$var wire 1 [ ww_SAIDA_MUX [4] $end
$var wire 1 \ ww_SAIDA_MUX [3] $end
$var wire 1 ] ww_SAIDA_MUX [2] $end
$var wire 1 ^ ww_SAIDA_MUX [1] $end
$var wire 1 _ ww_SAIDA_MUX [0] $end
$var wire 1 ` \CLOCK_50~input_o\ $end
$var wire 1 a \KEY[1]~input_o\ $end
$var wire 1 b \KEY[2]~input_o\ $end
$var wire 1 c \KEY[3]~input_o\ $end
$var wire 1 d \LEDR[0]~output_o\ $end
$var wire 1 e \LEDR[1]~output_o\ $end
$var wire 1 f \LEDR[2]~output_o\ $end
$var wire 1 g \LEDR[3]~output_o\ $end
$var wire 1 h \LEDR[4]~output_o\ $end
$var wire 1 i \LEDR[5]~output_o\ $end
$var wire 1 j \LEDR[6]~output_o\ $end
$var wire 1 k \LEDR[7]~output_o\ $end
$var wire 1 l \LEDR[8]~output_o\ $end
$var wire 1 m \LEDR[9]~output_o\ $end
$var wire 1 n \SEL_MUX~output_o\ $end
$var wire 1 o \HABILITA~output_o\ $end
$var wire 1 p \OPERACAO[0]~output_o\ $end
$var wire 1 q \OPERACAO[1]~output_o\ $end
$var wire 1 r \SAIDA_MUX[0]~output_o\ $end
$var wire 1 s \SAIDA_MUX[1]~output_o\ $end
$var wire 1 t \SAIDA_MUX[2]~output_o\ $end
$var wire 1 u \SAIDA_MUX[3]~output_o\ $end
$var wire 1 v \SAIDA_MUX[4]~output_o\ $end
$var wire 1 w \SAIDA_MUX[5]~output_o\ $end
$var wire 1 x \SAIDA_MUX[6]~output_o\ $end
$var wire 1 y \SAIDA_MUX[7]~output_o\ $end
$var wire 1 z \KEY[0]~input_o\ $end
$var wire 1 { \PC|DOUT[0]~0_combout\ $end
$var wire 1 | \somaUm|Add0~1_sumout\ $end
$var wire 1 } \somaUm|Add0~2\ $end
$var wire 1 ~ \somaUm|Add0~5_sumout\ $end
$var wire 1 !! \somaUm|Add0~6\ $end
$var wire 1 "! \somaUm|Add0~9_sumout\ $end
$var wire 1 #! \ROM1|memROM~0_combout\ $end
$var wire 1 $! \somaUm|Add0~10\ $end
$var wire 1 %! \somaUm|Add0~29_sumout\ $end
$var wire 1 &! \somaUm|Add0~30\ $end
$var wire 1 '! \somaUm|Add0~25_sumout\ $end
$var wire 1 (! \somaUm|Add0~26\ $end
$var wire 1 )! \somaUm|Add0~21_sumout\ $end
$var wire 1 *! \somaUm|Add0~22\ $end
$var wire 1 +! \somaUm|Add0~17_sumout\ $end
$var wire 1 ,! \somaUm|Add0~18\ $end
$var wire 1 -! \somaUm|Add0~13_sumout\ $end
$var wire 1 .! \ROM1|memROM~1_combout\ $end
$var wire 1 /! \ROM1|memROM~2_combout\ $end
$var wire 1 0! \ROM1|memROM~3_combout\ $end
$var wire 1 1! \Decoder|Equal1~0_combout\ $end
$var wire 1 2! \ROM1|memROM~4_combout\ $end
$var wire 1 3! \Decoder|Equal1~1_combout\ $end
$var wire 1 4! \ROM1|memROM~6_combout\ $end
$var wire 1 5! \ROM1|memROM~7_combout\ $end
$var wire 1 6! \ROM1|memROM~5_combout\ $end
$var wire 1 7! \memoriaDados|process_0~0_combout\ $end
$var wire 1 8! \memoriaDados|ram~145_combout\ $end
$var wire 1 9! \memoriaDados|ram~57_q\ $end
$var wire 1 :! \memoriaDados|ram~146_combout\ $end
$var wire 1 ;! \memoriaDados|ram~73_q\ $end
$var wire 1 <! \memoriaDados|ram~148_combout\ $end
$var wire 1 =! \memoriaDados|ram~65_q\ $end
$var wire 1 >! \memoriaDados|ram~149_combout\ $end
$var wire 1 ?! \memoriaDados|ram~25_q\ $end
$var wire 1 @! \memoriaDados|ram~150_combout\ $end
$var wire 1 A! \memoriaDados|ram~41_q\ $end
$var wire 1 B! \memoriaDados|ram~152_combout\ $end
$var wire 1 C! \memoriaDados|ram~33_q\ $end
$var wire 1 D! \memoriaDados|ram~151_combout\ $end
$var wire 1 E! \memoriaDados|ram~17_q\ $end
$var wire 1 F! \memoriaDados|ram~113_combout\ $end
$var wire 1 G! \memoriaDados|ram~147_combout\ $end
$var wire 1 H! \memoriaDados|ram~49_q\ $end
$var wire 1 I! \memoriaDados|ram~81_combout\ $end
$var wire 1 J! \ULA1|Add0~34_cout\ $end
$var wire 1 K! \ULA1|Add0~1_sumout\ $end
$var wire 1 L! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 M! \Decoder|OUTPUT[3]~1_combout\ $end
$var wire 1 N! \Decoder|OUTPUT[4]~0_combout\ $end
$var wire 1 O! \memoriaDados|ram~58_q\ $end
$var wire 1 P! \memoriaDados|ram~74_q\ $end
$var wire 1 Q! \memoriaDados|ram~66_q\ $end
$var wire 1 R! \memoriaDados|ram~26_q\ $end
$var wire 1 S! \memoriaDados|ram~42_q\ $end
$var wire 1 T! \memoriaDados|ram~34_q\ $end
$var wire 1 U! \memoriaDados|ram~18_q\ $end
$var wire 1 V! \memoriaDados|ram~117_combout\ $end
$var wire 1 W! \memoriaDados|ram~50_q\ $end
$var wire 1 X! \memoriaDados|ram~85_combout\ $end
$var wire 1 Y! \ULA1|Add0~2\ $end
$var wire 1 Z! \ULA1|Add0~5_sumout\ $end
$var wire 1 [! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 \! \memoriaDados|ram~59_q\ $end
$var wire 1 ]! \memoriaDados|ram~75_q\ $end
$var wire 1 ^! \memoriaDados|ram~67_q\ $end
$var wire 1 _! \memoriaDados|ram~27_q\ $end
$var wire 1 `! \memoriaDados|ram~43_q\ $end
$var wire 1 a! \memoriaDados|ram~35_q\ $end
$var wire 1 b! \memoriaDados|ram~19_q\ $end
$var wire 1 c! \memoriaDados|ram~121_combout\ $end
$var wire 1 d! \memoriaDados|ram~51_q\ $end
$var wire 1 e! \memoriaDados|ram~89_combout\ $end
$var wire 1 f! \ULA1|Add0~6\ $end
$var wire 1 g! \ULA1|Add0~9_sumout\ $end
$var wire 1 h! \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 i! \memoriaDados|ram~60_q\ $end
$var wire 1 j! \memoriaDados|ram~76_q\ $end
$var wire 1 k! \memoriaDados|ram~68_q\ $end
$var wire 1 l! \memoriaDados|ram~28_q\ $end
$var wire 1 m! \memoriaDados|ram~44_q\ $end
$var wire 1 n! \memoriaDados|ram~36_q\ $end
$var wire 1 o! \memoriaDados|ram~20_q\ $end
$var wire 1 p! \memoriaDados|ram~125_combout\ $end
$var wire 1 q! \memoriaDados|ram~52_q\ $end
$var wire 1 r! \memoriaDados|ram~93_combout\ $end
$var wire 1 s! \ULA1|Add0~10\ $end
$var wire 1 t! \ULA1|Add0~13_sumout\ $end
$var wire 1 u! \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 v! \memoriaDados|ram~61_q\ $end
$var wire 1 w! \memoriaDados|ram~77_q\ $end
$var wire 1 x! \memoriaDados|ram~69_q\ $end
$var wire 1 y! \memoriaDados|ram~29_q\ $end
$var wire 1 z! \memoriaDados|ram~45_q\ $end
$var wire 1 {! \memoriaDados|ram~37_q\ $end
$var wire 1 |! \memoriaDados|ram~21_q\ $end
$var wire 1 }! \memoriaDados|ram~129_combout\ $end
$var wire 1 ~! \memoriaDados|ram~53_q\ $end
$var wire 1 !" \memoriaDados|ram~97_combout\ $end
$var wire 1 "" \ULA1|Add0~14\ $end
$var wire 1 #" \ULA1|Add0~17_sumout\ $end
$var wire 1 $" \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 %" \memoriaDados|ram~62_q\ $end
$var wire 1 &" \memoriaDados|ram~78_q\ $end
$var wire 1 '" \memoriaDados|ram~70_q\ $end
$var wire 1 (" \memoriaDados|ram~30_q\ $end
$var wire 1 )" \memoriaDados|ram~46_q\ $end
$var wire 1 *" \memoriaDados|ram~38_q\ $end
$var wire 1 +" \memoriaDados|ram~22_q\ $end
$var wire 1 ," \memoriaDados|ram~133_combout\ $end
$var wire 1 -" \memoriaDados|ram~54_q\ $end
$var wire 1 ." \memoriaDados|ram~101_combout\ $end
$var wire 1 /" \ULA1|Add0~18\ $end
$var wire 1 0" \ULA1|Add0~21_sumout\ $end
$var wire 1 1" \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 2" \memoriaDados|ram~63_q\ $end
$var wire 1 3" \memoriaDados|ram~79_q\ $end
$var wire 1 4" \memoriaDados|ram~71_q\ $end
$var wire 1 5" \memoriaDados|ram~31_q\ $end
$var wire 1 6" \memoriaDados|ram~47_q\ $end
$var wire 1 7" \memoriaDados|ram~39_q\ $end
$var wire 1 8" \memoriaDados|ram~23_q\ $end
$var wire 1 9" \memoriaDados|ram~137_combout\ $end
$var wire 1 :" \memoriaDados|ram~55_q\ $end
$var wire 1 ;" \memoriaDados|ram~105_combout\ $end
$var wire 1 <" \ULA1|Add0~22\ $end
$var wire 1 =" \ULA1|Add0~25_sumout\ $end
$var wire 1 >" \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 ?" \memoriaDados|ram~64_q\ $end
$var wire 1 @" \memoriaDados|ram~80_q\ $end
$var wire 1 A" \memoriaDados|ram~72_q\ $end
$var wire 1 B" \memoriaDados|ram~32_q\ $end
$var wire 1 C" \memoriaDados|ram~48_q\ $end
$var wire 1 D" \memoriaDados|ram~40_q\ $end
$var wire 1 E" \memoriaDados|ram~24_q\ $end
$var wire 1 F" \memoriaDados|ram~141_combout\ $end
$var wire 1 G" \memoriaDados|ram~56_q\ $end
$var wire 1 H" \memoriaDados|ram~109_combout\ $end
$var wire 1 I" \ULA1|Add0~26\ $end
$var wire 1 J" \ULA1|Add0~29_sumout\ $end
$var wire 1 K" \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 L" \PC|DOUT\ [8] $end
$var wire 1 M" \PC|DOUT\ [7] $end
$var wire 1 N" \PC|DOUT\ [6] $end
$var wire 1 O" \PC|DOUT\ [5] $end
$var wire 1 P" \PC|DOUT\ [4] $end
$var wire 1 Q" \PC|DOUT\ [3] $end
$var wire 1 R" \PC|DOUT\ [2] $end
$var wire 1 S" \PC|DOUT\ [1] $end
$var wire 1 T" \PC|DOUT\ [0] $end
$var wire 1 U" \REG1|DOUT\ [7] $end
$var wire 1 V" \REG1|DOUT\ [6] $end
$var wire 1 W" \REG1|DOUT\ [5] $end
$var wire 1 X" \REG1|DOUT\ [4] $end
$var wire 1 Y" \REG1|DOUT\ [3] $end
$var wire 1 Z" \REG1|DOUT\ [2] $end
$var wire 1 [" \REG1|DOUT\ [1] $end
$var wire 1 \" \REG1|DOUT\ [0] $end
$var wire 1 ]" \memoriaDados|ALT_INV_ram~77_q\ $end
$var wire 1 ^" \memoriaDados|ALT_INV_ram~61_q\ $end
$var wire 1 _" \memoriaDados|ALT_INV_ram~68_q\ $end
$var wire 1 `" \memoriaDados|ALT_INV_ram~52_q\ $end
$var wire 1 a" \memoriaDados|ALT_INV_ram~76_q\ $end
$var wire 1 b" \memoriaDados|ALT_INV_ram~60_q\ $end
$var wire 1 c" \memoriaDados|ALT_INV_ram~67_q\ $end
$var wire 1 d" \memoriaDados|ALT_INV_ram~51_q\ $end
$var wire 1 e" \memoriaDados|ALT_INV_ram~75_q\ $end
$var wire 1 f" \memoriaDados|ALT_INV_ram~59_q\ $end
$var wire 1 g" \memoriaDados|ALT_INV_ram~66_q\ $end
$var wire 1 h" \memoriaDados|ALT_INV_ram~50_q\ $end
$var wire 1 i" \memoriaDados|ALT_INV_ram~74_q\ $end
$var wire 1 j" \memoriaDados|ALT_INV_ram~58_q\ $end
$var wire 1 k" \memoriaDados|ALT_INV_ram~65_q\ $end
$var wire 1 l" \memoriaDados|ALT_INV_ram~49_q\ $end
$var wire 1 m" \memoriaDados|ALT_INV_ram~73_q\ $end
$var wire 1 n" \memoriaDados|ALT_INV_ram~57_q\ $end
$var wire 1 o" \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 p" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 q" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 r" \Decoder|ALT_INV_Equal1~1_combout\ $end
$var wire 1 s" \Decoder|ALT_INV_Equal1~0_combout\ $end
$var wire 1 t" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 u" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 v" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 w" \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 x" \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 y" \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 z" \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 {" \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 |" \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 }" \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 ~" \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 !# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 "# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 ## \memoriaDados|ALT_INV_ram~141_combout\ $end
$var wire 1 $# \memoriaDados|ALT_INV_ram~137_combout\ $end
$var wire 1 %# \memoriaDados|ALT_INV_ram~133_combout\ $end
$var wire 1 &# \memoriaDados|ALT_INV_ram~129_combout\ $end
$var wire 1 '# \memoriaDados|ALT_INV_ram~125_combout\ $end
$var wire 1 (# \memoriaDados|ALT_INV_ram~121_combout\ $end
$var wire 1 )# \memoriaDados|ALT_INV_ram~117_combout\ $end
$var wire 1 *# \memoriaDados|ALT_INV_ram~113_combout\ $end
$var wire 1 +# \memoriaDados|ALT_INV_ram~109_combout\ $end
$var wire 1 ,# \memoriaDados|ALT_INV_ram~105_combout\ $end
$var wire 1 -# \memoriaDados|ALT_INV_ram~101_combout\ $end
$var wire 1 .# \memoriaDados|ALT_INV_ram~97_combout\ $end
$var wire 1 /# \memoriaDados|ALT_INV_ram~93_combout\ $end
$var wire 1 0# \memoriaDados|ALT_INV_ram~89_combout\ $end
$var wire 1 1# \memoriaDados|ALT_INV_ram~85_combout\ $end
$var wire 1 2# \memoriaDados|ALT_INV_ram~81_combout\ $end
$var wire 1 3# \REG1|ALT_INV_DOUT\ [7] $end
$var wire 1 4# \REG1|ALT_INV_DOUT\ [6] $end
$var wire 1 5# \REG1|ALT_INV_DOUT\ [5] $end
$var wire 1 6# \REG1|ALT_INV_DOUT\ [4] $end
$var wire 1 7# \REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 8# \REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 9# \REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 :# \REG1|ALT_INV_DOUT\ [0] $end
$var wire 1 ;# \memoriaDados|ALT_INV_process_0~0_combout\ $end
$var wire 1 <# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 =# \memoriaDados|ALT_INV_ram~40_q\ $end
$var wire 1 ># \memoriaDados|ALT_INV_ram~24_q\ $end
$var wire 1 ?# \memoriaDados|ALT_INV_ram~48_q\ $end
$var wire 1 @# \memoriaDados|ALT_INV_ram~32_q\ $end
$var wire 1 A# \memoriaDados|ALT_INV_ram~39_q\ $end
$var wire 1 B# \memoriaDados|ALT_INV_ram~23_q\ $end
$var wire 1 C# \memoriaDados|ALT_INV_ram~47_q\ $end
$var wire 1 D# \memoriaDados|ALT_INV_ram~31_q\ $end
$var wire 1 E# \memoriaDados|ALT_INV_ram~38_q\ $end
$var wire 1 F# \memoriaDados|ALT_INV_ram~22_q\ $end
$var wire 1 G# \memoriaDados|ALT_INV_ram~46_q\ $end
$var wire 1 H# \memoriaDados|ALT_INV_ram~30_q\ $end
$var wire 1 I# \memoriaDados|ALT_INV_ram~37_q\ $end
$var wire 1 J# \memoriaDados|ALT_INV_ram~21_q\ $end
$var wire 1 K# \memoriaDados|ALT_INV_ram~45_q\ $end
$var wire 1 L# \memoriaDados|ALT_INV_ram~29_q\ $end
$var wire 1 M# \memoriaDados|ALT_INV_ram~36_q\ $end
$var wire 1 N# \memoriaDados|ALT_INV_ram~20_q\ $end
$var wire 1 O# \memoriaDados|ALT_INV_ram~44_q\ $end
$var wire 1 P# \memoriaDados|ALT_INV_ram~28_q\ $end
$var wire 1 Q# \memoriaDados|ALT_INV_ram~35_q\ $end
$var wire 1 R# \memoriaDados|ALT_INV_ram~19_q\ $end
$var wire 1 S# \memoriaDados|ALT_INV_ram~43_q\ $end
$var wire 1 T# \memoriaDados|ALT_INV_ram~27_q\ $end
$var wire 1 U# \memoriaDados|ALT_INV_ram~34_q\ $end
$var wire 1 V# \memoriaDados|ALT_INV_ram~18_q\ $end
$var wire 1 W# \memoriaDados|ALT_INV_ram~42_q\ $end
$var wire 1 X# \memoriaDados|ALT_INV_ram~26_q\ $end
$var wire 1 Y# \memoriaDados|ALT_INV_ram~33_q\ $end
$var wire 1 Z# \memoriaDados|ALT_INV_ram~17_q\ $end
$var wire 1 [# \memoriaDados|ALT_INV_ram~41_q\ $end
$var wire 1 \# \memoriaDados|ALT_INV_ram~25_q\ $end
$var wire 1 ]# \memoriaDados|ALT_INV_ram~72_q\ $end
$var wire 1 ^# \memoriaDados|ALT_INV_ram~56_q\ $end
$var wire 1 _# \memoriaDados|ALT_INV_ram~80_q\ $end
$var wire 1 `# \memoriaDados|ALT_INV_ram~64_q\ $end
$var wire 1 a# \memoriaDados|ALT_INV_ram~71_q\ $end
$var wire 1 b# \memoriaDados|ALT_INV_ram~55_q\ $end
$var wire 1 c# \memoriaDados|ALT_INV_ram~79_q\ $end
$var wire 1 d# \memoriaDados|ALT_INV_ram~63_q\ $end
$var wire 1 e# \memoriaDados|ALT_INV_ram~70_q\ $end
$var wire 1 f# \memoriaDados|ALT_INV_ram~54_q\ $end
$var wire 1 g# \memoriaDados|ALT_INV_ram~78_q\ $end
$var wire 1 h# \memoriaDados|ALT_INV_ram~62_q\ $end
$var wire 1 i# \memoriaDados|ALT_INV_ram~69_q\ $end
$var wire 1 j# \memoriaDados|ALT_INV_ram~53_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0;
0<
1=
x>
1?
1@
1A
1B
1C
1D
0E
0T
0U
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
1{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
1J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
1f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
1""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
1/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
1I"
0J"
0K"
1]"
1^"
1_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
0v"
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
13#
14#
15#
16#
17#
18#
19#
1:#
$end
#10000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
1|
10!
14!
0o"
0t"
11!
1M!
1N!
0s"
1g!
0s!
1h!
1o
1q
1n
1t!
0""
1U
1V
1T
1#"
0/"
1"
11
1;
1t
10"
0<"
1]
18
1="
0I"
1J"
#20000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#30000
1!
1&
1E
1I
1z
1`
0T"
1S"
1Z"
08#
0~"
1!#
1{
04!
1#!
12!
17!
0g!
1s!
0;#
0q"
0"#
1o"
1f
0t!
1""
1g!
0h!
01!
0M!
0N!
1K!
0Y!
1L!
1>!
1Q
0#"
1/"
1s"
1.
1Z!
0f!
0K!
1Y!
0L!
00"
1<"
0g!
1r
0o
0q
0n
0t
0="
1I"
0Z!
1f!
1_
0U
0V
0T
0]
1g!
0J"
1:
08
0"
01
0;
0r
0_
0:
#40000
0!
0&
0%
1$
0E
0I
0H
1G
1b
0a
0z
0`
#50000
1!
1&
1E
1I
1z
1`
1T"
1_!
0T#
0!#
0{
0|
1}
0#!
14!
07!
1c!
0(#
1;#
0o"
1"#
1~
11!
1M!
1N!
1F!
1V!
1p!
1}!
1,"
19"
1F"
0>!
0##
0$#
0%#
0&#
0'#
0)#
0*#
0s"
1K!
0Y!
1L!
0g!
1h!
1o
1q
1n
1Z!
0f!
1U
1V
1T
1g!
0s!
1"
11
1;
1t
1r
1t!
0""
1]
1_
1:
18
1#"
0/"
10"
0<"
1="
0I"
1J"
#60000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#70000
1!
1&
1E
1I
1z
1`
0T"
0S"
1R"
1\"
0:#
0}"
1~"
1!#
1{
0}
0~
1!!
1#!
02!
04!
15!
17!
0K!
1Y!
0;#
0<#
1o"
1q"
0"#
1d
0Z!
1f!
1"!
1~
0!!
01!
0M!
0N!
1K!
0L!
0F!
1I!
0V!
1X!
0c!
1e!
0g!
1s!
0h!
0p!
1r!
0}!
1!"
0,"
1."
09"
1;"
0F"
1H"
16!
1D!
1S
0"!
1g!
0p"
0+#
1##
0,#
1$#
0-#
1%#
0.#
1&#
0/#
1'#
00#
1(#
01#
1)#
02#
1*#
1s"
10
0t!
1""
0K!
1L!
0g!
1h!
1t!
0""
1u!
0#"
1$"
00"
11"
0="
1>"
0J"
1K"
1B!
0D!
0I!
0X!
1Z!
0f!
1[!
0e!
0r!
0!"
0."
0;"
0H"
1#"
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
0t
0r
0o
0q
0n
1g!
0s!
0#"
1K!
0L!
0Z!
1f!
0[!
0g!
1s!
0h!
0t!
1""
0u!
1#"
0$"
10"
01"
1="
0>"
1J"
0K"
0]
0_
0U
0V
0T
1t!
0""
0:
08
0"
01
0;
1s
1y
1x
1w
1v
1u
1t
1r
0#"
1/"
0t!
1""
1g!
1#"
0/"
1^
1X
1Y
1Z
1[
1\
1]
1_
0#"
1/"
00"
1<"
1:
19
18
17
16
15
14
13
0y
0x
0w
0v
0u
0t
0s
0r
10"
0<"
0="
1I"
00"
1<"
0X
0Y
0Z
0[
0\
0]
0^
0_
1="
0I"
0:
09
08
07
06
05
04
03
0="
1I"
0J"
1J"
0J"
#80000
0!
0&
0%
0$
1#
0E
0I
0H
0G
1F
1c
0b
0a
0z
0`
#90000
1!
1&
1E
1I
1z
1`
1T"
1C!
1a!
0Q#
0Y#
0!#
0{
1|
0#!
1/!
00!
07!
1F!
1c!
0(#
0*#
1;#
1t"
0u"
1"#
13!
1N!
0B!
1I!
1e!
00#
02#
0r"
0J!
1Z!
0f!
1t!
0""
1#"
0/"
10"
0<"
1="
0I"
1J"
1L!
1h!
1o
1p
0J"
0="
00"
0#"
0g!
0K!
1U
1W
1"
12
1t
1r
1]
1_
1:
18
#100000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#110000
1!
1&
1E
1I
1z
1`
0T"
1S"
0\"
1["
0Z"
1Y"
07#
18#
09#
1:#
0~"
1!#
1{
1K!
0Y!
0Z!
1f!
1g!
0s!
0t!
1""
1g
0f
1e
0d
1#"
1t!
0""
0g!
1s!
1Z!
0f!
1P
0Q
1R
0S
1g!
0s!
0t!
1""
0#"
00
1/
0.
1-
1#"
1t!
0""
0#"
#120000
0!
0&
0%
1$
0E
0I
0H
1G
1b
0a
0z
0`
#130000
1!
1&
1E
1I
1z
1`
1T"
1\"
1Z"
08#
0:#
0!#
0{
0|
1}
1#!
12!
05!
0K!
1Y!
0g!
1s!
1<#
0q"
0"#
1f
1d
0t!
1""
0Z!
1f!
0~
1!!
03!
0F!
0c!
06!
1Q
1S
1"!
1g!
1#"
1p"
1(#
1*#
1r"
10
1.
1J!
1K!
0Y!
0g!
1t!
0#"
1/"
10"
1="
1J"
0I!
1Z!
1c!
0e!
10#
0(#
12#
0p
00"
1<"
0Z!
0K!
1Y!
1K!
0L!
1e!
1g!
0h!
0W
1Z!
0="
1I"
00#
02
0g!
1h!
0J"
0t
0r
0]
0_
0:
08
1t
1]
18
#140000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#150000
1!
1&
1E
1I
1z
1`
0T"
0S"
0R"
1Q"
0Z"
18#
0|"
1}"
1~"
1!#
1{
0}
1~
0!!
0"!
1$!
0#!
0/!
02!
1g!
0s!
1q"
1u"
1"#
0f
0t!
1%!
1"!
0$!
0~
0N!
0c!
0Q
0%!
1(#
0.
0e!
10#
0o
0g!
1s!
0h!
0U
0"
1t!
0t
0]
08
#160000
0!
0&
0%
0$
0#
0E
0I
0H
0G
0F
0c
0b
0a
0z
0`
#170000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
1|
#180000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#190000
1!
1&
1E
1I
1z
1`
0T"
1S"
0~"
1!#
1{
#200000
0!
0&
0%
1$
0E
0I
0H
1G
1b
0a
0z
0`
#210000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
0|
1}
1~
#220000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#230000
1!
1&
1E
1I
1z
1`
0T"
0S"
1R"
0}"
1~"
1!#
1{
0}
0~
1!!
0"!
1$!
1~
0!!
1"!
0$!
1%!
0%!
#240000
0!
0&
0%
0$
1#
0E
0I
0H
0G
1F
1c
0b
0a
0z
0`
#250000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
1|
#260000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#270000
1!
1&
1E
1I
1z
1`
0T"
1S"
0~"
1!#
1{
#280000
0!
0&
0%
1$
0E
0I
0H
1G
1b
0a
0z
0`
#290000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
0|
1}
0~
1!!
0"!
1$!
1%!
#300000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#310000
1!
1&
1E
1I
1z
1`
0T"
0S"
0R"
0Q"
1P"
0{"
1|"
1}"
1~"
1!#
1{
0}
1~
0!!
1"!
0$!
0%!
1&!
0.!
1v"
1'!
1%!
0&!
0"!
0~
0'!
#320000
0!
0&
0%
0$
0#
0E
0I
0H
0G
0F
0c
0b
0a
0z
0`
#330000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
1|
10!
0t"
#340000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#350000
1!
1&
1E
1I
1z
1`
0T"
1S"
0~"
1!#
1{
1#!
0"#
#360000
0!
0&
0%
1$
0E
0I
0H
1G
1b
0a
0z
0`
#370000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
0|
1}
0#!
1"#
1~
#380000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#390000
1!
1&
1E
1I
1z
1`
0T"
0S"
1R"
0}"
1~"
1!#
1{
0}
0~
1!!
1#!
15!
0<#
0"#
1"!
1~
0!!
0"!
#400000
0!
0&
0%
0$
1#
0E
0I
0H
0G
1F
1c
0b
0a
0z
0`
#410000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
1|
0#!
1/!
00!
1t"
0u"
1"#
#420000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#430000
1!
1&
1E
1I
1z
1`
0T"
1S"
0~"
1!#
1{
#440000
0!
0&
0%
1$
0E
0I
0H
1G
1b
0a
0z
0`
#450000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
0|
1}
1#!
05!
1<#
0"#
0~
1!!
1"!
#460000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#470000
1!
1&
1E
1I
1z
1`
0T"
0S"
0R"
1Q"
0|"
1}"
1~"
1!#
1{
0}
1~
0!!
0"!
1$!
0#!
0/!
1u"
1"#
0%!
1&!
1"!
0$!
0~
1%!
0&!
1'!
0'!
#480000
0!
0&
0%
0$
0#
0E
0I
0H
0G
0F
0c
0b
0a
0z
0`
#490000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
1|
#500000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#510000
1!
1&
1E
1I
1z
1`
0T"
1S"
0~"
1!#
1{
#520000
0!
0&
0%
1$
0E
0I
0H
1G
1b
0a
0z
0`
#530000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
0|
1}
1~
#540000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#550000
1!
1&
1E
1I
1z
1`
0T"
0S"
1R"
0}"
1~"
1!#
1{
0}
0~
1!!
0"!
1$!
1~
0!!
1"!
0$!
0%!
1&!
1'!
1%!
0&!
0'!
#560000
0!
0&
0%
0$
1#
0E
0I
0H
0G
1F
1c
0b
0a
0z
0`
#570000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
1|
#580000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#590000
1!
1&
1E
1I
1z
1`
0T"
1S"
0~"
1!#
1{
#600000
0!
0&
0%
1$
0E
0I
0H
1G
1b
0a
0z
0`
#610000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
0|
1}
0~
1!!
0"!
1$!
0%!
1&!
1'!
#620000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#630000
1!
1&
1E
1I
1z
1`
0T"
0S"
0R"
0Q"
0P"
1O"
0z"
1{"
1|"
1}"
1~"
1!#
1{
0}
1~
0!!
1"!
0$!
1%!
0&!
0'!
1(!
1)!
1'!
0(!
0%!
0"!
0~
0)!
#640000
0!
0&
0%
0$
0#
0E
0I
0H
0G
0F
0c
0b
0a
0z
0`
#650000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
1|
10!
0t"
#660000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#670000
1!
1&
1E
1I
1z
1`
0T"
1S"
0~"
1!#
1{
1#!
0"#
#680000
0!
0&
0%
1$
0E
0I
0H
1G
1b
0a
0z
0`
#690000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
0|
1}
0#!
1"#
1~
#700000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#710000
1!
1&
1E
1I
1z
1`
0T"
0S"
1R"
0}"
1~"
1!#
1{
0}
0~
1!!
1#!
15!
0<#
0"#
1"!
1~
0!!
0"!
#720000
0!
0&
0%
0$
1#
0E
0I
0H
0G
1F
1c
0b
0a
0z
0`
#730000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
1|
0#!
1/!
00!
1t"
0u"
1"#
#740000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#750000
1!
1&
1E
1I
1z
1`
0T"
1S"
0~"
1!#
1{
#760000
0!
0&
0%
1$
0E
0I
0H
1G
1b
0a
0z
0`
#770000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
0|
1}
1#!
05!
1<#
0"#
0~
1!!
1"!
#780000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#790000
1!
1&
1E
1I
1z
1`
0T"
0S"
0R"
1Q"
0|"
1}"
1~"
1!#
1{
0}
1~
0!!
0"!
1$!
0#!
0/!
1u"
1"#
1%!
1"!
0$!
0~
0%!
#800000
0!
0&
0%
0$
0#
0E
0I
0H
0G
0F
0c
0b
0a
0z
0`
#810000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
1|
#820000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#830000
1!
1&
1E
1I
1z
1`
0T"
1S"
0~"
1!#
1{
#840000
0!
0&
0%
1$
0E
0I
0H
1G
1b
0a
0z
0`
#850000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
0|
1}
1~
#860000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#870000
1!
1&
1E
1I
1z
1`
0T"
0S"
1R"
0}"
1~"
1!#
1{
0}
0~
1!!
0"!
1$!
1~
0!!
1"!
0$!
1%!
0%!
#880000
0!
0&
0%
0$
1#
0E
0I
0H
0G
1F
1c
0b
0a
0z
0`
#890000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
1|
#900000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#910000
1!
1&
1E
1I
1z
1`
0T"
1S"
0~"
1!#
1{
#920000
0!
0&
0%
1$
0E
0I
0H
1G
1b
0a
0z
0`
#930000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
0|
1}
0~
1!!
0"!
1$!
1%!
#940000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#950000
1!
1&
1E
1I
1z
1`
0T"
0S"
0R"
0Q"
1P"
0{"
1|"
1}"
1~"
1!#
1{
0}
1~
0!!
1"!
0$!
0%!
1&!
0'!
1(!
1%!
0&!
0"!
0~
1'!
0(!
1)!
0)!
#960000
0!
0&
0%
0$
0#
0E
0I
0H
0G
0F
0c
0b
0a
0z
0`
#970000
1!
1&
1E
1I
1z
1`
1T"
0!#
0{
1|
10!
0t"
#980000
0!
0&
1%
0E
0I
1H
1a
0z
0`
#990000
1!
1&
1E
1I
1z
1`
0T"
1S"
0~"
1!#
1{
1#!
0"#
#1000000
