$date
  Sat Sep 21 22:48:24 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module sram_tb $end
$var reg 1 ! r_we $end
$var reg 1 " r_en $end
$var reg 1 # r_oe $end
$var reg 8 $ r_address[7:0] $end
$var reg 8 % r_data[7:0] $end
$scope module uut $end
$var reg 1 & i_we $end
$var reg 1 ' i_en $end
$var reg 1 ( i_oe $end
$var reg 8 ) i_address[7:0] $end
$var reg 8 * io_data[7:0] $end
$comment mem_array is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
1#
b00000000 $
bUUUUUUUU %
1&
1'
1(
b00000000 )
bUUUUUUUU *
#1000000000
0!
0"
b10101010 %
0&
0'
b10101010 *
#2000000000
1!
1"
1&
1'
#102000000000
#103000000000
#113000000000
