C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/CTRLLOGIC.v {1 {vlog -work work -stats=none C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/CTRLLOGIC.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ctrlogic
-- Compiling module aluDec

Top level modules:
	ctrlogic

} {} {}} C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/PC.v {1 {vlog -work work -stats=none C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/PC.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module pc

Top level modules:
	pc

} {} {}} C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/DATALOGIC.v {0 {vlog -work work -stats=none C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/DATALOGIC.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module dplogic
-- Compiling module MUX2X1
** Error: C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/DATALOGIC.v(30): Parameter declaration missing required 'parameter' keyword.

} {5.0 6.0} {}} C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/INSTMEM_bb.v {1 {vlog -work work -stats=none C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/INSTMEM_bb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module INSTMEM

Top level modules:
	INSTMEM

} {} {}} C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/DATAMEM.v {0 {vlog -work work -stats=none C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/DATAMEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module dmem
** Error: C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/DATAMEM.v(1): Parameter declaration missing required 'parameter' keyword.

} {4.0 5.0} {}} C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/HEXOUT.v {1 {vlog -work work -stats=none C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/HEXOUT.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module hexOut
-- Compiling module seg7dec

Top level modules:
	hexOut

} {} {}} C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/INSTMEM.v {1 {vlog -work work -stats=none C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/INSTMEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module INSTMEM

Top level modules:
	INSTMEM

} {} {}} C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/MIPSCPU.v {1 {vlog -work work -stats=none C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/MIPSCPU.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mips

Top level modules:
	mips

} {} {}} C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/ALU.v {1 {vlog -work work -stats=none C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/REGFILE.v {1 {vlog -work work -stats=none C:/Users/j3241/OneDrive/Documents/Desktop/Documents/GitHub/Engr--378--Lab/MIPSCore/Verilog/RTL/REGFILE.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module rf

Top level modules:
	rf

} {} {}}
