/* Copyright (c) 2014-2016 Wind River Systems, Inc.
 *
 * The right to copy, distribute, modify or otherwise make use
 * of this software may be licensed only pursuant to the terms
 * of an applicable Wind River license agreement.
 */

/* This file has been autogenerated by cafe-type2h(1). */

#ifndef CAFE_TYPE2H_HPC_P2020_TYPE_autogenerated_h
#define CAFE_TYPE2H_HPC_P2020_TYPE_autogenerated_h

#include <cafe/autogenerated/cafe.type.h>

#ifdef __cplusplus
extern "C" {
#endif

#define hpc_qoriq_p2020_ATOMIC_RESERVATION_TIME_OUTS_FOR_ECM_PORT_VT_DEF "S[hpc.qoriq_p2020_ATOMIC_RESERVATION_TIME_OUTS_FOR_ECM_PORT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Atomic reservation time-outs for ECM port\"]]"
#define hpc_qoriq_p2020_ATOMIC_RESERVATION_TIME_OUTS_FOR_ECM_PORT_VT_REF "t[hpc.qoriq_p2020_ATOMIC_RESERVATION_TIME_OUTS_FOR_ECM_PORT]"

#define hpc_qoriq_p2020_CORE_DATA_ACCESSES_TO_L2_THAT_HIT_VT_DEF "S[hpc.qoriq_p2020_CORE_DATA_ACCESSES_TO_L2_THAT_HIT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Core L2 D-C-Hit\"]]"
#define hpc_qoriq_p2020_CORE_DATA_ACCESSES_TO_L2_THAT_HIT_VT_REF "t[hpc.qoriq_p2020_CORE_DATA_ACCESSES_TO_L2_THAT_HIT]"

#define hpc_qoriq_p2020_CORE_DATA_ACCESSES_TO_L2_THAT_MISS_VT_DEF "S[hpc.qoriq_p2020_CORE_DATA_ACCESSES_TO_L2_THAT_MISS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Core L2 D-C-Miss\"]]"
#define hpc_qoriq_p2020_CORE_DATA_ACCESSES_TO_L2_THAT_MISS_VT_REF "t[hpc.qoriq_p2020_CORE_DATA_ACCESSES_TO_L2_THAT_MISS]"

#define hpc_qoriq_p2020_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_HIT_VT_DEF "S[hpc.qoriq_p2020_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_HIT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Core L2 I-C-Hit\"]]"
#define hpc_qoriq_p2020_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_HIT_VT_REF "t[hpc.qoriq_p2020_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_HIT]"

#define hpc_qoriq_p2020_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_MISS_VT_DEF "S[hpc.qoriq_p2020_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_MISS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Core L2 I-C-Miss\"]]"
#define hpc_qoriq_p2020_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_MISS_VT_REF "t[hpc.qoriq_p2020_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_MISS]"

#define hpc_qoriq_p2020_CYCLES_A_READ_IS_RETURNING_DATA_FROM_DRAM_VT_DEF "S[hpc.qoriq_p2020_CYCLES_A_READ_IS_RETURNING_DATA_FROM_DRAM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cycles a read is returning data from DRAM\"]]"
#define hpc_qoriq_p2020_CYCLES_A_READ_IS_RETURNING_DATA_FROM_DRAM_VT_REF "t[hpc.qoriq_p2020_CYCLES_A_READ_IS_RETURNING_DATA_FROM_DRAM]"

#define hpc_qoriq_p2020_CYCLES_A_READ_IS_TAKING_IN_GPCM_VT_DEF "S[hpc.qoriq_p2020_CYCLES_A_READ_IS_TAKING_IN_GPCM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cycles a read is taking in GPCM\"]]"
#define hpc_qoriq_p2020_CYCLES_A_READ_IS_TAKING_IN_GPCM_VT_REF "t[hpc.qoriq_p2020_CYCLES_A_READ_IS_TAKING_IN_GPCM]"

#define hpc_qoriq_p2020_CYCLES_A_READ_IS_TAKING_IN_UPM_VT_DEF "S[hpc.qoriq_p2020_CYCLES_A_READ_IS_TAKING_IN_UPM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cycles a read is taking in UPM\"]]"
#define hpc_qoriq_p2020_CYCLES_A_READ_IS_TAKING_IN_UPM_VT_REF "t[hpc.qoriq_p2020_CYCLES_A_READ_IS_TAKING_IN_UPM]"

#define hpc_qoriq_p2020_CYCLES_A_READ_OR_WRITE_TRANSFERS_DATA_FROM_OR_TO_DRAM_VT_DEF "S[hpc.qoriq_p2020_CYCLES_A_READ_OR_WRITE_TRANSFERS_DATA_FROM_OR_TO_DRAM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cycles a read or write transfers data from (or to) DRAM\"]]"
#define hpc_qoriq_p2020_CYCLES_A_READ_OR_WRITE_TRANSFERS_DATA_FROM_OR_TO_DRAM_VT_REF "t[hpc.qoriq_p2020_CYCLES_A_READ_OR_WRITE_TRANSFERS_DATA_FROM_OR_TO_DRAM]"

#define hpc_qoriq_p2020_CYCLES_A_WRITE_IS_TAKING_IN_GPCM_VT_DEF "S[hpc.qoriq_p2020_CYCLES_A_WRITE_IS_TAKING_IN_GPCM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cycles a write is taking in GPCM\"]]"
#define hpc_qoriq_p2020_CYCLES_A_WRITE_IS_TAKING_IN_GPCM_VT_REF "t[hpc.qoriq_p2020_CYCLES_A_WRITE_IS_TAKING_IN_GPCM]"

#define hpc_qoriq_p2020_CYCLES_A_WRITE_IS_TAKING_IN_UPM_VT_DEF "S[hpc.qoriq_p2020_CYCLES_A_WRITE_IS_TAKING_IN_UPM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cycles a write is taking in UPM\"]]"
#define hpc_qoriq_p2020_CYCLES_A_WRITE_IS_TAKING_IN_UPM_VT_REF "t[hpc.qoriq_p2020_CYCLES_A_WRITE_IS_TAKING_IN_UPM]"

#define hpc_qoriq_p2020_CYCLES_FOR_A_READ_TO_FCM_BUFFER_RAM_VT_DEF "S[hpc.qoriq_p2020_CYCLES_FOR_A_READ_TO_FCM_BUFFER_RAM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cycs for a read to FCM buffer RAM\"]]"
#define hpc_qoriq_p2020_CYCLES_FOR_A_READ_TO_FCM_BUFFER_RAM_VT_REF "t[hpc.qoriq_p2020_CYCLES_FOR_A_READ_TO_FCM_BUFFER_RAM]"

#define hpc_qoriq_p2020_CYCLES_FOR_A_WRITE_TO_FCM_BUFFER_RAM_VT_DEF "S[hpc.qoriq_p2020_CYCLES_FOR_A_WRITE_TO_FCM_BUFFER_RAM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cycles for a write to FCM buffer RAM\"]]"
#define hpc_qoriq_p2020_CYCLES_FOR_A_WRITE_TO_FCM_BUFFER_RAM_VT_REF "t[hpc.qoriq_p2020_CYCLES_FOR_A_WRITE_TO_FCM_BUFFER_RAM]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_0_DESCRIPTOR_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_0_DESCRIPTOR_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 descriptor request\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_0_DESCRIPTOR_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_0_DESCRIPTOR_REQUEST]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_0_READ_DW_OR_LESS_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_0_READ_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 RD DW or less\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_0_READ_DW_OR_LESS_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_0_READ_DW_OR_LESS]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_0_READ_DW_OR_LESS_EVENT2_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_0_READ_DW_OR_LESS_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 RD DW or less (2)\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_0_READ_DW_OR_LESS_EVENT2_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_0_READ_DW_OR_LESS_EVENT2]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_0_READ_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_0_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 RD request\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_0_READ_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_0_READ_REQUEST]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_0_WRITE_DW_OR_LESS_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_0_WRITE_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 WR DW or less\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_0_WRITE_DW_OR_LESS_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_0_WRITE_DW_OR_LESS]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_0_WRITE_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_0_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 WR request\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_0_WRITE_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_0_WRITE_REQUEST]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_1_DESCRIPTOR_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_1_DESCRIPTOR_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 descriptor request\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_1_DESCRIPTOR_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_1_DESCRIPTOR_REQUEST]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_1_READ_DW_OR_LESS_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_1_READ_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 RD DW or less\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_1_READ_DW_OR_LESS_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_1_READ_DW_OR_LESS]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_1_READ_DW_OR_LESS_EVENT2_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_1_READ_DW_OR_LESS_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 RD DW or less (2)\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_1_READ_DW_OR_LESS_EVENT2_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_1_READ_DW_OR_LESS_EVENT2]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_1_READ_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_1_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 RD request\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_1_READ_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_1_READ_REQUEST]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_1_WRITE_DW_OR_LESS_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_1_WRITE_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 WR DW or less\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_1_WRITE_DW_OR_LESS_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_1_WRITE_DW_OR_LESS]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_1_WRITE_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_1_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 WR request\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_1_WRITE_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_1_WRITE_REQUEST]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_2_DESCRIPTOR_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_2_DESCRIPTOR_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 descriptor request\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_2_DESCRIPTOR_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_2_DESCRIPTOR_REQUEST]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_2_READ_DW_OR_LESS_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_2_READ_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 RD DW or less\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_2_READ_DW_OR_LESS_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_2_READ_DW_OR_LESS]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_2_READ_DW_OR_LESS_EVENT2_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_2_READ_DW_OR_LESS_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 RD DW or less (2)\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_2_READ_DW_OR_LESS_EVENT2_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_2_READ_DW_OR_LESS_EVENT2]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_2_READ_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_2_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 RD request\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_2_READ_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_2_READ_REQUEST]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_2_WRITE_DW_OR_LESS_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_2_WRITE_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 WR DW or less\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_2_WRITE_DW_OR_LESS_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_2_WRITE_DW_OR_LESS]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_2_WRITE_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_2_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 WR request\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_2_WRITE_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_2_WRITE_REQUEST]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_3_DESCRIPTOR_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_3_DESCRIPTOR_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 descriptor request\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_3_DESCRIPTOR_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_3_DESCRIPTOR_REQUEST]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_3_READ_DW_OR_LESS_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_3_READ_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 RD DW or less\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_3_READ_DW_OR_LESS_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_3_READ_DW_OR_LESS]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_3_READ_DW_OR_LESS_EVENT2_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_3_READ_DW_OR_LESS_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 RD DW or less (2)\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_3_READ_DW_OR_LESS_EVENT2_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_3_READ_DW_OR_LESS_EVENT2]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_3_READ_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_3_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 RD request\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_3_READ_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_3_READ_REQUEST]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_3_WRITE_DW_OR_LESS_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_3_WRITE_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 WR DW or less\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_3_WRITE_DW_OR_LESS_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_3_WRITE_DW_OR_LESS]"

#define hpc_qoriq_p2020_DMA1_CHANNEL_3_WRITE_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA1_CHANNEL_3_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 WR request\"]]"
#define hpc_qoriq_p2020_DMA1_CHANNEL_3_WRITE_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA1_CHANNEL_3_WRITE_REQUEST]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_0_DESCRIPTOR_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_0_DESCRIPTOR_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 descriptor request\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_0_DESCRIPTOR_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_0_DESCRIPTOR_REQUEST]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_0_READ_DW_OR_LESS_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_0_READ_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 RD DW or less\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_0_READ_DW_OR_LESS_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_0_READ_DW_OR_LESS]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_0_READ_DW_OR_LESS_EVENT2_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_0_READ_DW_OR_LESS_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 RD DW or less (2)\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_0_READ_DW_OR_LESS_EVENT2_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_0_READ_DW_OR_LESS_EVENT2]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_0_READ_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_0_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 RD request\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_0_READ_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_0_READ_REQUEST]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_0_WRITE_DW_OR_LESS_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_0_WRITE_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 WR DW or less\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_0_WRITE_DW_OR_LESS_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_0_WRITE_DW_OR_LESS]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_0_WRITE_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_0_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 0 WR request\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_0_WRITE_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_0_WRITE_REQUEST]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_1_DESCRIPTOR_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_1_DESCRIPTOR_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 descriptor request\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_1_DESCRIPTOR_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_1_DESCRIPTOR_REQUEST]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_1_READ_DW_OR_LESS_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_1_READ_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 RD DW or less\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_1_READ_DW_OR_LESS_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_1_READ_DW_OR_LESS]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_1_READ_DW_OR_LESS_EVENT2_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_1_READ_DW_OR_LESS_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 RD DW or less (2)\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_1_READ_DW_OR_LESS_EVENT2_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_1_READ_DW_OR_LESS_EVENT2]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_1_READ_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_1_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 RD request\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_1_READ_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_1_READ_REQUEST]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_1_WRITE_DW_OR_LESS_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_1_WRITE_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 WR DW or less\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_1_WRITE_DW_OR_LESS_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_1_WRITE_DW_OR_LESS]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_1_WRITE_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_1_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 1 WR request\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_1_WRITE_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_1_WRITE_REQUEST]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_2_DESCRIPTOR_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_2_DESCRIPTOR_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 descriptor request\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_2_DESCRIPTOR_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_2_DESCRIPTOR_REQUEST]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_2_READ_DW_OR_LESS_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_2_READ_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 RD DW or less\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_2_READ_DW_OR_LESS_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_2_READ_DW_OR_LESS]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_2_READ_DW_OR_LESS_EVENT2_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_2_READ_DW_OR_LESS_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 RD DW or less (2)\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_2_READ_DW_OR_LESS_EVENT2_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_2_READ_DW_OR_LESS_EVENT2]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_2_READ_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_2_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 RD request\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_2_READ_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_2_READ_REQUEST]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_2_WRITE_DW_OR_LESS_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_2_WRITE_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 WR DW or less\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_2_WRITE_DW_OR_LESS_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_2_WRITE_DW_OR_LESS]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_2_WRITE_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_2_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 2 WR request\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_2_WRITE_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_2_WRITE_REQUEST]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_3_DESCRIPTOR_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_3_DESCRIPTOR_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 descriptor request\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_3_DESCRIPTOR_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_3_DESCRIPTOR_REQUEST]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_3_READ_DW_OR_LESS_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_3_READ_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 RD DW or less\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_3_READ_DW_OR_LESS_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_3_READ_DW_OR_LESS]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_3_READ_DW_OR_LESS_EVENT2_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_3_READ_DW_OR_LESS_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 RD DW or less (2)\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_3_READ_DW_OR_LESS_EVENT2_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_3_READ_DW_OR_LESS_EVENT2]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_3_READ_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_3_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 RD request\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_3_READ_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_3_READ_REQUEST]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_3_WRITE_DW_OR_LESS_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_3_WRITE_DW_OR_LESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 WR DW or less\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_3_WRITE_DW_OR_LESS_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_3_WRITE_DW_OR_LESS]"

#define hpc_qoriq_p2020_DMA2_CHANNEL_3_WRITE_REQUEST_VT_DEF "S[hpc.qoriq_p2020_DMA2_CHANNEL_3_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Channel 3 WR request\"]]"
#define hpc_qoriq_p2020_DMA2_CHANNEL_3_WRITE_REQUEST_VT_REF "t[hpc.qoriq_p2020_DMA2_CHANNEL_3_WRITE_REQUEST]"

#define hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_DDR_VT_DEF "S[hpc.qoriq_p2020_ECM_DATA_BUS_GRANT_DDR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus grant DDR\"]]"
#define hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_DDR_VT_REF "t[hpc.qoriq_p2020_ECM_DATA_BUS_GRANT_DDR]"

#define hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_ETSEC1_3_VT_DEF "S[hpc.qoriq_p2020_ECM_DATA_BUS_GRANT_ETSEC1_3,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus grant eTSEC1-3\"]]"
#define hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_ETSEC1_3_VT_REF "t[hpc.qoriq_p2020_ECM_DATA_BUS_GRANT_ETSEC1_3]"

#define hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_I2C_SECURITY_TEST_PORT_VT_DEF "S[hpc.qoriq_p2020_ECM_DATA_BUS_GRANT_I2C_SECURITY_TEST_PORT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus grant I2C\"]]"
#define hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_I2C_SECURITY_TEST_PORT_VT_REF "t[hpc.qoriq_p2020_ECM_DATA_BUS_GRANT_I2C_SECURITY_TEST_PORT]"

#define hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_LBC_VT_DEF "S[hpc.qoriq_p2020_ECM_DATA_BUS_GRANT_LBC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus grant LBC\"]]"
#define hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_LBC_VT_REF "t[hpc.qoriq_p2020_ECM_DATA_BUS_GRANT_LBC]"

#define hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_PEX1_3_DMA1_2_SRIO1_2_VT_DEF "S[hpc.qoriq_p2020_ECM_DATA_BUS_GRANT_PEX1_3_DMA1_2_SRIO1_2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus grant PEX1-3\"]]"
#define hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_PEX1_3_DMA1_2_SRIO1_2_VT_REF "t[hpc.qoriq_p2020_ECM_DATA_BUS_GRANT_PEX1_3_DMA1_2_SRIO1_2]"

#define hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_SAP_USB_ESDHC_VT_DEF "S[hpc.qoriq_p2020_ECM_DATA_BUS_GRANT_SAP_USB_ESDHC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM data bus grant SAP/USB/eSDHC\"]]"
#define hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_SAP_USB_ESDHC_VT_REF "t[hpc.qoriq_p2020_ECM_DATA_BUS_GRANT_SAP_USB_ESDHC]"

#define hpc_qoriq_p2020_ECM_DISPATCH_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH]"

#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_CORE_0_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_FROM_CORE_0,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from core 0\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_CORE_0_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_FROM_CORE_0]"

#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_CORE_1_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_FROM_CORE_1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from core 1\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_CORE_1_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_FROM_CORE_1]"

#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_DMA1_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_FROM_DMA1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from DMA1\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_DMA1_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_FROM_DMA1]"

#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_DMA2_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_FROM_DMA2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from DMA2\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_DMA2_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_FROM_DMA2]"

#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_ETSEC1_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_FROM_ETSEC1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from eTSEC1\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_ETSEC1_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_FROM_ETSEC1]"

#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_ETSEC2_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_FROM_ETSEC2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from eTSEC2\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_ETSEC2_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_FROM_ETSEC2]"

#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_ETSEC3_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_FROM_ETSEC3,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from eTSEC3\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_ETSEC3_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_FROM_ETSEC3]"

#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_PEX1_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_FROM_PEX1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from PEX1\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_PEX1_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_FROM_PEX1]"

#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_PEX2_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_FROM_PEX2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from PEX2\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_PEX2_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_FROM_PEX2]"

#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_PEX3_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_FROM_PEX3,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from PEX3\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_PEX3_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_FROM_PEX3]"

#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_RIO_MESSAGE_UNIT_DOOR_BELL_OR_PORT_WRITE_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_FROM_RIO_MESSAGE_UNIT_DOOR_BELL_OR_PORT_WRITE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from RIO\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_RIO_MESSAGE_UNIT_DOOR_BELL_OR_PORT_WRITE_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_FROM_RIO_MESSAGE_UNIT_DOOR_BELL_OR_PORT_WRITE]"

#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_SECURITY_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_FROM_SECURITY,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from Security\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_SECURITY_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_FROM_SECURITY]"

#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_SRIO1_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_FROM_SRIO1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from SRIO1\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_SRIO1_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_FROM_SRIO1]"

#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_SRIO2_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_FROM_SRIO2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from SRIO2\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_SRIO2_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_FROM_SRIO2]"

#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_USB_DUAL_ROLE_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_FROM_USB_DUAL_ROLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from USB Dual Role\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_USB_DUAL_ROLE_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_FROM_USB_DUAL_ROLE]"

#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_USB_HOST_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_FROM_USB_HOST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch from USB Host\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_FROM_USB_HOST_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_FROM_USB_HOST]"

#define hpc_qoriq_p2020_ECM_DISPATCH_READ_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch read\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_READ_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_READ]"

#define hpc_qoriq_p2020_ECM_DISPATCH_READ_ATOMIC_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_READ_ATOMIC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch read atomic\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_READ_ATOMIC_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_READ_ATOMIC]"

#define hpc_qoriq_p2020_ECM_DISPATCH_TO_CCSR_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_TO_CCSR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to CCSR\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_TO_CCSR_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_TO_CCSR]"

#define hpc_qoriq_p2020_ECM_DISPATCH_TO_DDR_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_TO_DDR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to DDR\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_TO_DDR_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_TO_DDR]"

#define hpc_qoriq_p2020_ECM_DISPATCH_TO_L2_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_TO_L2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to L2\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_TO_L2_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_TO_L2]"

#define hpc_qoriq_p2020_ECM_DISPATCH_TO_LBC_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_TO_LBC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to LBC\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_TO_LBC_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_TO_LBC]"

#define hpc_qoriq_p2020_ECM_DISPATCH_TO_PEX1_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_TO_PEX1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to PEX1\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_TO_PEX1_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_TO_PEX1]"

#define hpc_qoriq_p2020_ECM_DISPATCH_TO_PEX2_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_TO_PEX2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to PEX2\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_TO_PEX2_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_TO_PEX2]"

#define hpc_qoriq_p2020_ECM_DISPATCH_TO_PEX3_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_TO_PEX3,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to PEX3\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_TO_PEX3_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_TO_PEX3]"

#define hpc_qoriq_p2020_ECM_DISPATCH_TO_SRAM_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_TO_SRAM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to SRAM\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_TO_SRAM_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_TO_SRAM]"

#define hpc_qoriq_p2020_ECM_DISPATCH_TO_SRIO1_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_TO_SRIO1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to SRIO1\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_TO_SRIO1_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_TO_SRIO1]"

#define hpc_qoriq_p2020_ECM_DISPATCH_TO_SRIO2_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_TO_SRIO2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch to SRIO2\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_TO_SRIO2_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_TO_SRIO2]"

#define hpc_qoriq_p2020_ECM_DISPATCH_WRITE_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_WRITE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch write\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_WRITE_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_WRITE]"

#define hpc_qoriq_p2020_ECM_DISPATCH_WRITE_ALLOCATE_VT_DEF "S[hpc.qoriq_p2020_ECM_DISPATCH_WRITE_ALLOCATE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM dispatch write allocate\"]]"
#define hpc_qoriq_p2020_ECM_DISPATCH_WRITE_ALLOCATE_VT_REF "t[hpc.qoriq_p2020_ECM_DISPATCH_WRITE_ALLOCATE]"

#define hpc_qoriq_p2020_ECM_GLOBAL_DATA_BUS_BEAT_VT_DEF "S[hpc.qoriq_p2020_ECM_GLOBAL_DATA_BUS_BEAT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM global data bus beat\"]]"
#define hpc_qoriq_p2020_ECM_GLOBAL_DATA_BUS_BEAT_VT_REF "t[hpc.qoriq_p2020_ECM_GLOBAL_DATA_BUS_BEAT]"

#define hpc_qoriq_p2020_ECM_REQUEST_WAIT_CORE_0_VT_DEF "S[hpc.qoriq_p2020_ECM_REQUEST_WAIT_CORE_0,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM request wait core 0\"]]"
#define hpc_qoriq_p2020_ECM_REQUEST_WAIT_CORE_0_VT_REF "t[hpc.qoriq_p2020_ECM_REQUEST_WAIT_CORE_0]"

#define hpc_qoriq_p2020_ECM_REQUEST_WAIT_CORE_1_VT_DEF "S[hpc.qoriq_p2020_ECM_REQUEST_WAIT_CORE_1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM request wait core 1\"]]"
#define hpc_qoriq_p2020_ECM_REQUEST_WAIT_CORE_1_VT_REF "t[hpc.qoriq_p2020_ECM_REQUEST_WAIT_CORE_1]"

#define hpc_qoriq_p2020_ECM_REQUEST_WAIT_ETSEC1_3_VT_DEF "S[hpc.qoriq_p2020_ECM_REQUEST_WAIT_ETSEC1_3,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM request wait eTSEC1-3\"]]"
#define hpc_qoriq_p2020_ECM_REQUEST_WAIT_ETSEC1_3_VT_REF "t[hpc.qoriq_p2020_ECM_REQUEST_WAIT_ETSEC1_3]"

#define hpc_qoriq_p2020_ECM_REQUEST_WAIT_I2C_SECURITY_TEST_PORT_VT_DEF "S[hpc.qoriq_p2020_ECM_REQUEST_WAIT_I2C_SECURITY_TEST_PORT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM request wait I2C/Security/Test Port\"]]"
#define hpc_qoriq_p2020_ECM_REQUEST_WAIT_I2C_SECURITY_TEST_PORT_VT_REF "t[hpc.qoriq_p2020_ECM_REQUEST_WAIT_I2C_SECURITY_TEST_PORT]"

#define hpc_qoriq_p2020_ECM_REQUEST_WAIT_PEX1_3_DMA1_2_SRIO1_2_VT_DEF "S[hpc.qoriq_p2020_ECM_REQUEST_WAIT_PEX1_3_DMA1_2_SRIO1_2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM request wait\"]]"
#define hpc_qoriq_p2020_ECM_REQUEST_WAIT_PEX1_3_DMA1_2_SRIO1_2_VT_REF "t[hpc.qoriq_p2020_ECM_REQUEST_WAIT_PEX1_3_DMA1_2_SRIO1_2]"

#define hpc_qoriq_p2020_ECM_REQUEST_WAIT_SAP_USB_ESDHC_VT_DEF "S[hpc.qoriq_p2020_ECM_REQUEST_WAIT_SAP_USB_ESDHC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ECM request wait SAP/USB/eSDHC\"]]"
#define hpc_qoriq_p2020_ECM_REQUEST_WAIT_SAP_USB_ESDHC_VT_REF "t[hpc.qoriq_p2020_ECM_REQUEST_WAIT_SAP_USB_ESDHC]"

#define hpc_qoriq_p2020_ETSEC1_DMA_READ_DATA_BEATS_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_DMA_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RD data beats\"]]"
#define hpc_qoriq_p2020_ETSEC1_DMA_READ_DATA_BEATS_VT_REF "t[hpc.qoriq_p2020_ETSEC1_DMA_READ_DATA_BEATS]"

#define hpc_qoriq_p2020_ETSEC1_DMA_READ_REQUEST_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_DMA_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RD Request\"]]"
#define hpc_qoriq_p2020_ETSEC1_DMA_READ_REQUEST_VT_REF "t[hpc.qoriq_p2020_ETSEC1_DMA_READ_REQUEST]"

#define hpc_qoriq_p2020_ETSEC1_DMA_WRITE_DATA_BEATS_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_DMA_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA WR data beats\"]]"
#define hpc_qoriq_p2020_ETSEC1_DMA_WRITE_DATA_BEATS_VT_REF "t[hpc.qoriq_p2020_ETSEC1_DMA_WRITE_DATA_BEATS]"

#define hpc_qoriq_p2020_ETSEC1_DMA_WRITE_REQUEST_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_DMA_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RR Request\"]]"
#define hpc_qoriq_p2020_ETSEC1_DMA_WRITE_REQUEST_VT_REF "t[hpc.qoriq_p2020_ETSEC1_DMA_WRITE_REQUEST]"

#define hpc_qoriq_p2020_ETSEC1_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"IP or TCP/UDP Rx CS ERR\"]]"
#define hpc_qoriq_p2020_ETSEC1_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_REF "t[hpc.qoriq_p2020_ETSEC1_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR]"

#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_FRAMES_MATCH_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_FRAMES_MATCH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of accepted FRMs match\"]]"
#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_FRAMES_MATCH_VT_REF "t[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_FRAMES_MATCH]"

#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_FRAMS_TO_STATION_ADDRESS_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_FRAMS_TO_STATION_ADDRESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of accepted FRMs to station address\"]]"
#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_FRAMS_TO_STATION_ADDRESS_VT_REF "t[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_FRAMS_TO_STATION_ADDRESS]"

#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_FRAMS_VIA_EXACT_MATCH_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_FRAMS_VIA_EXACT_MATCH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of accepted FRMs via exact match\"]]"
#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_FRAMS_VIA_EXACT_MATCH_VT_REF "t[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_FRAMS_VIA_EXACT_MATCH]"

#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_GROUP_FRAMES_VIA_HASH_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_GROUP_FRAMES_VIA_HASH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of accepted GRP FRMs via hash\"]]"
#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_GROUP_FRAMES_VIA_HASH_VT_REF "t[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_GROUP_FRAMES_VIA_HASH]"

#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_UNICASET_FRAMES_VIA_HASH_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_UNICASET_FRAMES_VIA_HASH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of accepted unicaset FRMs via hash\"]]"
#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_UNICASET_FRAMES_VIA_HASH_VT_REF "t[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_UNICASET_FRAMES_VIA_HASH]"

#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO = full\"]]"
#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_REF "t[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL]"

#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>1/2 full\"]]"
#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_REF "t[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL]"

#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>1/4 full\"]]"
#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_REF "t[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL]"

#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>3/4 full\"]]"
#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_REF "t[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL]"

#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_DROPPED_FRAMES_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_DROPPED_FRAMES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of dropped frames\"]]"
#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_DROPPED_FRAMES_VT_REF "t[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_DROPPED_FRAMES]"

#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_REJECTED_FRAMES_AT_LAYER_2_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_REJECTED_FRAMES_AT_LAYER_2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of REJ FRMs at L2\"]]"
#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_REJECTED_FRAMES_AT_LAYER_2_VT_REF "t[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_REJECTED_FRAMES_AT_LAYER_2]"

#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_REJECTED_FRAMES_BY_FILER,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of REJ FRMs by filer\"]]"
#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_REF "t[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_REJECTED_FRAMES_BY_FILER]"

#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of rej frms due to filer ERR\"]]"
#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_REF "t[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR]"

#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_RX_INTERRUPTS_SIGNALLED_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_RX_INTERRUPTS_SIGNALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of RX INTs\"]]"
#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_RX_INTERRUPTS_SIGNALLED_VT_REF "t[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_RX_INTERRUPTS_SIGNALLED]"

#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_RX_PACKETS_RECEIVED_WHILE_RX_FIFO_IS_FULL_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_RX_PACKETS_RECEIVED_WHILE_RX_FIFO_IS_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of RX PKTS RX while RX FIFO full\"]]"
#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_RX_PACKETS_RECEIVED_WHILE_RX_FIFO_IS_FULL_VT_REF "t[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_RX_PACKETS_RECEIVED_WHILE_RX_FIFO_IS_FULL]"

#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_TX_INTERRUPTS_SIGNALLED_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_TX_INTERRUPTS_SIGNALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of TX INTs\"]]"
#define hpc_qoriq_p2020_ETSEC1_NUMBER_OF_TX_INTERRUPTS_SIGNALLED_VT_REF "t[hpc.qoriq_p2020_ETSEC1_NUMBER_OF_TX_INTERRUPTS_SIGNALLED]"

#define hpc_qoriq_p2020_ETSEC1_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_READ_DATA_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RD data lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC1_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC1_READ_DATA_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC1_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_RXBD_READ_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD RD lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC1_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC1_RXBD_READ_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC1_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD WR lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC1_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC1_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC1_RX_DATA_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_RX_DATA_WRITE_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RX data WR lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC1_RX_DATA_WRITE_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC1_RX_DATA_WRITE_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC1_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx IP pkts checked for CS\"]]"
#define hpc_qoriq_p2020_ETSEC1_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_REF "t[hpc.qoriq_p2020_ETSEC1_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM]"

#define hpc_qoriq_p2020_ETSEC1_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_TCP_UDP_PACKETS_CHECKED_FOR_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TCP/UDP pkts checked for CS\"]]"
#define hpc_qoriq_p2020_ETSEC1_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_REF "t[hpc.qoriq_p2020_ETSEC1_TCP_UDP_PACKETS_CHECKED_FOR_CS]"

#define hpc_qoriq_p2020_ETSEC1_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_TXBD_READ_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD RD lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC1_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC1_TXBD_READ_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC1_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD WR lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC1_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC1_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC1_TX_IP_PACKET_WITH_CHECKSUM_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_TX_IP_PACKET_WITH_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TX IP pkt with CS\"]]"
#define hpc_qoriq_p2020_ETSEC1_TX_IP_PACKET_WITH_CHECKSUM_VT_REF "t[hpc.qoriq_p2020_ETSEC1_TX_IP_PACKET_WITH_CHECKSUM]"

#define hpc_qoriq_p2020_ETSEC1_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_DEF "S[hpc.qoriq_p2020_ETSEC1_TX_TCP_UDP_PACKET_WITH_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TX TCP/UDP pkt with CS\"]]"
#define hpc_qoriq_p2020_ETSEC1_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_REF "t[hpc.qoriq_p2020_ETSEC1_TX_TCP_UDP_PACKET_WITH_CHECKSUM]"

#define hpc_qoriq_p2020_ETSEC2_DMA_READ_DATA_BEATS_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_DMA_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RD data beats\"]]"
#define hpc_qoriq_p2020_ETSEC2_DMA_READ_DATA_BEATS_VT_REF "t[hpc.qoriq_p2020_ETSEC2_DMA_READ_DATA_BEATS]"

#define hpc_qoriq_p2020_ETSEC2_DMA_READ_REQUEST_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_DMA_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RD Request\"]]"
#define hpc_qoriq_p2020_ETSEC2_DMA_READ_REQUEST_VT_REF "t[hpc.qoriq_p2020_ETSEC2_DMA_READ_REQUEST]"

#define hpc_qoriq_p2020_ETSEC2_DMA_WRITE_DATA_BEATS_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_DMA_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA WR data beats\"]]"
#define hpc_qoriq_p2020_ETSEC2_DMA_WRITE_DATA_BEATS_VT_REF "t[hpc.qoriq_p2020_ETSEC2_DMA_WRITE_DATA_BEATS]"

#define hpc_qoriq_p2020_ETSEC2_DMA_WRITE_REQUEST_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_DMA_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RR Request\"]]"
#define hpc_qoriq_p2020_ETSEC2_DMA_WRITE_REQUEST_VT_REF "t[hpc.qoriq_p2020_ETSEC2_DMA_WRITE_REQUEST]"

#define hpc_qoriq_p2020_ETSEC2_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"IP or TCP/UDP Rx CS ERR\"]]"
#define hpc_qoriq_p2020_ETSEC2_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_REF "t[hpc.qoriq_p2020_ETSEC2_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR]"

#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_FRAMES_MATCH_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_FRAMES_MATCH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of accepted FRMs match\"]]"
#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_FRAMES_MATCH_VT_REF "t[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_FRAMES_MATCH]"

#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_FRAMS_TO_STATION_ADDRESS_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_FRAMS_TO_STATION_ADDRESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of accepted FRMs to station address\"]]"
#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_FRAMS_TO_STATION_ADDRESS_VT_REF "t[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_FRAMS_TO_STATION_ADDRESS]"

#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_FRAMS_VIA_EXACT_MATCH_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_FRAMS_VIA_EXACT_MATCH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of accepted FRMs via exact match\"]]"
#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_FRAMS_VIA_EXACT_MATCH_VT_REF "t[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_FRAMS_VIA_EXACT_MATCH]"

#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_GROUP_FRAMES_VIA_HASH_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_GROUP_FRAMES_VIA_HASH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of accepted GRP FRMs via hash\"]]"
#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_GROUP_FRAMES_VIA_HASH_VT_REF "t[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_GROUP_FRAMES_VIA_HASH]"

#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_UNICASET_FRAMES_VIA_HASH_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_UNICASET_FRAMES_VIA_HASH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of accepted unicaset FRMs via hash\"]]"
#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_UNICASET_FRAMES_VIA_HASH_VT_REF "t[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_UNICASET_FRAMES_VIA_HASH]"

#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO = full\"]]"
#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_REF "t[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL]"

#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>1/2 full\"]]"
#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_REF "t[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL]"

#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>1/4 full\"]]"
#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_REF "t[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL]"

#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>3/4 full\"]]"
#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_REF "t[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL]"

#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_DROPPED_FRAMES_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_DROPPED_FRAMES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of dropped frames\"]]"
#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_DROPPED_FRAMES_VT_REF "t[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_DROPPED_FRAMES]"

#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_REJECTED_FRAMES_AT_LAYER_2_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_REJECTED_FRAMES_AT_LAYER_2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of REJ FRMs at L2\"]]"
#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_REJECTED_FRAMES_AT_LAYER_2_VT_REF "t[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_REJECTED_FRAMES_AT_LAYER_2]"

#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_REJECTED_FRAMES_BY_FILER,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of REJ FRMs by filer\"]]"
#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_REF "t[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_REJECTED_FRAMES_BY_FILER]"

#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of rej frms due to filer ERR\"]]"
#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_REF "t[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR]"

#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_RX_INTERRUPTS_SIGNALLED_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_RX_INTERRUPTS_SIGNALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of RX INTs\"]]"
#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_RX_INTERRUPTS_SIGNALLED_VT_REF "t[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_RX_INTERRUPTS_SIGNALLED]"

#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_RX_PACKETS_RECEIVED_WHILE_RX_FIFO_IS_FULL_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_RX_PACKETS_RECEIVED_WHILE_RX_FIFO_IS_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of RX PKTS RX while RX FIFO full\"]]"
#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_RX_PACKETS_RECEIVED_WHILE_RX_FIFO_IS_FULL_VT_REF "t[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_RX_PACKETS_RECEIVED_WHILE_RX_FIFO_IS_FULL]"

#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_TX_INTERRUPTS_SIGNALLED_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_TX_INTERRUPTS_SIGNALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of TX INTs\"]]"
#define hpc_qoriq_p2020_ETSEC2_NUMBER_OF_TX_INTERRUPTS_SIGNALLED_VT_REF "t[hpc.qoriq_p2020_ETSEC2_NUMBER_OF_TX_INTERRUPTS_SIGNALLED]"

#define hpc_qoriq_p2020_ETSEC2_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_READ_DATA_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RD data lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC2_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC2_READ_DATA_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC2_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_RXBD_READ_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD RD lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC2_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC2_RXBD_READ_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC2_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD WR lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC2_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC2_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC2_RX_DATA_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_RX_DATA_WRITE_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RX data WR lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC2_RX_DATA_WRITE_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC2_RX_DATA_WRITE_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC2_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx IP pkts checked for CS\"]]"
#define hpc_qoriq_p2020_ETSEC2_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_REF "t[hpc.qoriq_p2020_ETSEC2_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM]"

#define hpc_qoriq_p2020_ETSEC2_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_TCP_UDP_PACKETS_CHECKED_FOR_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TCP/UDP pkts checked for CS\"]]"
#define hpc_qoriq_p2020_ETSEC2_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_REF "t[hpc.qoriq_p2020_ETSEC2_TCP_UDP_PACKETS_CHECKED_FOR_CS]"

#define hpc_qoriq_p2020_ETSEC2_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_TXBD_READ_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD RD lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC2_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC2_TXBD_READ_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC2_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD WR lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC2_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC2_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC2_TX_IP_PACKET_WITH_CHECKSUM_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_TX_IP_PACKET_WITH_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TX IP pkt with CS\"]]"
#define hpc_qoriq_p2020_ETSEC2_TX_IP_PACKET_WITH_CHECKSUM_VT_REF "t[hpc.qoriq_p2020_ETSEC2_TX_IP_PACKET_WITH_CHECKSUM]"

#define hpc_qoriq_p2020_ETSEC2_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_DEF "S[hpc.qoriq_p2020_ETSEC2_TX_TCP_UDP_PACKET_WITH_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TX TCP/UDP pkt with CS\"]]"
#define hpc_qoriq_p2020_ETSEC2_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_REF "t[hpc.qoriq_p2020_ETSEC2_TX_TCP_UDP_PACKET_WITH_CHECKSUM]"

#define hpc_qoriq_p2020_ETSEC3_DMA_READ_DATA_BEATS_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_DMA_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RD data beats\"]]"
#define hpc_qoriq_p2020_ETSEC3_DMA_READ_DATA_BEATS_VT_REF "t[hpc.qoriq_p2020_ETSEC3_DMA_READ_DATA_BEATS]"

#define hpc_qoriq_p2020_ETSEC3_DMA_READ_REQUEST_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_DMA_READ_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RD Request\"]]"
#define hpc_qoriq_p2020_ETSEC3_DMA_READ_REQUEST_VT_REF "t[hpc.qoriq_p2020_ETSEC3_DMA_READ_REQUEST]"

#define hpc_qoriq_p2020_ETSEC3_DMA_WRITE_DATA_BEATS_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_DMA_WRITE_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA WR data beats\"]]"
#define hpc_qoriq_p2020_ETSEC3_DMA_WRITE_DATA_BEATS_VT_REF "t[hpc.qoriq_p2020_ETSEC3_DMA_WRITE_DATA_BEATS]"

#define hpc_qoriq_p2020_ETSEC3_DMA_WRITE_REQUEST_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_DMA_WRITE_REQUEST,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"DMA RR Request\"]]"
#define hpc_qoriq_p2020_ETSEC3_DMA_WRITE_REQUEST_VT_REF "t[hpc.qoriq_p2020_ETSEC3_DMA_WRITE_REQUEST]"

#define hpc_qoriq_p2020_ETSEC3_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"IP or TCP/UDP Rx CS ERR\"]]"
#define hpc_qoriq_p2020_ETSEC3_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_REF "t[hpc.qoriq_p2020_ETSEC3_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR]"

#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_FRAMES_MATCH_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_FRAMES_MATCH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of accepted FRMs match\"]]"
#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_FRAMES_MATCH_VT_REF "t[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_FRAMES_MATCH]"

#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_FRAMS_TO_STATION_ADDRESS_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_FRAMS_TO_STATION_ADDRESS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of accepted FRMs to station address\"]]"
#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_FRAMS_TO_STATION_ADDRESS_VT_REF "t[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_FRAMS_TO_STATION_ADDRESS]"

#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_FRAMS_VIA_EXACT_MATCH_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_FRAMS_VIA_EXACT_MATCH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of accepted FRMs via exact match\"]]"
#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_FRAMS_VIA_EXACT_MATCH_VT_REF "t[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_FRAMS_VIA_EXACT_MATCH]"

#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_GROUP_FRAMES_VIA_HASH_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_GROUP_FRAMES_VIA_HASH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of accepted GRP FRMs via hash\"]]"
#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_GROUP_FRAMES_VIA_HASH_VT_REF "t[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_GROUP_FRAMES_VIA_HASH]"

#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_UNICASET_FRAMES_VIA_HASH_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_UNICASET_FRAMES_VIA_HASH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of accepted unicaset FRMs via hash\"]]"
#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_UNICASET_FRAMES_VIA_HASH_VT_REF "t[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_UNICASET_FRAMES_VIA_HASH]"

#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO = full\"]]"
#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_REF "t[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL]"

#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>1/2 full\"]]"
#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_REF "t[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL]"

#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>1/4 full\"]]"
#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_REF "t[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL]"

#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of CYC Rx FIFO>3/4 full\"]]"
#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_REF "t[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL]"

#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_DROPPED_FRAMES_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_DROPPED_FRAMES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of dropped frames\"]]"
#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_DROPPED_FRAMES_VT_REF "t[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_DROPPED_FRAMES]"

#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_REJECTED_FRAMES_AT_LAYER_2_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_REJECTED_FRAMES_AT_LAYER_2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of REJ FRMs at L2\"]]"
#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_REJECTED_FRAMES_AT_LAYER_2_VT_REF "t[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_REJECTED_FRAMES_AT_LAYER_2]"

#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_REJECTED_FRAMES_BY_FILER,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of REJ FRMs by filer\"]]"
#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_REF "t[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_REJECTED_FRAMES_BY_FILER]"

#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of rej frms due to filer ERR\"]]"
#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_REF "t[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR]"

#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_RX_INTERRUPTS_SIGNALLED_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_RX_INTERRUPTS_SIGNALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of RX INTs\"]]"
#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_RX_INTERRUPTS_SIGNALLED_VT_REF "t[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_RX_INTERRUPTS_SIGNALLED]"

#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_RX_PACKETS_RECEIVED_WHILE_RX_FIFO_IS_FULL_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_RX_PACKETS_RECEIVED_WHILE_RX_FIFO_IS_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of RX PKTS RX while RX FIFO full\"]]"
#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_RX_PACKETS_RECEIVED_WHILE_RX_FIFO_IS_FULL_VT_REF "t[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_RX_PACKETS_RECEIVED_WHILE_RX_FIFO_IS_FULL]"

#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_TX_INTERRUPTS_SIGNALLED_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_TX_INTERRUPTS_SIGNALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of TX INTs\"]]"
#define hpc_qoriq_p2020_ETSEC3_NUMBER_OF_TX_INTERRUPTS_SIGNALLED_VT_REF "t[hpc.qoriq_p2020_ETSEC3_NUMBER_OF_TX_INTERRUPTS_SIGNALLED]"

#define hpc_qoriq_p2020_ETSEC3_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_READ_DATA_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RD data lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC3_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC3_READ_DATA_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC3_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_RXBD_READ_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD RD lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC3_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC3_RXBD_READ_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC3_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RxBD WR lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC3_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC3_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC3_RX_DATA_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_RX_DATA_WRITE_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RX data WR lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC3_RX_DATA_WRITE_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC3_RX_DATA_WRITE_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC3_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Rx IP pkts checked for CS\"]]"
#define hpc_qoriq_p2020_ETSEC3_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_REF "t[hpc.qoriq_p2020_ETSEC3_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM]"

#define hpc_qoriq_p2020_ETSEC3_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_TCP_UDP_PACKETS_CHECKED_FOR_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TCP/UDP pkts checked for CS\"]]"
#define hpc_qoriq_p2020_ETSEC3_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_REF "t[hpc.qoriq_p2020_ETSEC3_TCP_UDP_PACKETS_CHECKED_FOR_CS]"

#define hpc_qoriq_p2020_ETSEC3_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_TXBD_READ_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD RD lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC3_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC3_TXBD_READ_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC3_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TxBD WR lifetime (DT)\"]]"
#define hpc_qoriq_p2020_ETSEC3_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_ETSEC3_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_ETSEC3_TX_IP_PACKET_WITH_CHECKSUM_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_TX_IP_PACKET_WITH_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TX IP pkt with CS\"]]"
#define hpc_qoriq_p2020_ETSEC3_TX_IP_PACKET_WITH_CHECKSUM_VT_REF "t[hpc.qoriq_p2020_ETSEC3_TX_IP_PACKET_WITH_CHECKSUM]"

#define hpc_qoriq_p2020_ETSEC3_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_DEF "S[hpc.qoriq_p2020_ETSEC3_TX_TCP_UDP_PACKET_WITH_CHECKSUM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TX TCP/UDP pkt with CS\"]]"
#define hpc_qoriq_p2020_ETSEC3_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_REF "t[hpc.qoriq_p2020_ETSEC3_TX_TCP_UDP_PACKET_WITH_CHECKSUM]"

#define hpc_qoriq_p2020_EXTERNAL_EVENT_VT_DEF "S[hpc.qoriq_p2020_EXTERNAL_EVENT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"External event\"]]"
#define hpc_qoriq_p2020_EXTERNAL_EVENT_VT_REF "t[hpc.qoriq_p2020_EXTERNAL_EVENT]"

#define hpc_qoriq_p2020_FORCED_PAGE_CLOSINGS_DUE_TO_COLLISION_WITH_BANK_AND_SUB_BANK_VT_DEF "S[hpc.qoriq_p2020_FORCED_PAGE_CLOSINGS_DUE_TO_COLLISION_WITH_BANK_AND_SUB_BANK,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Forced page closings due to collision with bank and sub-bank\"]]"
#define hpc_qoriq_p2020_FORCED_PAGE_CLOSINGS_DUE_TO_COLLISION_WITH_BANK_AND_SUB_BANK_VT_REF "t[hpc.qoriq_p2020_FORCED_PAGE_CLOSINGS_DUE_TO_COLLISION_WITH_BANK_AND_SUB_BANK]"

#define hpc_qoriq_p2020_FORCED_PAGE_CLOSINGS_NOT_CAUSED_BY_A_REFRESH_VT_DEF "S[hpc.qoriq_p2020_FORCED_PAGE_CLOSINGS_NOT_CAUSED_BY_A_REFRESH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Forced page closings not caused by a refresh\"]]"
#define hpc_qoriq_p2020_FORCED_PAGE_CLOSINGS_NOT_CAUSED_BY_A_REFRESH_VT_REF "t[hpc.qoriq_p2020_FORCED_PAGE_CLOSINGS_NOT_CAUSED_BY_A_REFRESH]"

#define hpc_qoriq_p2020_FORCE_PAGE_CLOSINGS_VT_DEF "S[hpc.qoriq_p2020_FORCE_PAGE_CLOSINGS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Force page closings\"]]"
#define hpc_qoriq_p2020_FORCE_PAGE_CLOSINGS_VT_REF "t[hpc.qoriq_p2020_FORCE_PAGE_CLOSINGS]"

#define hpc_qoriq_p2020_I2C_SECURITY_DATA_BEATS_VT_DEF "S[hpc.qoriq_p2020_I2C_SECURITY_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"I2C/Sec data beats\"]]"
#define hpc_qoriq_p2020_I2C_SECURITY_DATA_BEATS_VT_REF "t[hpc.qoriq_p2020_I2C_SECURITY_DATA_BEATS]"

#define hpc_qoriq_p2020_I2C_SECURITY_READ_DATA_BEATS_VT_DEF "S[hpc.qoriq_p2020_I2C_SECURITY_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"I2C/Sec RD data beats\"]]"
#define hpc_qoriq_p2020_I2C_SECURITY_READ_DATA_BEATS_VT_REF "t[hpc.qoriq_p2020_I2C_SECURITY_READ_DATA_BEATS]"

#define hpc_qoriq_p2020_I2C_SECURITY_READ_REQUESTS_VT_DEF "S[hpc.qoriq_p2020_I2C_SECURITY_READ_REQUESTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"I2C/Sec RD requests\"]]"
#define hpc_qoriq_p2020_I2C_SECURITY_READ_REQUESTS_VT_REF "t[hpc.qoriq_p2020_I2C_SECURITY_READ_REQUESTS]"

#define hpc_qoriq_p2020_I2C_SECURITY_REQUESTS_VT_DEF "S[hpc.qoriq_p2020_I2C_SECURITY_REQUESTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"I2C/Sec requests\"]]"
#define hpc_qoriq_p2020_I2C_SECURITY_REQUESTS_VT_REF "t[hpc.qoriq_p2020_I2C_SECURITY_REQUESTS]"

#define hpc_qoriq_p2020_I2C_SECURITY_REQUEST_LESS_THAN_32_BYTES_VT_DEF "S[hpc.qoriq_p2020_I2C_SECURITY_REQUEST_LESS_THAN_32_BYTES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"I2C/Sec request less than 32 bytes\"]]"
#define hpc_qoriq_p2020_I2C_SECURITY_REQUEST_LESS_THAN_32_BYTES_VT_REF "t[hpc.qoriq_p2020_I2C_SECURITY_REQUEST_LESS_THAN_32_BYTES]"

#define hpc_qoriq_p2020_INBOUND_BUFFER_IS_FULL_VT_DEF "S[hpc.qoriq_p2020_INBOUND_BUFFER_IS_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Buff full\"]]"
#define hpc_qoriq_p2020_INBOUND_BUFFER_IS_FULL_VT_REF "t[hpc.qoriq_p2020_INBOUND_BUFFER_IS_FULL]"

#define hpc_qoriq_p2020_INBOUND_BUFFER_IS_FULL_FOR_PRIORITY_0_VT_DEF "S[hpc.qoriq_p2020_INBOUND_BUFFER_IS_FULL_FOR_PRIORITY_0,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Buff full for Prio 0\"]]"
#define hpc_qoriq_p2020_INBOUND_BUFFER_IS_FULL_FOR_PRIORITY_0_VT_REF "t[hpc.qoriq_p2020_INBOUND_BUFFER_IS_FULL_FOR_PRIORITY_0]"

#define hpc_qoriq_p2020_INBOUND_PACKET_RECEIVED_VT_DEF "S[hpc.qoriq_p2020_INBOUND_PACKET_RECEIVED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Pkt Rx\"]]"
#define hpc_qoriq_p2020_INBOUND_PACKET_RECEIVED_VT_REF "t[hpc.qoriq_p2020_INBOUND_PACKET_RECEIVED]"

#define hpc_qoriq_p2020_INBOUND_PRIORITY_0_PACKET_RECEIVED_VT_DEF "S[hpc.qoriq_p2020_INBOUND_PRIORITY_0_PACKET_RECEIVED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Prio 0 Pkt Rx\"]]"
#define hpc_qoriq_p2020_INBOUND_PRIORITY_0_PACKET_RECEIVED_VT_REF "t[hpc.qoriq_p2020_INBOUND_PRIORITY_0_PACKET_RECEIVED]"

#define hpc_qoriq_p2020_L2_ALLOCATES_FROM_ANY_SOURCE_VT_DEF "S[hpc.qoriq_p2020_L2_ALLOCATES_FROM_ANY_SOURCE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 allocates, from any source\"]]"
#define hpc_qoriq_p2020_L2_ALLOCATES_FROM_ANY_SOURCE_VT_REF "t[hpc.qoriq_p2020_L2_ALLOCATES_FROM_ANY_SOURCE]"

#define hpc_qoriq_p2020_L2_CLEARING_OF_LOCKS_VT_DEF "S[hpc.qoriq_p2020_L2_CLEARING_OF_LOCKS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 clearing of locks\"]]"
#define hpc_qoriq_p2020_L2_CLEARING_OF_LOCKS_VT_REF "t[hpc.qoriq_p2020_L2_CLEARING_OF_LOCKS]"

#define hpc_qoriq_p2020_L2_FAILED_LOCK_ATTEMPTS_DUE_TO_FULL_SET_VT_DEF "S[hpc.qoriq_p2020_L2_FAILED_LOCK_ATTEMPTS_DUE_TO_FULL_SET,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 failed lock attempts due to full set\"]]"
#define hpc_qoriq_p2020_L2_FAILED_LOCK_ATTEMPTS_DUE_TO_FULL_SET_VT_REF "t[hpc.qoriq_p2020_L2_FAILED_LOCK_ATTEMPTS_DUE_TO_FULL_SET]"

#define hpc_qoriq_p2020_L2_INVALIDATIONS_OF_LINES_VT_DEF "S[hpc.qoriq_p2020_L2_INVALIDATIONS_OF_LINES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 invalidations of lines\"]]"
#define hpc_qoriq_p2020_L2_INVALIDATIONS_OF_LINES_VT_REF "t[hpc.qoriq_p2020_L2_INVALIDATIONS_OF_LINES]"

#define hpc_qoriq_p2020_L2_RETRIES_DUE_TO_ADDRESS_COLLISION_VT_DEF "S[hpc.qoriq_p2020_L2_RETRIES_DUE_TO_ADDRESS_COLLISION,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 retries due to address collision\"]]"
#define hpc_qoriq_p2020_L2_RETRIES_DUE_TO_ADDRESS_COLLISION_VT_REF "t[hpc.qoriq_p2020_L2_RETRIES_DUE_TO_ADDRESS_COLLISION]"

#define hpc_qoriq_p2020_L2_RETRIES_DUE_TO_FULL_WRITE_QUEUE_VT_DEF "S[hpc.qoriq_p2020_L2_RETRIES_DUE_TO_FULL_WRITE_QUEUE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 retries due to full write queue\"]]"
#define hpc_qoriq_p2020_L2_RETRIES_DUE_TO_FULL_WRITE_QUEUE_VT_REF "t[hpc.qoriq_p2020_L2_RETRIES_DUE_TO_FULL_WRITE_QUEUE]"

#define hpc_qoriq_p2020_L2_VICTIMIZATIONS_OF_VALID_LINES_VT_DEF "S[hpc.qoriq_p2020_L2_VICTIMIZATIONS_OF_VALID_LINES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 victimizations of valid lines\"]]"
#define hpc_qoriq_p2020_L2_VICTIMIZATIONS_OF_VALID_LINES_VT_REF "t[hpc.qoriq_p2020_L2_VICTIMIZATIONS_OF_VALID_LINES]"

#define hpc_qoriq_p2020_NON_CORE_BURST_WRITE_TO_L2_CACHE_EXTERNAL_WRITE_OR_SRAM_VT_DEF "S[hpc.qoriq_p2020_NON_CORE_BURST_WRITE_TO_L2_CACHE_EXTERNAL_WRITE_OR_SRAM,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-core burst write to L2\"]]"
#define hpc_qoriq_p2020_NON_CORE_BURST_WRITE_TO_L2_CACHE_EXTERNAL_WRITE_OR_SRAM_VT_REF "t[hpc.qoriq_p2020_NON_CORE_BURST_WRITE_TO_L2_CACHE_EXTERNAL_WRITE_OR_SRAM]"

#define hpc_qoriq_p2020_NON_CORE_NON_BURST_WRITE_TO_L2_VT_DEF "S[hpc.qoriq_p2020_NON_CORE_NON_BURST_WRITE_TO_L2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-core non-burst write to L2\"]]"
#define hpc_qoriq_p2020_NON_CORE_NON_BURST_WRITE_TO_L2_VT_REF "t[hpc.qoriq_p2020_NON_CORE_NON_BURST_WRITE_TO_L2]"

#define hpc_qoriq_p2020_NON_CORE_READ_HIT_IN_L2_VT_DEF "S[hpc.qoriq_p2020_NON_CORE_READ_HIT_IN_L2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-core RD hit in L2\"]]"
#define hpc_qoriq_p2020_NON_CORE_READ_HIT_IN_L2_VT_REF "t[hpc.qoriq_p2020_NON_CORE_READ_HIT_IN_L2]"

#define hpc_qoriq_p2020_NON_CORE_READ_MISS_IN_L2_VT_DEF "S[hpc.qoriq_p2020_NON_CORE_READ_MISS_IN_L2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-core RD miss in L2\"]]"
#define hpc_qoriq_p2020_NON_CORE_READ_MISS_IN_L2_VT_REF "t[hpc.qoriq_p2020_NON_CORE_READ_MISS_IN_L2]"

#define hpc_qoriq_p2020_NON_CORE_WRITE_MISSES_CACHE_EXTERNAL_WRITE_WINDOW_AND_SRAM_MEMORY_RANGE_VT_DEF "S[hpc.qoriq_p2020_NON_CORE_WRITE_MISSES_CACHE_EXTERNAL_WRITE_WINDOW_AND_SRAM_MEMORY_RANGE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Noncore write misses cache external write window and SRAM memory range\"]]"
#define hpc_qoriq_p2020_NON_CORE_WRITE_MISSES_CACHE_EXTERNAL_WRITE_WINDOW_AND_SRAM_MEMORY_RANGE_VT_REF "t[hpc.qoriq_p2020_NON_CORE_WRITE_MISSES_CACHE_EXTERNAL_WRITE_WINDOW_AND_SRAM_MEMORY_RANGE]"

#define hpc_qoriq_p2020_NON_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.qoriq_p2020_NON_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-pipelined read hits in the row open table\"]]"
#define hpc_qoriq_p2020_NON_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.qoriq_p2020_NON_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE]"

#define hpc_qoriq_p2020_NON_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.qoriq_p2020_NON_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-pipelined read misses in the row open table\"]]"
#define hpc_qoriq_p2020_NON_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.qoriq_p2020_NON_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE]"

#define hpc_qoriq_p2020_NON_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.qoriq_p2020_NON_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-pipelined read or write hits in the row open table\"]]"
#define hpc_qoriq_p2020_NON_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.qoriq_p2020_NON_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE]"

#define hpc_qoriq_p2020_NON_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.qoriq_p2020_NON_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Non-pipelined read or write misses in the row open table\"]]"
#define hpc_qoriq_p2020_NON_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.qoriq_p2020_NON_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE]"

#define hpc_qoriq_p2020_NUMBER_OF_CORRECTABLE_FCM_ECC_ERRORS_VT_DEF "S[hpc.qoriq_p2020_NUMBER_OF_CORRECTABLE_FCM_ECC_ERRORS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of correctable FCM ECC Errs\"]]"
#define hpc_qoriq_p2020_NUMBER_OF_CORRECTABLE_FCM_ECC_ERRORS_VT_REF "t[hpc.qoriq_p2020_NUMBER_OF_CORRECTABLE_FCM_ECC_ERRORS]"

#define hpc_qoriq_p2020_NUMBER_OF_UNCORRECTABLE_FCM_ECC_ERRORS_VT_DEF "S[hpc.qoriq_p2020_NUMBER_OF_UNCORRECTABLE_FCM_ECC_ERRORS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of uncorrectable FCM ECC Errs\"]]"
#define hpc_qoriq_p2020_NUMBER_OF_UNCORRECTABLE_FCM_ECC_ERRORS_VT_REF "t[hpc.qoriq_p2020_NUMBER_OF_UNCORRECTABLE_FCM_ECC_ERRORS]"

#define hpc_qoriq_p2020_PACKET_SENT_TO_OCEAN_VT_DEF "S[hpc.qoriq_p2020_PACKET_SENT_TO_OCEAN,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Pkt sent to OCeaN\"]]"
#define hpc_qoriq_p2020_PACKET_SENT_TO_OCEAN_VT_REF "t[hpc.qoriq_p2020_PACKET_SENT_TO_OCEAN]"

#define hpc_qoriq_p2020_PACKET_SENT_TO_OCEAN_OF_PRIORITY_0_VT_DEF "S[hpc.qoriq_p2020_PACKET_SENT_TO_OCEAN_OF_PRIORITY_0,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Pkt sent to OCeaN of Prio 0\"]]"
#define hpc_qoriq_p2020_PACKET_SENT_TO_OCEAN_OF_PRIORITY_0_VT_REF "t[hpc.qoriq_p2020_PACKET_SENT_TO_OCEAN_OF_PRIORITY_0]"

#define hpc_qoriq_p2020_PCI1_INBOUND_PCI_EXPRESS_DATA_VT_DEF "S[hpc.qoriq_p2020_PCI1_INBOUND_PCI_EXPRESS_DATA,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound PCI Express data\"]]"
#define hpc_qoriq_p2020_PCI1_INBOUND_PCI_EXPRESS_DATA_VT_REF "t[hpc.qoriq_p2020_PCI1_INBOUND_PCI_EXPRESS_DATA]"

#define hpc_qoriq_p2020_PCI1_INBOUND_PCI_EXPRESS_READ_VT_DEF "S[hpc.qoriq_p2020_PCI1_INBOUND_PCI_EXPRESS_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound PCI Express read\"]]"
#define hpc_qoriq_p2020_PCI1_INBOUND_PCI_EXPRESS_READ_VT_REF "t[hpc.qoriq_p2020_PCI1_INBOUND_PCI_EXPRESS_READ]"

#define hpc_qoriq_p2020_PCI1_INBOUND_PCI_EXPRESS_WRITE_VT_DEF "S[hpc.qoriq_p2020_PCI1_INBOUND_PCI_EXPRESS_WRITE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound PCI Express write\"]]"
#define hpc_qoriq_p2020_PCI1_INBOUND_PCI_EXPRESS_WRITE_VT_REF "t[hpc.qoriq_p2020_PCI1_INBOUND_PCI_EXPRESS_WRITE]"

#define hpc_qoriq_p2020_PCI1_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_PCI1_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Static Queue 0 start (DT)\"]]"
#define hpc_qoriq_p2020_PCI1_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_PCI1_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_PCI1_OUTBOUND_PCI_EXPRESS_DATA_VT_DEF "S[hpc.qoriq_p2020_PCI1_OUTBOUND_PCI_EXPRESS_DATA,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound PCI Express data\"]]"
#define hpc_qoriq_p2020_PCI1_OUTBOUND_PCI_EXPRESS_DATA_VT_REF "t[hpc.qoriq_p2020_PCI1_OUTBOUND_PCI_EXPRESS_DATA]"

#define hpc_qoriq_p2020_PCI1_OUTBOUND_PCI_EXPRESS_READ_VT_DEF "S[hpc.qoriq_p2020_PCI1_OUTBOUND_PCI_EXPRESS_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound PCI Express read\"]]"
#define hpc_qoriq_p2020_PCI1_OUTBOUND_PCI_EXPRESS_READ_VT_REF "t[hpc.qoriq_p2020_PCI1_OUTBOUND_PCI_EXPRESS_READ]"

#define hpc_qoriq_p2020_PCI1_OUTBOUND_PCI_EXPRESS_WRITE_VT_DEF "S[hpc.qoriq_p2020_PCI1_OUTBOUND_PCI_EXPRESS_WRITE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound PCI Express write\"]]"
#define hpc_qoriq_p2020_PCI1_OUTBOUND_PCI_EXPRESS_WRITE_VT_REF "t[hpc.qoriq_p2020_PCI1_OUTBOUND_PCI_EXPRESS_WRITE]"

#define hpc_qoriq_p2020_PCI1_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_PCI1_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Static Queue 0 start (DT)\"]]"
#define hpc_qoriq_p2020_PCI1_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_PCI1_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_PCI2_INBOUND_PCI_EXPRESS_DATA_VT_DEF "S[hpc.qoriq_p2020_PCI2_INBOUND_PCI_EXPRESS_DATA,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound PCI Express data\"]]"
#define hpc_qoriq_p2020_PCI2_INBOUND_PCI_EXPRESS_DATA_VT_REF "t[hpc.qoriq_p2020_PCI2_INBOUND_PCI_EXPRESS_DATA]"

#define hpc_qoriq_p2020_PCI2_INBOUND_PCI_EXPRESS_READ_VT_DEF "S[hpc.qoriq_p2020_PCI2_INBOUND_PCI_EXPRESS_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound PCI Express read\"]]"
#define hpc_qoriq_p2020_PCI2_INBOUND_PCI_EXPRESS_READ_VT_REF "t[hpc.qoriq_p2020_PCI2_INBOUND_PCI_EXPRESS_READ]"

#define hpc_qoriq_p2020_PCI2_INBOUND_PCI_EXPRESS_WRITE_VT_DEF "S[hpc.qoriq_p2020_PCI2_INBOUND_PCI_EXPRESS_WRITE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound PCI Express write\"]]"
#define hpc_qoriq_p2020_PCI2_INBOUND_PCI_EXPRESS_WRITE_VT_REF "t[hpc.qoriq_p2020_PCI2_INBOUND_PCI_EXPRESS_WRITE]"

#define hpc_qoriq_p2020_PCI2_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_PCI2_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Static Queue 0 start (DT)\"]]"
#define hpc_qoriq_p2020_PCI2_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_PCI2_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_PCI2_OUTBOUND_PCI_EXPRESS_DATA_VT_DEF "S[hpc.qoriq_p2020_PCI2_OUTBOUND_PCI_EXPRESS_DATA,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound PCI Express data\"]]"
#define hpc_qoriq_p2020_PCI2_OUTBOUND_PCI_EXPRESS_DATA_VT_REF "t[hpc.qoriq_p2020_PCI2_OUTBOUND_PCI_EXPRESS_DATA]"

#define hpc_qoriq_p2020_PCI2_OUTBOUND_PCI_EXPRESS_READ_VT_DEF "S[hpc.qoriq_p2020_PCI2_OUTBOUND_PCI_EXPRESS_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound PCI Express read\"]]"
#define hpc_qoriq_p2020_PCI2_OUTBOUND_PCI_EXPRESS_READ_VT_REF "t[hpc.qoriq_p2020_PCI2_OUTBOUND_PCI_EXPRESS_READ]"

#define hpc_qoriq_p2020_PCI2_OUTBOUND_PCI_EXPRESS_WRITE_VT_DEF "S[hpc.qoriq_p2020_PCI2_OUTBOUND_PCI_EXPRESS_WRITE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound PCI Express write\"]]"
#define hpc_qoriq_p2020_PCI2_OUTBOUND_PCI_EXPRESS_WRITE_VT_REF "t[hpc.qoriq_p2020_PCI2_OUTBOUND_PCI_EXPRESS_WRITE]"

#define hpc_qoriq_p2020_PCI2_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_PCI2_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Static Queue 0 start (DT)\"]]"
#define hpc_qoriq_p2020_PCI2_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_PCI2_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_PCI3_INBOUND_PCI_EXPRESS_DATA_VT_DEF "S[hpc.qoriq_p2020_PCI3_INBOUND_PCI_EXPRESS_DATA,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound PCI Express data\"]]"
#define hpc_qoriq_p2020_PCI3_INBOUND_PCI_EXPRESS_DATA_VT_REF "t[hpc.qoriq_p2020_PCI3_INBOUND_PCI_EXPRESS_DATA]"

#define hpc_qoriq_p2020_PCI3_INBOUND_PCI_EXPRESS_READ_VT_DEF "S[hpc.qoriq_p2020_PCI3_INBOUND_PCI_EXPRESS_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound PCI Express read\"]]"
#define hpc_qoriq_p2020_PCI3_INBOUND_PCI_EXPRESS_READ_VT_REF "t[hpc.qoriq_p2020_PCI3_INBOUND_PCI_EXPRESS_READ]"

#define hpc_qoriq_p2020_PCI3_INBOUND_PCI_EXPRESS_WRITE_VT_DEF "S[hpc.qoriq_p2020_PCI3_INBOUND_PCI_EXPRESS_WRITE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound PCI Express write\"]]"
#define hpc_qoriq_p2020_PCI3_INBOUND_PCI_EXPRESS_WRITE_VT_REF "t[hpc.qoriq_p2020_PCI3_INBOUND_PCI_EXPRESS_WRITE]"

#define hpc_qoriq_p2020_PCI3_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_PCI3_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Static Queue 0 start (DT)\"]]"
#define hpc_qoriq_p2020_PCI3_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_PCI3_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_PCI3_OUTBOUND_PCI_EXPRESS_DATA_VT_DEF "S[hpc.qoriq_p2020_PCI3_OUTBOUND_PCI_EXPRESS_DATA,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound PCI Express data\"]]"
#define hpc_qoriq_p2020_PCI3_OUTBOUND_PCI_EXPRESS_DATA_VT_REF "t[hpc.qoriq_p2020_PCI3_OUTBOUND_PCI_EXPRESS_DATA]"

#define hpc_qoriq_p2020_PCI3_OUTBOUND_PCI_EXPRESS_READ_VT_DEF "S[hpc.qoriq_p2020_PCI3_OUTBOUND_PCI_EXPRESS_READ,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound PCI Express read\"]]"
#define hpc_qoriq_p2020_PCI3_OUTBOUND_PCI_EXPRESS_READ_VT_REF "t[hpc.qoriq_p2020_PCI3_OUTBOUND_PCI_EXPRESS_READ]"

#define hpc_qoriq_p2020_PCI3_OUTBOUND_PCI_EXPRESS_WRITE_VT_DEF "S[hpc.qoriq_p2020_PCI3_OUTBOUND_PCI_EXPRESS_WRITE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound PCI Express write\"]]"
#define hpc_qoriq_p2020_PCI3_OUTBOUND_PCI_EXPRESS_WRITE_VT_REF "t[hpc.qoriq_p2020_PCI3_OUTBOUND_PCI_EXPRESS_WRITE]"

#define hpc_qoriq_p2020_PCI3_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_DEF "S[hpc.qoriq_p2020_PCI3_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Static Queue 0 start (DT)\"]]"
#define hpc_qoriq_p2020_PCI3_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_REF "t[hpc.qoriq_p2020_PCI3_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD]"

#define hpc_qoriq_p2020_PIC_INTERRUPT_SERVICE_CYCLES_VT_DEF "S[hpc.qoriq_p2020_PIC_INTERRUPT_SERVICE_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PIC interrupt service cycles\"]]"
#define hpc_qoriq_p2020_PIC_INTERRUPT_SERVICE_CYCLES_VT_REF "t[hpc.qoriq_p2020_PIC_INTERRUPT_SERVICE_CYCLES]"

#define hpc_qoriq_p2020_PIC_INTERRUPT_WAIT_CYCLES_VT_DEF "S[hpc.qoriq_p2020_PIC_INTERRUPT_WAIT_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PIC interrupt wait cycles\"]]"
#define hpc_qoriq_p2020_PIC_INTERRUPT_WAIT_CYCLES_VT_REF "t[hpc.qoriq_p2020_PIC_INTERRUPT_WAIT_CYCLES]"

#define hpc_qoriq_p2020_PIC_TOTAL_INTERRUPT_COUNT_VT_DEF "S[hpc.qoriq_p2020_PIC_TOTAL_INTERRUPT_COUNT,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PIC total interrupt count\"]]"
#define hpc_qoriq_p2020_PIC_TOTAL_INTERRUPT_COUNT_VT_REF "t[hpc.qoriq_p2020_PIC_TOTAL_INTERRUPT_COUNT]"

#define hpc_qoriq_p2020_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.qoriq_p2020_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Pipelined read hits in the row open table\"]]"
#define hpc_qoriq_p2020_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.qoriq_p2020_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE]"

#define hpc_qoriq_p2020_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.qoriq_p2020_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Pipelined read misses in the row open table\"]]"
#define hpc_qoriq_p2020_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.qoriq_p2020_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE]"

#define hpc_qoriq_p2020_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.qoriq_p2020_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Pipelined read or write hits in the row open table\"]]"
#define hpc_qoriq_p2020_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.qoriq_p2020_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE]"

#define hpc_qoriq_p2020_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF "S[hpc.qoriq_p2020_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Pipelined read or write misses in the row open table\"]]"
#define hpc_qoriq_p2020_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_REF "t[hpc.qoriq_p2020_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE]"

#define hpc_qoriq_p2020_READS_OR_WRITES_FROM_CORE_VT_DEF "S[hpc.qoriq_p2020_READS_OR_WRITES_FROM_CORE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from core\"]]"
#define hpc_qoriq_p2020_READS_OR_WRITES_FROM_CORE_VT_REF "t[hpc.qoriq_p2020_READS_OR_WRITES_FROM_CORE]"

#define hpc_qoriq_p2020_READS_OR_WRITES_FROM_CORE_0_1_VT_DEF "S[hpc.qoriq_p2020_READS_OR_WRITES_FROM_CORE_0_1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from core 0-1\"]]"
#define hpc_qoriq_p2020_READS_OR_WRITES_FROM_CORE_0_1_VT_REF "t[hpc.qoriq_p2020_READS_OR_WRITES_FROM_CORE_0_1]"

#define hpc_qoriq_p2020_READS_OR_WRITES_FROM_DMA_1_2_VT_DEF "S[hpc.qoriq_p2020_READS_OR_WRITES_FROM_DMA_1_2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from DMA 1-2\"]]"
#define hpc_qoriq_p2020_READS_OR_WRITES_FROM_DMA_1_2_VT_REF "t[hpc.qoriq_p2020_READS_OR_WRITES_FROM_DMA_1_2]"

#define hpc_qoriq_p2020_READS_OR_WRITES_FROM_ETSEC_1_3_VT_DEF "S[hpc.qoriq_p2020_READS_OR_WRITES_FROM_ETSEC_1_3,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from eTSEC 1-3\"]]"
#define hpc_qoriq_p2020_READS_OR_WRITES_FROM_ETSEC_1_3_VT_REF "t[hpc.qoriq_p2020_READS_OR_WRITES_FROM_ETSEC_1_3]"

#define hpc_qoriq_p2020_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES_VT_DEF "S[hpc.qoriq_p2020_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from high speed interfaces\"]]"
#define hpc_qoriq_p2020_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES_VT_REF "t[hpc.qoriq_p2020_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES]"

#define hpc_qoriq_p2020_READS_OR_WRITES_FROM_SECURITY_VT_DEF "S[hpc.qoriq_p2020_READS_OR_WRITES_FROM_SECURITY,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"RDs or WRs from Security\"]]"
#define hpc_qoriq_p2020_READS_OR_WRITES_FROM_SECURITY_VT_REF "t[hpc.qoriq_p2020_READS_OR_WRITES_FROM_SECURITY]"

#define hpc_qoriq_p2020_READ_MODIFY_WRITE_TRANSACTIONS_DUE_TO_ECC_VT_DEF "S[hpc.qoriq_p2020_READ_MODIFY_WRITE_TRANSACTIONS_DUE_TO_ECC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Read-modify-write transactions due to ECC\"]]"
#define hpc_qoriq_p2020_READ_MODIFY_WRITE_TRANSACTIONS_DUE_TO_ECC_VT_REF "t[hpc.qoriq_p2020_READ_MODIFY_WRITE_TRANSACTIONS_DUE_TO_ECC]"

#define hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_VT_DEF "S[hpc.qoriq_p2020_ROW_OPEN_TABLE_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table hits\"]]"
#define hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_VT_REF "t[hpc.qoriq_p2020_ROW_OPEN_TABLE_HITS]"

#define hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_EVENT2_VT_DEF "S[hpc.qoriq_p2020_ROW_OPEN_TABLE_HITS_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table hits (2)\"]]"
#define hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_EVENT2_VT_REF "t[hpc.qoriq_p2020_ROW_OPEN_TABLE_HITS_EVENT2]"

#define hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_CORE_0_1_VT_DEF "S[hpc.qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_CORE_0_1,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open Tbl hits for RDs or WRs from core 0-1\"]]"
#define hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_CORE_0_1_VT_REF "t[hpc.qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_CORE_0_1]"

#define hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_DMA_1_2_VT_DEF "S[hpc.qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_DMA_1_2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open Tbl hits for RDs or WRs from DMA 1-2\"]]"
#define hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_DMA_1_2_VT_REF "t[hpc.qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_DMA_1_2]"

#define hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_ETSEC_1_4_VT_DEF "S[hpc.qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_ETSEC_1_4,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open Tbl hits for RDs or WRs from eTSEC 1-4\"]]"
#define hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_ETSEC_1_4_VT_REF "t[hpc.qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_ETSEC_1_4]"

#define hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES_VT_DEF "S[hpc.qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open Tbl hits for RDs or WRs from high speed interfaces\"]]"
#define hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES_VT_REF "t[hpc.qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES]"

#define hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_SECURITY_VT_DEF "S[hpc.qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_SECURITY,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open Tbl hits for RDs or WRs from Security\"]]"
#define hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_SECURITY_VT_REF "t[hpc.qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_SECURITY]"

#define hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_SECURITY_EVENT2_VT_DEF "S[hpc.qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_SECURITY_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open Tbl hits for RDs or WRs from Security (2)\"]]"
#define hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_SECURITY_EVENT2_VT_REF "t[hpc.qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_SECURITY_EVENT2]"

#define hpc_qoriq_p2020_ROW_OPEN_TABLE_MISSES_VT_DEF "S[hpc.qoriq_p2020_ROW_OPEN_TABLE_MISSES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table misses\"]]"
#define hpc_qoriq_p2020_ROW_OPEN_TABLE_MISSES_VT_REF "t[hpc.qoriq_p2020_ROW_OPEN_TABLE_MISSES]"

#define hpc_qoriq_p2020_ROW_OPEN_TABLE_MISSES_EVENT2_VT_DEF "S[hpc.qoriq_p2020_ROW_OPEN_TABLE_MISSES_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Row open table misses (2)\"]]"
#define hpc_qoriq_p2020_ROW_OPEN_TABLE_MISSES_EVENT2_VT_REF "t[hpc.qoriq_p2020_ROW_OPEN_TABLE_MISSES_EVENT2]"

#define hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_BUFFER_IS_FULL_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO1_INBOUND_BUFFER_IS_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Buf full\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_BUFFER_IS_FULL_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO1_INBOUND_BUFFER_IS_FULL]"

#define hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO1_INBOUND_BUFFER_IS_FULL_TO_PRIORITY_0,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Buf full to Pri 0\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO1_INBOUND_BUFFER_IS_FULL_TO_PRIORITY_0]"

#define hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_NON_IDLES_RECEIVED_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO1_INBOUND_NON_IDLES_RECEIVED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound non-idles Rx\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_NON_IDLES_RECEIVED_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO1_INBOUND_NON_IDLES_RECEIVED]"

#define hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_PACKET_ACCEPTED_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO1_INBOUND_PACKET_ACCEPTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Pkt accepted\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_PACKET_ACCEPTED_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO1_INBOUND_PACKET_ACCEPTED]"

#define hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_PACKET_RETRY_OCCURRED_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO1_INBOUND_PACKET_RETRY_OCCURRED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Pkt retry occurred\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_PACKET_RETRY_OCCURRED_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO1_INBOUND_PACKET_RETRY_OCCURRED]"

#define hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_PRIORITY_0_PACKET_ACCEPTED_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO1_INBOUND_PRIORITY_0_PACKET_ACCEPTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Pri 0 Pkt accepted\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_PRIORITY_0_PACKET_ACCEPTED_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO1_INBOUND_PRIORITY_0_PACKET_ACCEPTED]"

#define hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_BUFFER_IS_FULL_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_BUFFER_IS_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Buf is full\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_BUFFER_IS_FULL_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_BUFFER_IS_FULL]"

#define hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_BUFFER_IS_FULL_TO_PRIORITY_0,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Buf is full to Pri 0\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_BUFFER_IS_FULL_TO_PRIORITY_0]"

#define hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_NON_IDLES_TRANSMITTED_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_NON_IDLES_TRANSMITTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound non-idles Tx\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_NON_IDLES_TRANSMITTED_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_NON_IDLES_TRANSMITTED]"

#define hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_SENT_TO_RAPIDIO_INTERFACE_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_SENT_TO_RAPIDIO_INTERFACE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Pkt sent to RapidIO interface\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_SENT_TO_RAPIDIO_INTERFACE_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_SENT_TO_RAPIDIO_INTERFACE]"

#define hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_SENT_TO_RIO_OF_PRIORITY_0_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_SENT_TO_RIO_OF_PRIORITY_0,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Pkt sent to RIO of Pri 0\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_SENT_TO_RIO_OF_PRIORITY_0_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_SENT_TO_RIO_OF_PRIORITY_0]"

#define hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_WAS_MISALIGNED_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_WAS_MISALIGNED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Pkt was misaligned\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_WAS_MISALIGNED_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_WAS_MISALIGNED]"

#define hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_WAS_REORDERED_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_WAS_REORDERED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Pkt was reordered\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_WAS_REORDERED_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_WAS_REORDERED]"

#define hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_WAS_RETRIED_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_WAS_RETRIED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Pkt was retried\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_WAS_RETRIED_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_WAS_RETRIED]"

#define hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_BUFFER_IS_FULL_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO2_INBOUND_BUFFER_IS_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Buf full\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_BUFFER_IS_FULL_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO2_INBOUND_BUFFER_IS_FULL]"

#define hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO2_INBOUND_BUFFER_IS_FULL_TO_PRIORITY_0,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Buf full to Pri 0\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO2_INBOUND_BUFFER_IS_FULL_TO_PRIORITY_0]"

#define hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_NON_IDLES_RECEIVED_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO2_INBOUND_NON_IDLES_RECEIVED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound non-idles Rx\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_NON_IDLES_RECEIVED_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO2_INBOUND_NON_IDLES_RECEIVED]"

#define hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_PACKET_ACCEPTED_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO2_INBOUND_PACKET_ACCEPTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Pkt accepted\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_PACKET_ACCEPTED_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO2_INBOUND_PACKET_ACCEPTED]"

#define hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_PACKET_RETRY_OCCURRED_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO2_INBOUND_PACKET_RETRY_OCCURRED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Pkt retry occurred\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_PACKET_RETRY_OCCURRED_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO2_INBOUND_PACKET_RETRY_OCCURRED]"

#define hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_PRIORITY_0_PACKET_ACCEPTED_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO2_INBOUND_PRIORITY_0_PACKET_ACCEPTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Inbound Pri 0 Pkt accepted\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_PRIORITY_0_PACKET_ACCEPTED_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO2_INBOUND_PRIORITY_0_PACKET_ACCEPTED]"

#define hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_BUFFER_IS_FULL_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_BUFFER_IS_FULL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Buf is full\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_BUFFER_IS_FULL_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_BUFFER_IS_FULL]"

#define hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_BUFFER_IS_FULL_TO_PRIORITY_0,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Buf is full to Pri 0\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_BUFFER_IS_FULL_TO_PRIORITY_0]"

#define hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_NON_IDLES_TRANSMITTED_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_NON_IDLES_TRANSMITTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound non-idles Tx\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_NON_IDLES_TRANSMITTED_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_NON_IDLES_TRANSMITTED]"

#define hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_SENT_TO_RAPIDIO_INTERFACE_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_SENT_TO_RAPIDIO_INTERFACE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Pkt sent to RapidIO interface\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_SENT_TO_RAPIDIO_INTERFACE_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_SENT_TO_RAPIDIO_INTERFACE]"

#define hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_SENT_TO_RIO_OF_PRIORITY_0_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_SENT_TO_RIO_OF_PRIORITY_0,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Pkt sent to RIO of Pri 0\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_SENT_TO_RIO_OF_PRIORITY_0_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_SENT_TO_RIO_OF_PRIORITY_0]"

#define hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_WAS_MISALIGNED_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_WAS_MISALIGNED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Pkt was misaligned\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_WAS_MISALIGNED_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_WAS_MISALIGNED]"

#define hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_WAS_REORDERED_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_WAS_REORDERED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Pkt was reordered\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_WAS_REORDERED_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_WAS_REORDERED]"

#define hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_WAS_RETRIED_VT_DEF "S[hpc.qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_WAS_RETRIED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Outbound Pkt was retried\"]]"
#define hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_WAS_RETRIED_VT_REF "t[hpc.qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_WAS_RETRIED]"

#define hpc_qoriq_p2020_SYSTEM_CYCLES_VT_DEF "S[hpc.qoriq_p2020_SYSTEM_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"System cycles\"]]"
#define hpc_qoriq_p2020_SYSTEM_CYCLES_VT_REF "t[hpc.qoriq_p2020_SYSTEM_CYCLES]"

#define hpc_qoriq_p2020_SYSTEM_CYCLES_EVENT2_VT_DEF "S[hpc.qoriq_p2020_SYSTEM_CYCLES_EVENT2,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"System cycles (2)\"]]"
#define hpc_qoriq_p2020_SYSTEM_CYCLES_EVENT2_VT_REF "t[hpc.qoriq_p2020_SYSTEM_CYCLES_EVENT2]"

#define hpc_qoriq_p2020_TRACE_BUFFER_HITS_VT_DEF "S[hpc.qoriq_p2020_TRACE_BUFFER_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Trace buffer hits\"]]"
#define hpc_qoriq_p2020_TRACE_BUFFER_HITS_VT_REF "t[hpc.qoriq_p2020_TRACE_BUFFER_HITS]"

#define hpc_qoriq_p2020_UART0_BAUD_RATE_VT_DEF "S[hpc.qoriq_p2020_UART0_BAUD_RATE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"UART0 baud rate\"]]"
#define hpc_qoriq_p2020_UART0_BAUD_RATE_VT_REF "t[hpc.qoriq_p2020_UART0_BAUD_RATE]"

#define hpc_qoriq_p2020_UART1_BAUD_RATE_VT_DEF "S[hpc.qoriq_p2020_UART1_BAUD_RATE,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"UART1 baud rate\"]]"
#define hpc_qoriq_p2020_UART1_BAUD_RATE_VT_REF "t[hpc.qoriq_p2020_UART1_BAUD_RATE]"

#define hpc_qoriq_p2020_USB_ESDHC_DATA_BEATS_VT_DEF "S[hpc.qoriq_p2020_USB_ESDHC_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"USB/eSDHC data beats\"]]"
#define hpc_qoriq_p2020_USB_ESDHC_DATA_BEATS_VT_REF "t[hpc.qoriq_p2020_USB_ESDHC_DATA_BEATS]"

#define hpc_qoriq_p2020_USB_ESDHC_READ_DATA_BEATS_VT_DEF "S[hpc.qoriq_p2020_USB_ESDHC_READ_DATA_BEATS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"USB/eSDHC RD data beats\"]]"
#define hpc_qoriq_p2020_USB_ESDHC_READ_DATA_BEATS_VT_REF "t[hpc.qoriq_p2020_USB_ESDHC_READ_DATA_BEATS]"

#define hpc_qoriq_p2020_USB_ESDHC_READ_REQUESTS_VT_DEF "S[hpc.qoriq_p2020_USB_ESDHC_READ_REQUESTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"USB/eSDHC RD requests\"]]"
#define hpc_qoriq_p2020_USB_ESDHC_READ_REQUESTS_VT_REF "t[hpc.qoriq_p2020_USB_ESDHC_READ_REQUESTS]"

#define hpc_qoriq_p2020_USB_ESDHC_REQUESTS_VT_DEF "S[hpc.qoriq_p2020_USB_ESDHC_REQUESTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"USB/eSDHC requests\"]]"
#define hpc_qoriq_p2020_USB_ESDHC_REQUESTS_VT_REF "t[hpc.qoriq_p2020_USB_ESDHC_REQUESTS]"

#define hpc_qoriq_p2020_USB_ESDHC_REQUEST_LESS_THAN_32_BYTES_VT_DEF "S[hpc.qoriq_p2020_USB_ESDHC_REQUEST_LESS_THAN_32_BYTES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"USB/eSDHC request <32 bytes\"]]"
#define hpc_qoriq_p2020_USB_ESDHC_REQUEST_LESS_THAN_32_BYTES_VT_REF "t[hpc.qoriq_p2020_USB_ESDHC_REQUEST_LESS_THAN_32_BYTES]"

#define hpc_qoriq_p2020_WATCHPOINT_MONITOR_HITS_VT_DEF "S[hpc.qoriq_p2020_WATCHPOINT_MONITOR_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Watchpoint monitor hits\"]]"
#define hpc_qoriq_p2020_WATCHPOINT_MONITOR_HITS_VT_REF "t[hpc.qoriq_p2020_WATCHPOINT_MONITOR_HITS]"

#define HPC_P2020_TYPE_ALL_VT_DEFS \
	hpc_qoriq_p2020_ATOMIC_RESERVATION_TIME_OUTS_FOR_ECM_PORT_VT_DEF \
	hpc_qoriq_p2020_CORE_DATA_ACCESSES_TO_L2_THAT_HIT_VT_DEF \
	hpc_qoriq_p2020_CORE_DATA_ACCESSES_TO_L2_THAT_MISS_VT_DEF \
	hpc_qoriq_p2020_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_HIT_VT_DEF \
	hpc_qoriq_p2020_CORE_INSTRUCTION_ACCESSES_TO_L2_THAT_MISS_VT_DEF \
	hpc_qoriq_p2020_CYCLES_A_READ_IS_RETURNING_DATA_FROM_DRAM_VT_DEF \
	hpc_qoriq_p2020_CYCLES_A_READ_IS_TAKING_IN_GPCM_VT_DEF \
	hpc_qoriq_p2020_CYCLES_A_READ_IS_TAKING_IN_UPM_VT_DEF \
	hpc_qoriq_p2020_CYCLES_A_READ_OR_WRITE_TRANSFERS_DATA_FROM_OR_TO_DRAM_VT_DEF \
	hpc_qoriq_p2020_CYCLES_A_WRITE_IS_TAKING_IN_GPCM_VT_DEF \
	hpc_qoriq_p2020_CYCLES_A_WRITE_IS_TAKING_IN_UPM_VT_DEF \
	hpc_qoriq_p2020_CYCLES_FOR_A_READ_TO_FCM_BUFFER_RAM_VT_DEF \
	hpc_qoriq_p2020_CYCLES_FOR_A_WRITE_TO_FCM_BUFFER_RAM_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_0_DESCRIPTOR_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_0_READ_DW_OR_LESS_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_0_READ_DW_OR_LESS_EVENT2_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_0_READ_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_0_WRITE_DW_OR_LESS_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_0_WRITE_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_1_DESCRIPTOR_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_1_READ_DW_OR_LESS_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_1_READ_DW_OR_LESS_EVENT2_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_1_READ_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_1_WRITE_DW_OR_LESS_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_1_WRITE_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_2_DESCRIPTOR_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_2_READ_DW_OR_LESS_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_2_READ_DW_OR_LESS_EVENT2_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_2_READ_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_2_WRITE_DW_OR_LESS_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_2_WRITE_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_3_DESCRIPTOR_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_3_READ_DW_OR_LESS_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_3_READ_DW_OR_LESS_EVENT2_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_3_READ_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_3_WRITE_DW_OR_LESS_VT_DEF \
	hpc_qoriq_p2020_DMA1_CHANNEL_3_WRITE_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_0_DESCRIPTOR_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_0_READ_DW_OR_LESS_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_0_READ_DW_OR_LESS_EVENT2_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_0_READ_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_0_WRITE_DW_OR_LESS_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_0_WRITE_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_1_DESCRIPTOR_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_1_READ_DW_OR_LESS_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_1_READ_DW_OR_LESS_EVENT2_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_1_READ_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_1_WRITE_DW_OR_LESS_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_1_WRITE_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_2_DESCRIPTOR_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_2_READ_DW_OR_LESS_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_2_READ_DW_OR_LESS_EVENT2_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_2_READ_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_2_WRITE_DW_OR_LESS_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_2_WRITE_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_3_DESCRIPTOR_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_3_READ_DW_OR_LESS_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_3_READ_DW_OR_LESS_EVENT2_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_3_READ_REQUEST_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_3_WRITE_DW_OR_LESS_VT_DEF \
	hpc_qoriq_p2020_DMA2_CHANNEL_3_WRITE_REQUEST_VT_DEF \
	hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_DDR_VT_DEF \
	hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_ETSEC1_3_VT_DEF \
	hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_I2C_SECURITY_TEST_PORT_VT_DEF \
	hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_LBC_VT_DEF \
	hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_PEX1_3_DMA1_2_SRIO1_2_VT_DEF \
	hpc_qoriq_p2020_ECM_DATA_BUS_GRANT_SAP_USB_ESDHC_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_FROM_CORE_0_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_FROM_CORE_1_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_FROM_DMA1_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_FROM_DMA2_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_FROM_ETSEC1_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_FROM_ETSEC2_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_FROM_ETSEC3_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_FROM_PEX1_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_FROM_PEX2_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_FROM_PEX3_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_FROM_RIO_MESSAGE_UNIT_DOOR_BELL_OR_PORT_WRITE_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_FROM_SECURITY_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_FROM_SRIO1_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_FROM_SRIO2_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_FROM_USB_DUAL_ROLE_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_FROM_USB_HOST_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_READ_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_READ_ATOMIC_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_TO_CCSR_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_TO_DDR_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_TO_L2_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_TO_LBC_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_TO_PEX1_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_TO_PEX2_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_TO_PEX3_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_TO_SRAM_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_TO_SRIO1_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_TO_SRIO2_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_WRITE_VT_DEF \
	hpc_qoriq_p2020_ECM_DISPATCH_WRITE_ALLOCATE_VT_DEF \
	hpc_qoriq_p2020_ECM_GLOBAL_DATA_BUS_BEAT_VT_DEF \
	hpc_qoriq_p2020_ECM_REQUEST_WAIT_CORE_0_VT_DEF \
	hpc_qoriq_p2020_ECM_REQUEST_WAIT_CORE_1_VT_DEF \
	hpc_qoriq_p2020_ECM_REQUEST_WAIT_ETSEC1_3_VT_DEF \
	hpc_qoriq_p2020_ECM_REQUEST_WAIT_I2C_SECURITY_TEST_PORT_VT_DEF \
	hpc_qoriq_p2020_ECM_REQUEST_WAIT_PEX1_3_DMA1_2_SRIO1_2_VT_DEF \
	hpc_qoriq_p2020_ECM_REQUEST_WAIT_SAP_USB_ESDHC_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_DMA_READ_DATA_BEATS_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_DMA_READ_REQUEST_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_DMA_WRITE_DATA_BEATS_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_DMA_WRITE_REQUEST_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_FRAMES_MATCH_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_FRAMS_TO_STATION_ADDRESS_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_FRAMS_VIA_EXACT_MATCH_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_GROUP_FRAMES_VIA_HASH_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_NUMBER_OF_ACCEPTED_UNICASET_FRAMES_VIA_HASH_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_NUMBER_OF_DROPPED_FRAMES_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_NUMBER_OF_REJECTED_FRAMES_AT_LAYER_2_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_NUMBER_OF_RX_INTERRUPTS_SIGNALLED_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_NUMBER_OF_RX_PACKETS_RECEIVED_WHILE_RX_FIFO_IS_FULL_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_NUMBER_OF_TX_INTERRUPTS_SIGNALLED_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_RX_DATA_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_TX_IP_PACKET_WITH_CHECKSUM_VT_DEF \
	hpc_qoriq_p2020_ETSEC1_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_DMA_READ_DATA_BEATS_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_DMA_READ_REQUEST_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_DMA_WRITE_DATA_BEATS_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_DMA_WRITE_REQUEST_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_FRAMES_MATCH_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_FRAMS_TO_STATION_ADDRESS_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_FRAMS_VIA_EXACT_MATCH_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_GROUP_FRAMES_VIA_HASH_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_NUMBER_OF_ACCEPTED_UNICASET_FRAMES_VIA_HASH_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_NUMBER_OF_DROPPED_FRAMES_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_NUMBER_OF_REJECTED_FRAMES_AT_LAYER_2_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_NUMBER_OF_RX_INTERRUPTS_SIGNALLED_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_NUMBER_OF_RX_PACKETS_RECEIVED_WHILE_RX_FIFO_IS_FULL_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_NUMBER_OF_TX_INTERRUPTS_SIGNALLED_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_RX_DATA_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_TX_IP_PACKET_WITH_CHECKSUM_VT_DEF \
	hpc_qoriq_p2020_ETSEC2_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_DMA_READ_DATA_BEATS_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_DMA_READ_REQUEST_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_DMA_WRITE_DATA_BEATS_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_DMA_WRITE_REQUEST_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_IP_OR_TCP_UDP_RX_CHECKSUM_ERROR_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_FRAMES_MATCH_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_FRAMS_TO_STATION_ADDRESS_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_FRAMS_VIA_EXACT_MATCH_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_GROUP_FRAMES_VIA_HASH_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_NUMBER_OF_ACCEPTED_UNICASET_FRAMES_VIA_HASH_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_EQ_FULL_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_2_FULL_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_1_4_FULL_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_NUMBER_OF_CYCLES_RX_FIFO_GT_3_4_FULL_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_NUMBER_OF_DROPPED_FRAMES_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_NUMBER_OF_REJECTED_FRAMES_AT_LAYER_2_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_NUMBER_OF_REJECTED_FRAMES_BY_FILER_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_NUMBER_OF_REJECTED_FRAMES_DUE_TO_FILER_ERROR_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_NUMBER_OF_RX_INTERRUPTS_SIGNALLED_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_NUMBER_OF_RX_PACKETS_RECEIVED_WHILE_RX_FIFO_IS_FULL_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_NUMBER_OF_TX_INTERRUPTS_SIGNALLED_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_READ_DATA_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_RXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_RXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_RX_DATA_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_RX_IP_PACKETS_CHECKED_FOR_CHECKSUM_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_TCP_UDP_PACKETS_CHECKED_FOR_CS_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_TXBD_READ_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_TXBD_WRITE_LIFETIME_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_TX_IP_PACKET_WITH_CHECKSUM_VT_DEF \
	hpc_qoriq_p2020_ETSEC3_TX_TCP_UDP_PACKET_WITH_CHECKSUM_VT_DEF \
	hpc_qoriq_p2020_EXTERNAL_EVENT_VT_DEF \
	hpc_qoriq_p2020_FORCED_PAGE_CLOSINGS_DUE_TO_COLLISION_WITH_BANK_AND_SUB_BANK_VT_DEF \
	hpc_qoriq_p2020_FORCED_PAGE_CLOSINGS_NOT_CAUSED_BY_A_REFRESH_VT_DEF \
	hpc_qoriq_p2020_FORCE_PAGE_CLOSINGS_VT_DEF \
	hpc_qoriq_p2020_I2C_SECURITY_DATA_BEATS_VT_DEF \
	hpc_qoriq_p2020_I2C_SECURITY_READ_DATA_BEATS_VT_DEF \
	hpc_qoriq_p2020_I2C_SECURITY_READ_REQUESTS_VT_DEF \
	hpc_qoriq_p2020_I2C_SECURITY_REQUESTS_VT_DEF \
	hpc_qoriq_p2020_I2C_SECURITY_REQUEST_LESS_THAN_32_BYTES_VT_DEF \
	hpc_qoriq_p2020_INBOUND_BUFFER_IS_FULL_VT_DEF \
	hpc_qoriq_p2020_INBOUND_BUFFER_IS_FULL_FOR_PRIORITY_0_VT_DEF \
	hpc_qoriq_p2020_INBOUND_PACKET_RECEIVED_VT_DEF \
	hpc_qoriq_p2020_INBOUND_PRIORITY_0_PACKET_RECEIVED_VT_DEF \
	hpc_qoriq_p2020_L2_ALLOCATES_FROM_ANY_SOURCE_VT_DEF \
	hpc_qoriq_p2020_L2_CLEARING_OF_LOCKS_VT_DEF \
	hpc_qoriq_p2020_L2_FAILED_LOCK_ATTEMPTS_DUE_TO_FULL_SET_VT_DEF \
	hpc_qoriq_p2020_L2_INVALIDATIONS_OF_LINES_VT_DEF \
	hpc_qoriq_p2020_L2_RETRIES_DUE_TO_ADDRESS_COLLISION_VT_DEF \
	hpc_qoriq_p2020_L2_RETRIES_DUE_TO_FULL_WRITE_QUEUE_VT_DEF \
	hpc_qoriq_p2020_L2_VICTIMIZATIONS_OF_VALID_LINES_VT_DEF \
	hpc_qoriq_p2020_NON_CORE_BURST_WRITE_TO_L2_CACHE_EXTERNAL_WRITE_OR_SRAM_VT_DEF \
	hpc_qoriq_p2020_NON_CORE_NON_BURST_WRITE_TO_L2_VT_DEF \
	hpc_qoriq_p2020_NON_CORE_READ_HIT_IN_L2_VT_DEF \
	hpc_qoriq_p2020_NON_CORE_READ_MISS_IN_L2_VT_DEF \
	hpc_qoriq_p2020_NON_CORE_WRITE_MISSES_CACHE_EXTERNAL_WRITE_WINDOW_AND_SRAM_MEMORY_RANGE_VT_DEF \
	hpc_qoriq_p2020_NON_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_qoriq_p2020_NON_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_qoriq_p2020_NON_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_qoriq_p2020_NON_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_qoriq_p2020_NUMBER_OF_CORRECTABLE_FCM_ECC_ERRORS_VT_DEF \
	hpc_qoriq_p2020_NUMBER_OF_UNCORRECTABLE_FCM_ECC_ERRORS_VT_DEF \
	hpc_qoriq_p2020_PACKET_SENT_TO_OCEAN_VT_DEF \
	hpc_qoriq_p2020_PACKET_SENT_TO_OCEAN_OF_PRIORITY_0_VT_DEF \
	hpc_qoriq_p2020_PCI1_INBOUND_PCI_EXPRESS_DATA_VT_DEF \
	hpc_qoriq_p2020_PCI1_INBOUND_PCI_EXPRESS_READ_VT_DEF \
	hpc_qoriq_p2020_PCI1_INBOUND_PCI_EXPRESS_WRITE_VT_DEF \
	hpc_qoriq_p2020_PCI1_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_PCI1_OUTBOUND_PCI_EXPRESS_DATA_VT_DEF \
	hpc_qoriq_p2020_PCI1_OUTBOUND_PCI_EXPRESS_READ_VT_DEF \
	hpc_qoriq_p2020_PCI1_OUTBOUND_PCI_EXPRESS_WRITE_VT_DEF \
	hpc_qoriq_p2020_PCI1_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_PCI2_INBOUND_PCI_EXPRESS_DATA_VT_DEF \
	hpc_qoriq_p2020_PCI2_INBOUND_PCI_EXPRESS_READ_VT_DEF \
	hpc_qoriq_p2020_PCI2_INBOUND_PCI_EXPRESS_WRITE_VT_DEF \
	hpc_qoriq_p2020_PCI2_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_PCI2_OUTBOUND_PCI_EXPRESS_DATA_VT_DEF \
	hpc_qoriq_p2020_PCI2_OUTBOUND_PCI_EXPRESS_READ_VT_DEF \
	hpc_qoriq_p2020_PCI2_OUTBOUND_PCI_EXPRESS_WRITE_VT_DEF \
	hpc_qoriq_p2020_PCI2_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_PCI3_INBOUND_PCI_EXPRESS_DATA_VT_DEF \
	hpc_qoriq_p2020_PCI3_INBOUND_PCI_EXPRESS_READ_VT_DEF \
	hpc_qoriq_p2020_PCI3_INBOUND_PCI_EXPRESS_WRITE_VT_DEF \
	hpc_qoriq_p2020_PCI3_INBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_PCI3_OUTBOUND_PCI_EXPRESS_DATA_VT_DEF \
	hpc_qoriq_p2020_PCI3_OUTBOUND_PCI_EXPRESS_READ_VT_DEF \
	hpc_qoriq_p2020_PCI3_OUTBOUND_PCI_EXPRESS_WRITE_VT_DEF \
	hpc_qoriq_p2020_PCI3_OUTBOUND_STATIC_QUEUE_0_START_DURATION_THRESHOLD_VT_DEF \
	hpc_qoriq_p2020_PIC_INTERRUPT_SERVICE_CYCLES_VT_DEF \
	hpc_qoriq_p2020_PIC_INTERRUPT_WAIT_CYCLES_VT_DEF \
	hpc_qoriq_p2020_PIC_TOTAL_INTERRUPT_COUNT_VT_DEF \
	hpc_qoriq_p2020_PIPELINED_READ_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_qoriq_p2020_PIPELINED_READ_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_qoriq_p2020_PIPELINED_READ_OR_WRITE_HITS_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_qoriq_p2020_PIPELINED_READ_OR_WRITE_MISSES_IN_THE_ROW_OPEN_TABLE_VT_DEF \
	hpc_qoriq_p2020_READS_OR_WRITES_FROM_CORE_VT_DEF \
	hpc_qoriq_p2020_READS_OR_WRITES_FROM_CORE_0_1_VT_DEF \
	hpc_qoriq_p2020_READS_OR_WRITES_FROM_DMA_1_2_VT_DEF \
	hpc_qoriq_p2020_READS_OR_WRITES_FROM_ETSEC_1_3_VT_DEF \
	hpc_qoriq_p2020_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES_VT_DEF \
	hpc_qoriq_p2020_READS_OR_WRITES_FROM_SECURITY_VT_DEF \
	hpc_qoriq_p2020_READ_MODIFY_WRITE_TRANSACTIONS_DUE_TO_ECC_VT_DEF \
	hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_VT_DEF \
	hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_EVENT2_VT_DEF \
	hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_CORE_0_1_VT_DEF \
	hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_DMA_1_2_VT_DEF \
	hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_ETSEC_1_4_VT_DEF \
	hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_HIGH_SPEED_INTERFACES_VT_DEF \
	hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_SECURITY_VT_DEF \
	hpc_qoriq_p2020_ROW_OPEN_TABLE_HITS_FOR_READS_OR_WRITES_FROM_SECURITY_EVENT2_VT_DEF \
	hpc_qoriq_p2020_ROW_OPEN_TABLE_MISSES_VT_DEF \
	hpc_qoriq_p2020_ROW_OPEN_TABLE_MISSES_EVENT2_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_BUFFER_IS_FULL_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_NON_IDLES_RECEIVED_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_PACKET_ACCEPTED_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_PACKET_RETRY_OCCURRED_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO1_INBOUND_PRIORITY_0_PACKET_ACCEPTED_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_BUFFER_IS_FULL_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_NON_IDLES_TRANSMITTED_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_SENT_TO_RAPIDIO_INTERFACE_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_SENT_TO_RIO_OF_PRIORITY_0_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_WAS_MISALIGNED_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_WAS_REORDERED_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO1_OUTBOUND_PACKET_WAS_RETRIED_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_BUFFER_IS_FULL_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_NON_IDLES_RECEIVED_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_PACKET_ACCEPTED_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_PACKET_RETRY_OCCURRED_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO2_INBOUND_PRIORITY_0_PACKET_ACCEPTED_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_BUFFER_IS_FULL_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_BUFFER_IS_FULL_TO_PRIORITY_0_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_NON_IDLES_TRANSMITTED_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_SENT_TO_RAPIDIO_INTERFACE_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_SENT_TO_RIO_OF_PRIORITY_0_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_WAS_MISALIGNED_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_WAS_REORDERED_VT_DEF \
	hpc_qoriq_p2020_SERIALRAPIDIO2_OUTBOUND_PACKET_WAS_RETRIED_VT_DEF \
	hpc_qoriq_p2020_SYSTEM_CYCLES_VT_DEF \
	hpc_qoriq_p2020_SYSTEM_CYCLES_EVENT2_VT_DEF \
	hpc_qoriq_p2020_TRACE_BUFFER_HITS_VT_DEF \
	hpc_qoriq_p2020_UART0_BAUD_RATE_VT_DEF \
	hpc_qoriq_p2020_UART1_BAUD_RATE_VT_DEF \
	hpc_qoriq_p2020_USB_ESDHC_DATA_BEATS_VT_DEF \
	hpc_qoriq_p2020_USB_ESDHC_READ_DATA_BEATS_VT_DEF \
	hpc_qoriq_p2020_USB_ESDHC_READ_REQUESTS_VT_DEF \
	hpc_qoriq_p2020_USB_ESDHC_REQUESTS_VT_DEF \
	hpc_qoriq_p2020_USB_ESDHC_REQUEST_LESS_THAN_32_BYTES_VT_DEF \
	hpc_qoriq_p2020_WATCHPOINT_MONITOR_HITS_VT_DEF \

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif
