Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Sun May 21 00:04:29 2017
| Host         : Miichan-Pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    89 |
| Unused register locations in slices containing registers |   262 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             209 |           97 |
| No           | No                    | Yes                    |              45 |           12 |
| No           | Yes                   | No                     |             295 |          131 |
| Yes          | No                    | No                     |             382 |          123 |
| Yes          | No                    | Yes                    |              34 |           15 |
| Yes          | Yes                   | No                     |             933 |          306 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                    Clock Signal                                    |                                                                                              Enable Signal                                                                                              |                                                                                Set/Reset Signal                                                                                | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                  |                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                       |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CE                                                                                                                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    |                                                                                                                                                                                |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                 |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                 |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                 |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                 |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/R_reg[32][0]                                                                                       |                                                                                                                                                                                |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                         |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                  |                                                                                                                                                                                                         |                                                                                                                                                                                |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_DUAL.aw_active_reg_0                                                             |                3 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                       |                1 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                  |                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    |                                                                                                                                                                                |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2_n_0                                                                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                       |                4 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1_n_0                                                               |                                                                                                                                                                                |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                  | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                            |                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                       |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                               |                4 |              5 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                 |                                                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                           |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                         |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sample_1                                                                                                                                           |                                                                                                                                                                                |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                           |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                      |                                                                                                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                            |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                             |                                                                                                                                                                                |                1 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_1_reg[7][0]                                                                                                                                |                                                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                            |                3 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                                                |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                                                |                7 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                       |                                                                                                                                                                                |                1 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                       |                3 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/E[0]                                                                                                                                               |                                                                                                                                                                                |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                       |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi4_vga_0/inst/vga_inst/vga_sync_unit/v_count_reg0                                                                                                                                          | design_1_i/axi4_vga_0/inst/vga_inst/vga_sync_unit/AR[0]                                                                                                                        |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi4_vga_0/inst/vga_inst/vga_sync_unit/h_count_reg[9]_i_1_n_0                                                                                                                                | design_1_i/axi4_vga_0/inst/vga_inst/vga_sync_unit/AR[0]                                                                                                                        |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                 |                                                                                                                                                                                |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                               |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                  |                3 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/E[0]                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                3 |             12 |
|  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/D[0] |                                                                                                                                                                                                         | design_1_i/axi4_vga_0/inst/vga_inst/vga_sync_unit/AR[0]                                                                                                                        |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15][0]                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                         | design_1_i/axi4_vga_0/inst/vga_inst/vga_sync_unit/AR[0]                                                                                                                        |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                       |                                                                                                                                                                                |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld43_out                                                                                             |                                                                                                                                                                                |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                9 |             20 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        |                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                               |                4 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                               |                9 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                  |                5 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                       |               20 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                      |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                             |                                                                                                                                                                                |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                     |                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     |                                                                                                                                                                                |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[31][0]                                                                                |                8 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                  |                                                                                                                                                                                |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_pc_reg[0][0]                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                       |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0 |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2_n_0                                                                             |                                                                                                                                                                                |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/R_reg[32][0]                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                            |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                       |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             |                                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/R_reg[32][0]                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[5].I_Part_Of_Zero_Detect/SR[0]                                          |                9 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                            |                                                                                                                                                                                |               12 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                   |               15 |             36 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                        |                                                                                                                                                                                |               13 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.Using_BitField.mem_mask1_reg[30]                                                              |               25 |             63 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                           |                                                                                                                                                                                |               11 |             75 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                        |                                                                                                                                                                                                         |                                                                                                                                                                                |               30 |             88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |               31 |             96 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[10]                                                                                                                            |                                                                                                                                                                                |               16 |            128 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                         |                                                                                                                                                                                |               72 |            141 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                |                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |               69 |            152 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |               81 |            235 |
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    11 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     9 |
| 5      |                     5 |
| 6      |                     6 |
| 8      |                     9 |
| 10     |                     6 |
| 11     |                     1 |
| 12     |                     2 |
| 16+    |                    38 |
+--------+-----------------------+


