#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0093BB18 .scope module, "test_flip_flop" "test_flip_flop" 2 40;
 .timescale 0 0;
v002FFBD0_0 .net "a", 0 0, v002FF650_0; 1 drivers
v002FFC28_0 .net "b", 0 0, v002FF440_0; 1 drivers
v002FFC80_0 .net "c", 0 0, v0093E950_0; 1 drivers
v002FFCD8_0 .var "clr", 0 0;
v002FFD30_0 .net "d", 0 0, v0093FB50_0; 1 drivers
v002FFD88_0 .var "prst", 0 0;
v002FFDE0_0 .var "x", 0 0;
S_0093BBA0 .scope module, "CM8_1" "CM8" 2 44, 2 30, S_0093BB18;
 .timescale 0 0;
L_00303500 .functor AND 1, v002FF650_0, v002FF498_0, v0093E9A8_0, v0093FBA8_0;
L_00303340 .functor OR 1, v002FFCD8_0, L_00303500, C4<0>, C4<0>;
v002FF758_0 .alias "a", 0 0, v002FFBD0_0;
v002FF7B0_0 .alias "b", 0 0, v002FFC28_0;
v002FF808_0 .alias "c", 0 0, v002FFC80_0;
v002FF860_0 .net "clr", 0 0, v002FFCD8_0; 1 drivers
v002FF8B8_0 .alias "d", 0 0, v002FFD30_0;
v002FF910_0 .net "in", 0 0, v002FFDE0_0; 1 drivers
v002FF968_0 .net "prst", 0 0, v002FFD88_0; 1 drivers
v002FF9C0_0 .net "pt0", 0 0, L_00303500; 1 drivers
v002FFA18_0 .net "pt1", 0 0, L_00303340; 1 drivers
v002FFA70_0 .net "qn0", 0 0, v002FF6A8_0; 1 drivers
v002FFAC8_0 .net "qn1", 0 0, v002FF498_0; 1 drivers
v002FFB20_0 .net "qn2", 0 0, v0093E9A8_0; 1 drivers
v002FFB78_0 .net "qn3", 0 0, v0093FBA8_0; 1 drivers
S_0093BDC0 .scope module, "FPT1" "FlipflopT" 2 34, 2 5, S_0093BBA0;
 .timescale 0 0;
v002FF548_0 .alias "clear", 0 0, v002FFA18_0;
v002FF5A0_0 .alias "clk", 0 0, v002FFAC8_0;
v002FF5F8_0 .alias "preset", 0 0, v002FF968_0;
v002FF650_0 .var "q", 0 0;
v002FF6A8_0 .var "qnot", 0 0;
v002FF700_0 .alias "t", 0 0, v002FFAC8_0;
E_00300968 .event posedge, v002FF498_0;
S_0093BD38 .scope module, "FPT2" "FlipflopT" 2 35, 2 5, S_0093BBA0;
 .timescale 0 0;
v002FF338_0 .alias "clear", 0 0, v002FFA18_0;
v002FF390_0 .alias "clk", 0 0, v002FFB20_0;
v002FF3E8_0 .alias "preset", 0 0, v002FF968_0;
v002FF440_0 .var "q", 0 0;
v002FF498_0 .var "qnot", 0 0;
v002FF4F0_0 .alias "t", 0 0, v002FFB20_0;
E_002F3558 .event posedge, v0093E9A8_0;
S_0093BCB0 .scope module, "FPT3" "FlipflopT" 2 36, 2 5, S_0093BBA0;
 .timescale 0 0;
v0093E848_0 .alias "clear", 0 0, v002FFA18_0;
v0093E8A0_0 .alias "clk", 0 0, v002FFB78_0;
v0093E8F8_0 .alias "preset", 0 0, v002FF968_0;
v0093E950_0 .var "q", 0 0;
v0093E9A8_0 .var "qnot", 0 0;
v002F17E8_0 .alias "t", 0 0, v002FFB78_0;
E_003009E8 .event posedge, v0093FBA8_0;
S_0093BC28 .scope module, "FPT4" "FlipflopT" 2 37, 2 5, S_0093BBA0;
 .timescale 0 0;
v00939930_0 .alias "clear", 0 0, v002FFA18_0;
v00939988_0 .alias "clk", 0 0, v002FF910_0;
v009399E0_0 .alias "preset", 0 0, v002FF968_0;
v0093FB50_0 .var "q", 0 0;
v0093FBA8_0 .var "qnot", 0 0;
v0093FC00_0 .alias "t", 0 0, v002FF910_0;
E_00300988 .event posedge, v00939988_0;
    .scope S_0093BDC0;
T_0 ;
    %wait E_00300968;
    %load/v 8, v002FF548_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v002FF650_0, 0, 0;
    %load/v 8, v002FF650_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002FF6A8_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v002FF5F8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v002FF650_0, 0, 1;
    %load/v 8, v002FF650_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002FF6A8_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v002FF700_0, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v002FF650_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002FF650_0, 0, 8;
    %load/v 8, v002FF650_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002FF6A8_0, 0, 8;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0093BD38;
T_1 ;
    %wait E_002F3558;
    %load/v 8, v002FF338_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v002FF440_0, 0, 0;
    %load/v 8, v002FF440_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002FF498_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v002FF3E8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v002FF440_0, 0, 1;
    %load/v 8, v002FF440_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002FF498_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v002FF4F0_0, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v002FF440_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002FF440_0, 0, 8;
    %load/v 8, v002FF440_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002FF498_0, 0, 8;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0093BCB0;
T_2 ;
    %wait E_003009E8;
    %load/v 8, v0093E848_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0093E950_0, 0, 0;
    %load/v 8, v0093E950_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0093E9A8_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0093E8F8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0093E950_0, 0, 1;
    %load/v 8, v0093E950_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0093E9A8_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v002F17E8_0, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v0093E950_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0093E950_0, 0, 8;
    %load/v 8, v0093E950_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0093E9A8_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0093BC28;
T_3 ;
    %wait E_00300988;
    %load/v 8, v00939930_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0093FB50_0, 0, 0;
    %load/v 8, v0093FB50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0093FBA8_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v009399E0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0093FB50_0, 0, 1;
    %load/v 8, v0093FB50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0093FBA8_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0093FC00_0, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v0093FB50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0093FB50_0, 0, 8;
    %load/v 8, v0093FB50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0093FBA8_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0093BB18;
T_4 ;
    %delay 12, 0;
    %set/v v002FFD88_0, 1, 1;
    %delay 12, 0;
    %set/v v002FFD88_0, 0, 1;
    %delay 12, 0;
    %set/v v002FFCD8_0, 1, 1;
    %delay 12, 0;
    %set/v v002FFCD8_0, 0, 1;
    %set/v v002FFDE0_0, 0, 1;
    %vpi_call 2 51 "$display", "Guia 09 - Exercicio 05 - CM8 - Gabriel Luiz M. G. Vieira ~ 441691";
    %vpi_call 2 52 "$display", "T   QN3 QN2 QN1 QN0";
    %vpi_call 2 53 "$monitor", "%b    %b   %b   %b   %b", v002FFDE0_0, v002FFBD0_0, v002FFC28_0, v002FFC80_0, v002FFD30_0;
    %delay 12, 0;
    %set/v v002FFDE0_0, 1, 1;
    %delay 12, 0;
    %set/v v002FFDE0_0, 0, 1;
    %delay 12, 0;
    %set/v v002FFDE0_0, 1, 1;
    %delay 12, 0;
    %set/v v002FFDE0_0, 0, 1;
    %delay 12, 0;
    %set/v v002FFDE0_0, 1, 1;
    %delay 12, 0;
    %set/v v002FFDE0_0, 0, 1;
    %delay 12, 0;
    %set/v v002FFDE0_0, 1, 1;
    %delay 12, 0;
    %set/v v002FFDE0_0, 0, 1;
    %delay 12, 0;
    %set/v v002FFDE0_0, 1, 1;
    %delay 12, 0;
    %set/v v002FFDE0_0, 0, 1;
    %delay 12, 0;
    %set/v v002FFDE0_0, 1, 1;
    %delay 36, 0;
    %vpi_call 2 65 "$finish";
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "F:\Puc\2º\ARQ\Guia09\Exercicio05.v";
