{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727583211440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727583211441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 28 22:13:31 2024 " "Processing started: Sat Sep 28 22:13:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727583211441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583211441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rng -c rng " "Command: quartus_map --read_settings_files=on --write_settings_files=off rng -c rng" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583211441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727583212122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727583212122 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rng.vhd 2 1 " "Using design file rng.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rng-behavioral " "Found design unit 1: rng-behavioral" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727583221434 ""} { "Info" "ISGN_ENTITY_NAME" "1 rng " "Found entity 1: rng" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727583221434 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727583221434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rng " "Elaborating entity \"rng\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727583221442 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 rng.vhd(33) " "VHDL Signal Declaration warning at rng.vhd(33): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727583221451 "|rng"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start rng.vhd(55) " "VHDL Process Statement warning at rng.vhd(55): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727583221453 "|rng"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lfsr rng.vhd(61) " "VHDL Process Statement warning at rng.vhd(61): signal \"lfsr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727583221455 "|rng"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lfsr rng.vhd(62) " "VHDL Process Statement warning at rng.vhd(62): signal \"lfsr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727583221455 "|rng"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit1 rng.vhd(62) " "VHDL Process Statement warning at rng.vhd(62): signal \"bit1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727583221455 "|rng"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lfsr rng.vhd(64) " "VHDL Process Statement warning at rng.vhd(64): signal \"lfsr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727583221457 "|rng"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lfsr rng.vhd(65) " "VHDL Process Statement warning at rng.vhd(65): signal \"lfsr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727583221457 "|rng"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "place1 rng.vhd(66) " "VHDL Process Statement warning at rng.vhd(66): signal \"place1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727583221457 "|rng"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "place2 rng.vhd(67) " "VHDL Process Statement warning at rng.vhd(67): signal \"place2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727583221457 "|rng"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lfsr rng.vhd(53) " "VHDL Process Statement warning at rng.vhd(53): inferring latch(es) for signal or variable \"lfsr\", which holds its previous value in one or more paths through the process" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1727583221457 "|rng"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start rng.vhd(53) " "VHDL Process Statement warning at rng.vhd(53): inferring latch(es) for signal or variable \"start\", which holds its previous value in one or more paths through the process" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1727583221457 "|rng"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bit1 rng.vhd(53) " "VHDL Process Statement warning at rng.vhd(53): inferring latch(es) for signal or variable \"bit1\", which holds its previous value in one or more paths through the process" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1727583221457 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit1 rng.vhd(53) " "Inferred latch for \"bit1\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221459 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[0\] rng.vhd(53) " "Inferred latch for \"start\[0\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221459 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[1\] rng.vhd(53) " "Inferred latch for \"start\[1\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221459 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[2\] rng.vhd(53) " "Inferred latch for \"start\[2\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221459 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[3\] rng.vhd(53) " "Inferred latch for \"start\[3\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221459 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[4\] rng.vhd(53) " "Inferred latch for \"start\[4\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221460 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[5\] rng.vhd(53) " "Inferred latch for \"start\[5\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221460 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[6\] rng.vhd(53) " "Inferred latch for \"start\[6\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221460 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[7\] rng.vhd(53) " "Inferred latch for \"start\[7\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221460 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[8\] rng.vhd(53) " "Inferred latch for \"start\[8\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221460 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[9\] rng.vhd(53) " "Inferred latch for \"start\[9\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221460 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[10\] rng.vhd(53) " "Inferred latch for \"start\[10\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221460 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[11\] rng.vhd(53) " "Inferred latch for \"start\[11\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221460 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[12\] rng.vhd(53) " "Inferred latch for \"start\[12\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221460 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[13\] rng.vhd(53) " "Inferred latch for \"start\[13\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221460 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[14\] rng.vhd(53) " "Inferred latch for \"start\[14\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221460 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[15\] rng.vhd(53) " "Inferred latch for \"start\[15\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221460 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[16\] rng.vhd(53) " "Inferred latch for \"start\[16\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221460 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[17\] rng.vhd(53) " "Inferred latch for \"start\[17\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221460 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[18\] rng.vhd(53) " "Inferred latch for \"start\[18\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221461 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[19\] rng.vhd(53) " "Inferred latch for \"start\[19\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221461 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[20\] rng.vhd(53) " "Inferred latch for \"start\[20\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221461 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[21\] rng.vhd(53) " "Inferred latch for \"start\[21\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221461 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[22\] rng.vhd(53) " "Inferred latch for \"start\[22\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221461 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[23\] rng.vhd(53) " "Inferred latch for \"start\[23\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221461 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[24\] rng.vhd(53) " "Inferred latch for \"start\[24\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221461 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[25\] rng.vhd(53) " "Inferred latch for \"start\[25\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221461 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[26\] rng.vhd(53) " "Inferred latch for \"start\[26\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221461 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[27\] rng.vhd(53) " "Inferred latch for \"start\[27\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221461 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[28\] rng.vhd(53) " "Inferred latch for \"start\[28\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221461 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[29\] rng.vhd(53) " "Inferred latch for \"start\[29\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221461 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[30\] rng.vhd(53) " "Inferred latch for \"start\[30\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221461 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start\[31\] rng.vhd(53) " "Inferred latch for \"start\[31\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221461 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfsr\[0\] rng.vhd(53) " "Inferred latch for \"lfsr\[0\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221461 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfsr\[1\] rng.vhd(53) " "Inferred latch for \"lfsr\[1\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221461 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfsr\[2\] rng.vhd(53) " "Inferred latch for \"lfsr\[2\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221461 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfsr\[3\] rng.vhd(53) " "Inferred latch for \"lfsr\[3\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221462 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfsr\[4\] rng.vhd(53) " "Inferred latch for \"lfsr\[4\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221462 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfsr\[5\] rng.vhd(53) " "Inferred latch for \"lfsr\[5\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221462 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfsr\[6\] rng.vhd(53) " "Inferred latch for \"lfsr\[6\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221462 "|rng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfsr\[7\] rng.vhd(53) " "Inferred latch for \"lfsr\[7\]\" at rng.vhd(53)" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583221462 "|rng"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[7\] GND " "Pin \"HEX6\[7\]\" is stuck at GND" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727583222069 "|rng|HEX6[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727583222069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727583222141 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727583222738 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727583222738 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADK_CLK_10 " "No output dependent on input pin \"ADK_CLK_10\"" {  } { { "rng.vhd" "" { Text "C:/Users/jhamb/OneDrive/Documents/GitHub/ECE5730_Fall2024/Lab3/rng.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727583222868 "|rng|ADK_CLK_10"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727583222868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727583222869 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727583222869 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727583222869 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727583222869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727583222890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 28 22:13:42 2024 " "Processing ended: Sat Sep 28 22:13:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727583222890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727583222890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727583222890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727583222890 ""}
