std2op  - reg0, reg1/imm, dess
 add
 sub
 mul
 or
 and
 xor

div - special case
 reg0, reg1/imm, des0[, des1]

float   - freg0, freg1, fdes
 fadd
 fsub
 fmul
 fdiv

opcode

6  bits opcode
12 bits args

regs
r0-r3  -  general
r4-r5  -  Floating point processor transport, scratch, assembler
r6     -  Stack
r7     -  ic
