Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Aug 29 13:18:50 2023
| Host         : GF76 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_high_fanout_nets -file /home/albertojor/GitHub/Chisel/Tesis/freedom/builds/e300artydevkit/obj/report/fanout.txt -timing -load_types -max_nets 25
| Design       : E300ArtyDevKitFPGAChip
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

High Fan-out Nets Information

1. Fanout Summary
-----------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+
|                                                                                                                                                                                       |        |             |                 |                 |         Clock Enable        |          Set/Reset          |         Data & Other        |            Clock            |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| Net Name                                                                                                                                                                              | Fanout | Driver Type | Worst Slack(ns) | Worst Delay(ns) | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_3[0]                                                                     |   4012 | LUT1        |          14.692 |          11.221 |     0 |  0 |              0 |  4008 |  4 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| slow_clock_BUFG                                                                                                                                                                       |   1012 | BUFG        |             inf |           1.803 |     0 |  0 |              0 |     0 |  0 |              0 |     1 |  0 |              0 |  1011 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                    |    593 | LUT1        |          22.089 |           5.671 |     0 |  0 |              0 |   593 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/s3_slaveValid_reg                                                                                                                      |    545 | LUT6        |          17.910 |           5.496 |   512 |  0 |              0 |     0 |  0 |              0 |    33 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/core/q_reg_rep[0]                                                                                                                                     |    512 | LUT6        |          15.006 |           6.459 |     0 |  0 |              0 |   512 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Asconp/ctrlPer/stateReg_reg[0]_0                                                                                                          |    366 | LUT2        |          20.225 |           3.702 |   320 |  0 |              0 |     0 |  0 |              0 |    46 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Asconp/ctrlPer/selInReg_reg_0                                                                                                             |    320 | FDRE        |          14.581 |           4.440 |     0 |  0 |              0 |     0 |  0 |              0 |   320 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Asconp/ctrlPer/validReg_reg_4[0]                                                                                                          |    320 | LUT2        |          20.734 |           6.281 |   320 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/i___116_i_10_n_0                                                                                                                     |    256 | LUT5        |          14.060 |           3.711 |     0 |  0 |              0 |     0 |  0 |              0 |   256 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/i___116_i_5_n_0                                                                                                                      |    256 | LUT5        |          13.486 |           3.995 |     0 |  0 |              0 |     0 |  0 |              0 |   256 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/i___116_i_8_n_0                                                                                                                      |    256 | LUT5        |          12.644 |           3.868 |     0 |  0 |              0 |     0 |  0 |              0 |   256 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/i___116_i_9_n_0                                                                                                                      |    256 | LUT5        |          13.452 |           3.698 |     0 |  0 |              0 |     0 |  0 |              0 |   256 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tag_hit_0                                                                                                                          |    248 | FDRE        |          14.060 |           1.795 |     0 |  0 |              0 |     0 |  0 |              0 |   248 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tag_hit_1                                                                                                                          |    248 | FDRE        |          14.037 |           2.098 |     0 |  0 |              0 |     0 |  0 |              0 |   248 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc[12]                                                                                                                                    |    188 | FDRE        |          11.819 |           3.104 |     0 |  0 |              0 |     0 |  0 |              0 |   188 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[13]_rep_n_0                                                                                                                        |    187 | FDRE        |          12.416 |           2.673 |     0 |  0 |              0 |     0 |  0 |              0 |   187 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/full_reg_3                                                                               |    185 | LUT5        |          15.648 |           4.073 |     0 |  0 |              0 |     0 |  0 |              0 |   185 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg_0                                                                                                                             |    183 | FDRE        |          13.551 |           2.158 |     0 |  0 |              0 |     0 |  0 |              0 |   183 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/valid_key_reg_n_0                                                                                                                               |    175 | FDRE        |          24.469 |           4.599 |   128 |  0 |              0 |     0 |  0 |              0 |    47 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/hash_mode_reg_n_0                                                                                                                               |    174 | FDRE        |          15.208 |           3.272 |     0 |  0 |              0 |     0 |  0 |              0 |   174 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/load_tag_valid_reg_n_0                                                                                                                          |    167 | FDRE        |          24.607 |           4.339 |   128 |  0 |              0 |     0 |  0 |              0 |    39 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/valid_nonce                                                                                                                                     |    163 | FDRE        |          24.076 |           5.357 |   128 |  0 |              0 |     0 |  0 |              0 |    35 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_MaskROM/fragmenter/Repeater/sbus_auto_control_bus_coupler_to_slave_named_MaskROM_fragmenter_out_a_bits_address[10] |    157 | LUT3        |          21.774 |           3.076 |     0 |  0 |              0 |     0 |  0 |              0 |   157 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_MaskROM/fragmenter/Repeater/sbus_auto_control_bus_coupler_to_slave_named_MaskROM_fragmenter_out_a_bits_address[11] |    157 | LUT3        |          22.117 |           3.006 |     0 |  0 |              0 |     0 |  0 |              0 |   157 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_MaskROM/fragmenter/Repeater/sbus_auto_control_bus_coupler_to_slave_named_MaskROM_fragmenter_out_a_bits_address[5]  |    157 | LUT5        |          20.874 |           2.693 |     0 |  0 |              0 |     0 |  0 |              0 |   157 |  0 |              0 |     0 |  0 |              0 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+


