Timing Analyzer report for intro7seg2
Thu Apr 20 18:21:51 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'clock'
 13. Slow 1200mV 100C Model Setup: 'clock_divider:clk_div_inst|clk_div_reg'
 14. Slow 1200mV 100C Model Hold: 'clock'
 15. Slow 1200mV 100C Model Hold: 'clock_divider:clk_div_inst|clk_div_reg'
 16. Slow 1200mV 100C Model Metastability Summary
 17. Slow 1200mV -40C Model Fmax Summary
 18. Slow 1200mV -40C Model Setup Summary
 19. Slow 1200mV -40C Model Hold Summary
 20. Slow 1200mV -40C Model Recovery Summary
 21. Slow 1200mV -40C Model Removal Summary
 22. Slow 1200mV -40C Model Minimum Pulse Width Summary
 23. Slow 1200mV -40C Model Setup: 'clock'
 24. Slow 1200mV -40C Model Setup: 'clock_divider:clk_div_inst|clk_div_reg'
 25. Slow 1200mV -40C Model Hold: 'clock'
 26. Slow 1200mV -40C Model Hold: 'clock_divider:clk_div_inst|clk_div_reg'
 27. Slow 1200mV -40C Model Metastability Summary
 28. Fast 1200mV -40C Model Setup Summary
 29. Fast 1200mV -40C Model Hold Summary
 30. Fast 1200mV -40C Model Recovery Summary
 31. Fast 1200mV -40C Model Removal Summary
 32. Fast 1200mV -40C Model Minimum Pulse Width Summary
 33. Fast 1200mV -40C Model Setup: 'clock'
 34. Fast 1200mV -40C Model Setup: 'clock_divider:clk_div_inst|clk_div_reg'
 35. Fast 1200mV -40C Model Hold: 'clock'
 36. Fast 1200mV -40C Model Hold: 'clock_divider:clk_div_inst|clk_div_reg'
 37. Fast 1200mV -40C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv n40c Model)
 42. Signal Integrity Metrics (Slow 1200mv 100c Model)
 43. Signal Integrity Metrics (Fast 1200mv n40c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; intro7seg2                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE30F23I7                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.5%      ;
;     Processors 3-12        ;   0.4%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                         ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; Clock Name                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                    ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; clock                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                  ;
; clock_divider:clk_div_inst|clk_div_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clk_div_inst|clk_div_reg } ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                                                   ;
+------------+-----------------+----------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                             ; Note                                                          ;
+------------+-----------------+----------------------------------------+---------------------------------------------------------------+
; 278.86 MHz ; 278.86 MHz      ; clock_divider:clk_div_inst|clk_div_reg ;                                                               ;
; 295.07 MHz ; 250.0 MHz       ; clock                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                              ;
+----------------------------------------+----------+---------------+
; Clock                                  ; Slack    ; End Point TNS ;
+----------------------------------------+----------+---------------+
; clock                                  ; -154.327 ; -1095.823     ;
; clock_divider:clk_div_inst|clk_div_reg ; -2.586   ; -24.780       ;
+----------------------------------------+----------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                            ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; clock                                  ; 0.399 ; 0.000         ;
; clock_divider:clk_div_inst|clk_div_reg ; 0.656 ; 0.000         ;
+----------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary              ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; clock                                  ; -3.000 ; -32.555       ;
; clock_divider:clk_div_inst|clk_div_reg ; -1.285 ; -19.275       ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clock'                                                                                                                                                         ;
+----------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                 ; To Node                                ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -154.327 ; counter100000000:counter_inst|count[11]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 154.718    ;
; -154.212 ; counter100000000:counter_inst|count[11]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 154.603    ;
; -154.206 ; counter100000000:counter_inst|count[11]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 154.597    ;
; -154.015 ; counter100000000:counter_inst|count[11]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 154.391    ;
; -154.009 ; counter100000000:counter_inst|count[11]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 154.385    ;
; -153.991 ; counter100000000:counter_inst|count[11]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 154.367    ;
; -153.988 ; counter100000000:counter_inst|count[11]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 154.364    ;
; -153.968 ; counter100000000:counter_inst|count[13]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 154.359    ;
; -153.966 ; counter100000000:counter_inst|count[12]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 154.357    ;
; -153.853 ; counter100000000:counter_inst|count[13]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 154.244    ;
; -153.851 ; counter100000000:counter_inst|count[12]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 154.242    ;
; -153.847 ; counter100000000:counter_inst|count[13]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 154.238    ;
; -153.845 ; counter100000000:counter_inst|count[12]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 154.236    ;
; -153.656 ; counter100000000:counter_inst|count[13]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 154.032    ;
; -153.654 ; counter100000000:counter_inst|count[12]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 154.030    ;
; -153.650 ; counter100000000:counter_inst|count[13]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 154.026    ;
; -153.648 ; counter100000000:counter_inst|count[12]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 154.024    ;
; -153.632 ; counter100000000:counter_inst|count[13]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 154.008    ;
; -153.630 ; counter100000000:counter_inst|count[12]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 154.006    ;
; -153.629 ; counter100000000:counter_inst|count[13]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 154.005    ;
; -153.627 ; counter100000000:counter_inst|count[12]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 154.003    ;
; -152.752 ; counter100000000:counter_inst|count[10]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 153.143    ;
; -152.637 ; counter100000000:counter_inst|count[10]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 153.028    ;
; -152.631 ; counter100000000:counter_inst|count[10]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 153.022    ;
; -152.440 ; counter100000000:counter_inst|count[10]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 152.816    ;
; -152.434 ; counter100000000:counter_inst|count[10]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 152.810    ;
; -152.416 ; counter100000000:counter_inst|count[10]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 152.792    ;
; -152.413 ; counter100000000:counter_inst|count[10]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 152.789    ;
; -150.285 ; counter100000000:counter_inst|count[9]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.607     ; 150.666    ;
; -150.170 ; counter100000000:counter_inst|count[9]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.607     ; 150.551    ;
; -150.164 ; counter100000000:counter_inst|count[9]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.607     ; 150.545    ;
; -149.973 ; counter100000000:counter_inst|count[9]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.622     ; 150.339    ;
; -149.967 ; counter100000000:counter_inst|count[9]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.622     ; 150.333    ;
; -149.949 ; counter100000000:counter_inst|count[9]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.622     ; 150.315    ;
; -149.946 ; counter100000000:counter_inst|count[9]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.622     ; 150.312    ;
; -148.241 ; counter100000000:counter_inst|count[8]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.607     ; 148.622    ;
; -148.126 ; counter100000000:counter_inst|count[8]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.607     ; 148.507    ;
; -148.120 ; counter100000000:counter_inst|count[8]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.607     ; 148.501    ;
; -147.929 ; counter100000000:counter_inst|count[8]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.622     ; 148.295    ;
; -147.923 ; counter100000000:counter_inst|count[8]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.622     ; 148.289    ;
; -147.905 ; counter100000000:counter_inst|count[8]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.622     ; 148.271    ;
; -147.902 ; counter100000000:counter_inst|count[8]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.622     ; 148.268    ;
; -146.293 ; counter100000000:counter_inst|count[7]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 146.684    ;
; -146.178 ; counter100000000:counter_inst|count[7]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 146.569    ;
; -146.172 ; counter100000000:counter_inst|count[7]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 146.563    ;
; -145.981 ; counter100000000:counter_inst|count[7]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 146.357    ;
; -145.975 ; counter100000000:counter_inst|count[7]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 146.351    ;
; -145.957 ; counter100000000:counter_inst|count[7]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 146.333    ;
; -145.954 ; counter100000000:counter_inst|count[7]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 146.330    ;
; -144.066 ; counter100000000:counter_inst|count[6]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 144.457    ;
; -143.951 ; counter100000000:counter_inst|count[6]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 144.342    ;
; -143.945 ; counter100000000:counter_inst|count[6]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 144.336    ;
; -143.754 ; counter100000000:counter_inst|count[6]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 144.130    ;
; -143.748 ; counter100000000:counter_inst|count[6]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 144.124    ;
; -143.730 ; counter100000000:counter_inst|count[6]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 144.106    ;
; -143.727 ; counter100000000:counter_inst|count[6]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 144.103    ;
; -141.590 ; counter100000000:counter_inst|count[5]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 141.981    ;
; -141.475 ; counter100000000:counter_inst|count[5]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 141.866    ;
; -141.469 ; counter100000000:counter_inst|count[5]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 141.860    ;
; -141.278 ; counter100000000:counter_inst|count[5]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 141.654    ;
; -141.272 ; counter100000000:counter_inst|count[5]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 141.648    ;
; -141.254 ; counter100000000:counter_inst|count[5]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 141.630    ;
; -141.251 ; counter100000000:counter_inst|count[5]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 141.627    ;
; -138.783 ; counter100000000:counter_inst|count[4]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.600     ; 139.171    ;
; -138.668 ; counter100000000:counter_inst|count[4]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.600     ; 139.056    ;
; -138.662 ; counter100000000:counter_inst|count[4]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.600     ; 139.050    ;
; -138.471 ; counter100000000:counter_inst|count[4]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.615     ; 138.844    ;
; -138.465 ; counter100000000:counter_inst|count[4]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.615     ; 138.838    ;
; -138.447 ; counter100000000:counter_inst|count[4]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.615     ; 138.820    ;
; -138.444 ; counter100000000:counter_inst|count[4]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.615     ; 138.817    ;
; -137.192 ; counter100000000:counter_inst|count[3]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 137.583    ;
; -137.077 ; counter100000000:counter_inst|count[3]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 137.468    ;
; -137.071 ; counter100000000:counter_inst|count[3]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 137.462    ;
; -136.880 ; counter100000000:counter_inst|count[3]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 137.256    ;
; -136.874 ; counter100000000:counter_inst|count[3]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 137.250    ;
; -136.856 ; counter100000000:counter_inst|count[3]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 137.232    ;
; -136.853 ; counter100000000:counter_inst|count[3]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 137.229    ;
; -135.036 ; counter100000000:counter_inst|count[2]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 135.427    ;
; -134.921 ; counter100000000:counter_inst|count[2]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 135.312    ;
; -134.915 ; counter100000000:counter_inst|count[2]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 135.306    ;
; -134.724 ; counter100000000:counter_inst|count[2]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 135.100    ;
; -134.718 ; counter100000000:counter_inst|count[2]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 135.094    ;
; -134.700 ; counter100000000:counter_inst|count[2]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 135.076    ;
; -134.697 ; counter100000000:counter_inst|count[2]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 135.073    ;
; -132.781 ; counter100000000:counter_inst|count[1]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 133.172    ;
; -132.666 ; counter100000000:counter_inst|count[1]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 133.057    ;
; -132.660 ; counter100000000:counter_inst|count[1]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 133.051    ;
; -132.469 ; counter100000000:counter_inst|count[1]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 132.845    ;
; -132.463 ; counter100000000:counter_inst|count[1]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 132.839    ;
; -132.445 ; counter100000000:counter_inst|count[1]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 132.821    ;
; -132.442 ; counter100000000:counter_inst|count[1]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 132.818    ;
; -3.614   ; counter100000000:counter_inst|count[0]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 4.005      ;
; -3.603   ; counter100000000:counter_inst|count[0]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 3.979      ;
; -3.597   ; counter100000000:counter_inst|count[0]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 3.973      ;
; -3.462   ; counter100000000:counter_inst|count[0]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 3.838      ;
; -3.456   ; counter100000000:counter_inst|count[0]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.612     ; 3.832      ;
; -3.455   ; counter100000000:counter_inst|count[0]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 3.846      ;
; -3.430   ; counter100000000:counter_inst|count[0]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.597     ; 3.821      ;
; -2.389   ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_div_reg ; clock                                  ; clock       ; 1.000        ; -0.072     ; 3.315      ;
; -2.384   ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_div_reg ; clock                                  ; clock       ; 1.000        ; -0.072     ; 3.310      ;
+----------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clock_divider:clk_div_inst|clk_div_reg'                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.586 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.075     ; 3.509      ;
; -2.564 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.066     ; 3.496      ;
; -2.560 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.495      ;
; -2.552 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.070     ; 3.480      ;
; -2.487 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.070     ; 3.415      ;
; -2.481 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.416      ;
; -2.480 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.415      ;
; -2.472 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 3.398      ;
; -2.450 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.385      ;
; -2.444 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.082     ; 3.360      ;
; -2.418 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 3.343      ;
; -2.410 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.080     ; 3.328      ;
; -2.386 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.321      ;
; -2.383 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.082     ; 3.299      ;
; -2.380 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.315      ;
; -2.367 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.066     ; 3.299      ;
; -2.355 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 3.281      ;
; -2.339 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 3.265      ;
; -2.338 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 3.263      ;
; -2.333 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.268      ;
; -2.317 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.252      ;
; -2.298 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.075     ; 3.221      ;
; -2.281 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 3.207      ;
; -2.279 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 3.205      ;
; -2.263 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.198      ;
; -2.260 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.195      ;
; -2.258 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 3.183      ;
; -2.250 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.080     ; 3.168      ;
; -2.250 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 3.176      ;
; -2.241 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.176      ;
; -2.201 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 3.127      ;
; -2.192 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 3.118      ;
; -2.190 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 3.116      ;
; -2.179 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.114      ;
; -2.179 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 3.104      ;
; -2.178 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 3.103      ;
; -2.173 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.108      ;
; -2.139 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.082     ; 3.055      ;
; -2.137 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.082     ; 3.053      ;
; -2.113 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.082     ; 3.029      ;
; -2.109 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.044      ;
; -2.107 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.070     ; 3.035      ;
; -2.104 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.039      ;
; -2.078 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.075     ; 3.001      ;
; -2.076 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.011      ;
; -2.073 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.999      ;
; -2.073 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 3.008      ;
; -2.056 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.982      ;
; -2.029 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.955      ;
; -1.979 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.905      ;
; -1.977 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.082     ; 2.893      ;
; -1.964 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.890      ;
; -1.957 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.070     ; 2.885      ;
; -1.939 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.865      ;
; -1.920 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.070     ; 2.848      ;
; -1.896 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.822      ;
; -1.887 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.070     ; 2.815      ;
; -1.881 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.816      ;
; -1.871 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.797      ;
; -1.847 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.773      ;
; -1.831 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.757      ;
; -1.805 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.731      ;
; -1.785 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.076     ; 2.707      ;
; -1.770 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.070     ; 2.698      ;
; -1.758 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.684      ;
; -1.754 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.070     ; 2.682      ;
; -1.742 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.668      ;
; -1.725 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.070     ; 2.653      ;
; -1.693 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.619      ;
; -1.678 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.604      ;
; -1.671 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.596      ;
; -1.643 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.083     ; 2.558      ;
; -1.633 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.076     ; 2.555      ;
; -1.630 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.556      ;
; -1.610 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.070     ; 2.538      ;
; -1.604 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.539      ;
; -1.582 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.083     ; 2.497      ;
; -1.565 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.491      ;
; -1.554 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.479      ;
; -1.538 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.463      ;
; -1.504 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.439      ;
; -1.471 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.397      ;
; -1.449 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.374      ;
; -1.448 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.083     ; 2.363      ;
; -1.447 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.373      ;
; -1.400 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.325      ;
; -1.391 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.316      ;
; -1.387 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.312      ;
; -1.365 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.076     ; 2.287      ;
; -1.359 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.083     ; 2.274      ;
; -1.329 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.255      ;
; -1.315 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.241      ;
; -1.313 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.239      ;
; -1.274 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.199      ;
; -1.272 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.197      ;
; -1.254 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.073     ; 2.179      ;
; -1.249 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.076     ; 2.171      ;
; -1.247 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.070     ; 2.175      ;
; -1.241 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.176      ;
; -1.231 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.076     ; 2.153      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clock'                                                                                                                                                          ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.399 ; selector_counter[1]                       ; selector_counter[1]                       ; clock                                  ; clock       ; 0.000        ; 0.089      ; 0.674      ;
; 0.403 ; selector_counter[0]                       ; selector_counter[0]                       ; clock                                  ; clock       ; 0.000        ; 0.089      ; 0.678      ;
; 0.603 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 0.862      ;
; 0.605 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 0.864      ;
; 0.638 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 0.897      ;
; 0.646 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 0.905      ;
; 0.646 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 0.905      ;
; 0.655 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 0.914      ;
; 0.655 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 0.914      ;
; 0.658 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 0.917      ;
; 0.671 ; selector_counter[0]                       ; selector_counter[1]                       ; clock                                  ; clock       ; 0.000        ; 0.089      ; 0.946      ;
; 0.688 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 0.947      ;
; 0.745 ; selector_counter[0]                       ; signal_out[7]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.089      ; 1.020      ;
; 0.747 ; selector_counter[0]                       ; signal_out[5]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.089      ; 1.022      ;
; 0.748 ; selector_counter[1]                       ; signal_out[1]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.089      ; 1.023      ;
; 0.750 ; selector_counter[1]                       ; signal_out[6]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.089      ; 1.025      ;
; 0.832 ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 0.000        ; 2.683      ; 3.963      ;
; 0.921 ; selector_counter[0]                       ; signal_out[3]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.125      ; 1.232      ;
; 0.923 ; selector_counter[1]                       ; signal_out[2]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.125      ; 1.234      ;
; 0.927 ; selector_counter[1]                       ; signal_out[4]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.125      ; 1.238      ;
; 0.974 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.233      ;
; 0.976 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.235      ;
; 0.981 ; selector_counter[1]                       ; signal_out[5]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.089      ; 1.256      ;
; 0.987 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.246      ;
; 0.987 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.246      ;
; 0.991 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.250      ;
; 0.993 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.252      ;
; 1.002 ; selector_counter[1]                       ; signal_out[3]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.125      ; 1.313      ;
; 1.005 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.264      ;
; 1.005 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.264      ;
; 1.077 ; selector_counter[1]                       ; signal_out[7]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.089      ; 1.352      ;
; 1.098 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.357      ;
; 1.100 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.359      ;
; 1.102 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.361      ;
; 1.102 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.361      ;
; 1.106 ; selector_counter[0]                       ; signal_out[6]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.089      ; 1.381      ;
; 1.114 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.373      ;
; 1.115 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.374      ;
; 1.119 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.378      ;
; 1.119 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.378      ;
; 1.119 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.378      ;
; 1.131 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.390      ;
; 1.142 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.401      ;
; 1.151 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.410      ;
; 1.152 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.411      ;
; 1.152 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.411      ;
; 1.186 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.445      ;
; 1.187 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.446      ;
; 1.201 ; selector_counter[0]                       ; signal_out[1]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.089      ; 1.476      ;
; 1.211 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.470      ;
; 1.228 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.487      ;
; 1.228 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.487      ;
; 1.230 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.489      ;
; 1.232 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.491      ;
; 1.247 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.506      ;
; 1.247 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.506      ;
; 1.251 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.510      ;
; 1.259 ; selector_counter[0]                       ; signal_out[2]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.125      ; 1.570      ;
; 1.261 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.520      ;
; 1.264 ; selector_counter[0]                       ; signal_out[4]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.125      ; 1.575      ;
; 1.278 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.537      ;
; 1.279 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.538      ;
; 1.282 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.541      ;
; 1.283 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.542      ;
; 1.292 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.551      ;
; 1.300 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.559      ;
; 1.343 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.602      ;
; 1.354 ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; -0.500       ; 2.683      ; 3.985      ;
; 1.355 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.614      ;
; 1.359 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.618      ;
; 1.360 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.619      ;
; 1.368 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.627      ;
; 1.372 ; selector_counter[1]                       ; selector[3]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.333     ; 1.225      ;
; 1.375 ; selector_counter[1]                       ; selector[2]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.333     ; 1.228      ;
; 1.376 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.635      ;
; 1.379 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.638      ;
; 1.381 ; selector_counter[1]                       ; selector[1]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.333     ; 1.234      ;
; 1.381 ; selector_counter[1]                       ; selector[0]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.333     ; 1.234      ;
; 1.386 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.645      ;
; 1.388 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.647      ;
; 1.397 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.656      ;
; 1.419 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.678      ;
; 1.429 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.688      ;
; 1.430 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.689      ;
; 1.441 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.700      ;
; 1.448 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.707      ;
; 1.465 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.724      ;
; 1.467 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.726      ;
; 1.501 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.760      ;
; 1.502 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.761      ;
; 1.535 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.794      ;
; 1.537 ; selector_counter[0]                       ; selector[3]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.333     ; 1.390      ;
; 1.538 ; selector_counter[0]                       ; selector[1]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.333     ; 1.391      ;
; 1.545 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.804      ;
; 1.546 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.805      ;
; 1.549 ; selector_counter[0]                       ; selector[0]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.333     ; 1.402      ;
; 1.550 ; selector_counter[0]                       ; selector[2]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.333     ; 1.403      ;
; 1.592 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.073      ; 1.851      ;
; 2.367 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_div_reg    ; clock                                  ; clock       ; 0.000        ; 0.074      ; 2.627      ;
; 2.414 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_div_reg    ; clock                                  ; clock       ; 0.000        ; 0.074      ; 2.674      ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clock_divider:clk_div_inst|clk_div_reg'                                                                                                                                                ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.656 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.915      ;
; 0.690 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.949      ;
; 0.691 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.950      ;
; 0.691 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.950      ;
; 0.691 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[1]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.950      ;
; 0.692 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.951      ;
; 0.692 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.951      ;
; 0.695 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.954      ;
; 0.696 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[0]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 0.955      ;
; 1.003 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[1]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.262      ;
; 1.007 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.266      ;
; 1.009 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.268      ;
; 1.010 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.269      ;
; 1.021 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.280      ;
; 1.026 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.285      ;
; 1.131 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.390      ;
; 1.133 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.392      ;
; 1.134 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.393      ;
; 1.134 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.393      ;
; 1.138 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.397      ;
; 1.139 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.398      ;
; 1.149 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.408      ;
; 1.153 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.412      ;
; 1.179 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.072      ; 1.437      ;
; 1.190 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.072      ; 1.448      ;
; 1.196 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.072      ; 1.454      ;
; 1.259 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.518      ;
; 1.262 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.521      ;
; 1.262 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.521      ;
; 1.263 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.522      ;
; 1.263 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.522      ;
; 1.266 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.525      ;
; 1.277 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.536      ;
; 1.282 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.541      ;
; 1.322 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.072      ; 1.580      ;
; 1.335 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.594      ;
; 1.335 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.594      ;
; 1.340 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.072      ; 1.598      ;
; 1.343 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.072      ; 1.601      ;
; 1.370 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.072      ; 1.628      ;
; 1.387 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.646      ;
; 1.389 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.648      ;
; 1.390 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.649      ;
; 1.395 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.654      ;
; 1.400 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.072      ; 1.658      ;
; 1.414 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.673      ;
; 1.449 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.708      ;
; 1.452 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.711      ;
; 1.466 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.725      ;
; 1.467 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.726      ;
; 1.478 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.737      ;
; 1.478 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.737      ;
; 1.494 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.070      ; 1.750      ;
; 1.498 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.070      ; 1.754      ;
; 1.507 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.766      ;
; 1.507 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.766      ;
; 1.518 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.777      ;
; 1.521 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.780      ;
; 1.531 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.082      ; 1.799      ;
; 1.533 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.792      ;
; 1.601 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.075      ; 1.862      ;
; 1.608 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.082      ; 1.876      ;
; 1.622 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.070      ; 1.878      ;
; 1.624 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.883      ;
; 1.640 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.083      ; 1.909      ;
; 1.642 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.063      ; 1.891      ;
; 1.643 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.902      ;
; 1.646 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.905      ;
; 1.650 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.909      ;
; 1.659 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.918      ;
; 1.660 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.919      ;
; 1.665 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.924      ;
; 1.679 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 1.938      ;
; 1.700 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.063      ; 1.949      ;
; 1.710 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.076      ; 1.972      ;
; 1.717 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.083      ; 1.986      ;
; 1.744 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 2.003      ;
; 1.744 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 2.003      ;
; 1.775 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.072      ; 2.033      ;
; 1.775 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 2.034      ;
; 1.778 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 2.037      ;
; 1.792 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.063      ; 2.041      ;
; 1.807 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.072      ; 2.065      ;
; 1.832 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.063      ; 2.081      ;
; 1.839 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 2.098      ;
; 1.861 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.076      ; 2.123      ;
; 1.876 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.072      ; 2.134      ;
; 1.876 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.076      ; 2.138      ;
; 1.878 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.070      ; 2.134      ;
; 1.892 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.070      ; 2.148      ;
; 1.893 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.070      ; 2.149      ;
; 1.924 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 2.183      ;
; 1.952 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.083      ; 2.221      ;
; 1.971 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.083      ; 2.240      ;
; 1.986 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.076      ; 2.248      ;
; 1.989 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.076      ; 2.251      ;
; 2.010 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.070      ; 2.266      ;
; 2.013 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 2.272      ;
; 2.042 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.083      ; 2.311      ;
; 2.050 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.073      ; 2.309      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                   ;
+------------+-----------------+----------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                             ; Note                                                          ;
+------------+-----------------+----------------------------------------+---------------------------------------------------------------+
; 310.66 MHz ; 310.66 MHz      ; clock_divider:clk_div_inst|clk_div_reg ;                                                               ;
; 328.19 MHz ; 250.0 MHz       ; clock                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                              ;
+----------------------------------------+----------+---------------+
; Clock                                  ; Slack    ; End Point TNS ;
+----------------------------------------+----------+---------------+
; clock                                  ; -133.498 ; -945.821      ;
; clock_divider:clk_div_inst|clk_div_reg ; -2.219   ; -19.986       ;
+----------------------------------------+----------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                            ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; clock                                  ; 0.327 ; 0.000         ;
; clock_divider:clk_div_inst|clk_div_reg ; 0.582 ; 0.000         ;
+----------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary              ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; clock                                  ; -3.000 ; -32.555       ;
; clock_divider:clk_div_inst|clk_div_reg ; -1.285 ; -19.275       ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clock'                                                                                                                                                         ;
+----------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                 ; To Node                                ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -133.498 ; counter100000000:counter_inst|count[11]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 133.963    ;
; -133.413 ; counter100000000:counter_inst|count[11]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 133.878    ;
; -133.406 ; counter100000000:counter_inst|count[11]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 133.871    ;
; -133.178 ; counter100000000:counter_inst|count[13]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.526     ; 133.642    ;
; -133.174 ; counter100000000:counter_inst|count[12]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.526     ; 133.638    ;
; -133.165 ; counter100000000:counter_inst|count[11]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 133.622    ;
; -133.158 ; counter100000000:counter_inst|count[11]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 133.615    ;
; -133.131 ; counter100000000:counter_inst|count[11]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 133.588    ;
; -133.106 ; counter100000000:counter_inst|count[11]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 133.563    ;
; -133.093 ; counter100000000:counter_inst|count[13]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.526     ; 133.557    ;
; -133.089 ; counter100000000:counter_inst|count[12]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.526     ; 133.553    ;
; -133.086 ; counter100000000:counter_inst|count[13]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.526     ; 133.550    ;
; -133.082 ; counter100000000:counter_inst|count[12]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.526     ; 133.546    ;
; -132.845 ; counter100000000:counter_inst|count[13]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.534     ; 133.301    ;
; -132.841 ; counter100000000:counter_inst|count[12]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.534     ; 133.297    ;
; -132.838 ; counter100000000:counter_inst|count[13]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.534     ; 133.294    ;
; -132.834 ; counter100000000:counter_inst|count[12]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.534     ; 133.290    ;
; -132.811 ; counter100000000:counter_inst|count[13]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.534     ; 133.267    ;
; -132.807 ; counter100000000:counter_inst|count[12]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.534     ; 133.263    ;
; -132.786 ; counter100000000:counter_inst|count[13]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.534     ; 133.242    ;
; -132.782 ; counter100000000:counter_inst|count[12]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.534     ; 133.238    ;
; -132.142 ; counter100000000:counter_inst|count[10]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.526     ; 132.606    ;
; -132.057 ; counter100000000:counter_inst|count[10]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.526     ; 132.521    ;
; -132.050 ; counter100000000:counter_inst|count[10]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.526     ; 132.514    ;
; -131.809 ; counter100000000:counter_inst|count[10]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.534     ; 132.265    ;
; -131.802 ; counter100000000:counter_inst|count[10]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.534     ; 132.258    ;
; -131.775 ; counter100000000:counter_inst|count[10]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.534     ; 132.231    ;
; -131.750 ; counter100000000:counter_inst|count[10]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.534     ; 132.206    ;
; -130.015 ; counter100000000:counter_inst|count[9]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 130.472    ;
; -129.930 ; counter100000000:counter_inst|count[9]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 130.387    ;
; -129.923 ; counter100000000:counter_inst|count[9]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 130.380    ;
; -129.682 ; counter100000000:counter_inst|count[9]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.541     ; 130.131    ;
; -129.675 ; counter100000000:counter_inst|count[9]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.541     ; 130.124    ;
; -129.648 ; counter100000000:counter_inst|count[9]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.541     ; 130.097    ;
; -129.623 ; counter100000000:counter_inst|count[9]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.541     ; 130.072    ;
; -128.216 ; counter100000000:counter_inst|count[8]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 128.673    ;
; -128.131 ; counter100000000:counter_inst|count[8]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 128.588    ;
; -128.124 ; counter100000000:counter_inst|count[8]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 128.581    ;
; -127.883 ; counter100000000:counter_inst|count[8]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.541     ; 128.332    ;
; -127.876 ; counter100000000:counter_inst|count[8]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.541     ; 128.325    ;
; -127.849 ; counter100000000:counter_inst|count[8]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.541     ; 128.298    ;
; -127.824 ; counter100000000:counter_inst|count[8]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.541     ; 128.273    ;
; -126.602 ; counter100000000:counter_inst|count[7]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 127.067    ;
; -126.517 ; counter100000000:counter_inst|count[7]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 126.982    ;
; -126.510 ; counter100000000:counter_inst|count[7]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 126.975    ;
; -126.269 ; counter100000000:counter_inst|count[7]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 126.726    ;
; -126.262 ; counter100000000:counter_inst|count[7]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 126.719    ;
; -126.235 ; counter100000000:counter_inst|count[7]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 126.692    ;
; -126.210 ; counter100000000:counter_inst|count[7]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 126.667    ;
; -124.689 ; counter100000000:counter_inst|count[6]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 125.154    ;
; -124.604 ; counter100000000:counter_inst|count[6]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 125.069    ;
; -124.597 ; counter100000000:counter_inst|count[6]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 125.062    ;
; -124.356 ; counter100000000:counter_inst|count[6]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 124.813    ;
; -124.349 ; counter100000000:counter_inst|count[6]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 124.806    ;
; -124.322 ; counter100000000:counter_inst|count[6]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 124.779    ;
; -124.297 ; counter100000000:counter_inst|count[6]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 124.754    ;
; -122.505 ; counter100000000:counter_inst|count[5]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 122.970    ;
; -122.420 ; counter100000000:counter_inst|count[5]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 122.885    ;
; -122.413 ; counter100000000:counter_inst|count[5]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 122.878    ;
; -122.172 ; counter100000000:counter_inst|count[5]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 122.629    ;
; -122.165 ; counter100000000:counter_inst|count[5]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 122.622    ;
; -122.138 ; counter100000000:counter_inst|count[5]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 122.595    ;
; -122.113 ; counter100000000:counter_inst|count[5]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 122.570    ;
; -120.070 ; counter100000000:counter_inst|count[4]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.529     ; 120.531    ;
; -119.985 ; counter100000000:counter_inst|count[4]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.529     ; 120.446    ;
; -119.978 ; counter100000000:counter_inst|count[4]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.529     ; 120.439    ;
; -119.737 ; counter100000000:counter_inst|count[4]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.537     ; 120.190    ;
; -119.730 ; counter100000000:counter_inst|count[4]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.537     ; 120.183    ;
; -119.703 ; counter100000000:counter_inst|count[4]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.537     ; 120.156    ;
; -119.678 ; counter100000000:counter_inst|count[4]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.537     ; 120.131    ;
; -118.720 ; counter100000000:counter_inst|count[3]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 119.185    ;
; -118.635 ; counter100000000:counter_inst|count[3]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 119.100    ;
; -118.628 ; counter100000000:counter_inst|count[3]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 119.093    ;
; -118.387 ; counter100000000:counter_inst|count[3]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 118.844    ;
; -118.380 ; counter100000000:counter_inst|count[3]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 118.837    ;
; -118.353 ; counter100000000:counter_inst|count[3]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 118.810    ;
; -118.328 ; counter100000000:counter_inst|count[3]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 118.785    ;
; -116.863 ; counter100000000:counter_inst|count[2]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 117.328    ;
; -116.778 ; counter100000000:counter_inst|count[2]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 117.243    ;
; -116.771 ; counter100000000:counter_inst|count[2]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 117.236    ;
; -116.530 ; counter100000000:counter_inst|count[2]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 116.987    ;
; -116.523 ; counter100000000:counter_inst|count[2]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 116.980    ;
; -116.496 ; counter100000000:counter_inst|count[2]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 116.953    ;
; -116.471 ; counter100000000:counter_inst|count[2]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 116.928    ;
; -114.871 ; counter100000000:counter_inst|count[1]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 115.336    ;
; -114.786 ; counter100000000:counter_inst|count[1]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 115.251    ;
; -114.779 ; counter100000000:counter_inst|count[1]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 115.244    ;
; -114.538 ; counter100000000:counter_inst|count[1]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 114.995    ;
; -114.531 ; counter100000000:counter_inst|count[1]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 114.988    ;
; -114.504 ; counter100000000:counter_inst|count[1]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 114.961    ;
; -114.479 ; counter100000000:counter_inst|count[1]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 114.936    ;
; -3.138   ; counter100000000:counter_inst|count[0]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 3.603      ;
; -3.095   ; counter100000000:counter_inst|count[0]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 3.552      ;
; -3.024   ; counter100000000:counter_inst|count[0]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 3.481      ;
; -3.011   ; counter100000000:counter_inst|count[0]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 3.476      ;
; -2.979   ; counter100000000:counter_inst|count[0]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 3.436      ;
; -2.963   ; counter100000000:counter_inst|count[0]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.525     ; 3.428      ;
; -2.881   ; counter100000000:counter_inst|count[0]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.533     ; 3.338      ;
; -2.047   ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_div_reg ; clock                                  ; clock       ; 1.000        ; -0.062     ; 2.985      ;
; -2.045   ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_div_reg ; clock                                  ; clock       ; 1.000        ; -0.062     ; 2.983      ;
+----------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clock_divider:clk_div_inst|clk_div_reg'                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.219 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.057     ; 3.162      ;
; -2.213 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.061     ; 3.152      ;
; -2.125 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.057     ; 3.068      ;
; -2.110 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.067     ; 3.043      ;
; -2.109 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.056     ; 3.053      ;
; -2.103 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.060     ; 3.043      ;
; -2.097 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.060     ; 3.037      ;
; -2.067 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.056     ; 3.011      ;
; -2.039 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.975      ;
; -2.033 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.068     ; 2.965      ;
; -2.015 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.056     ; 2.959      ;
; -1.996 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.071     ; 2.925      ;
; -1.996 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.060     ; 2.936      ;
; -1.994 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.931      ;
; -1.981 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.056     ; 2.925      ;
; -1.951 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.887      ;
; -1.949 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.885      ;
; -1.949 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.071     ; 2.878      ;
; -1.945 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.881      ;
; -1.938 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.056     ; 2.882      ;
; -1.901 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.067     ; 2.834      ;
; -1.897 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.834      ;
; -1.887 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.824      ;
; -1.884 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.056     ; 2.828      ;
; -1.881 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.056     ; 2.825      ;
; -1.878 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.056     ; 2.822      ;
; -1.874 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.056     ; 2.818      ;
; -1.871 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.807      ;
; -1.865 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.068     ; 2.797      ;
; -1.841 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.778      ;
; -1.839 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.056     ; 2.783      ;
; -1.839 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.776      ;
; -1.817 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.056     ; 2.761      ;
; -1.815 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.752      ;
; -1.795 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.731      ;
; -1.777 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.713      ;
; -1.776 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.713      ;
; -1.771 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.071     ; 2.700      ;
; -1.769 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.071     ; 2.698      ;
; -1.763 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.056     ; 2.707      ;
; -1.760 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.071     ; 2.689      ;
; -1.730 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.060     ; 2.670      ;
; -1.724 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.056     ; 2.668      ;
; -1.721 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.056     ; 2.665      ;
; -1.689 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.056     ; 2.633      ;
; -1.671 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.067     ; 2.604      ;
; -1.670 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.607      ;
; -1.666 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.060     ; 2.606      ;
; -1.641 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.578      ;
; -1.601 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.071     ; 2.530      ;
; -1.593 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.530      ;
; -1.573 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.060     ; 2.513      ;
; -1.572 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.056     ; 2.516      ;
; -1.571 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.508      ;
; -1.555 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.492      ;
; -1.550 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.487      ;
; -1.520 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.060     ; 2.460      ;
; -1.516 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.452      ;
; -1.464 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.401      ;
; -1.458 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.395      ;
; -1.455 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.392      ;
; -1.448 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.385      ;
; -1.438 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.060     ; 2.378      ;
; -1.421 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.060     ; 2.361      ;
; -1.416 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.060     ; 2.356      ;
; -1.376 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.313      ;
; -1.372 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.068     ; 2.304      ;
; -1.360 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.057     ; 2.303      ;
; -1.354 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.061     ; 2.293      ;
; -1.353 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.290      ;
; -1.338 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.275      ;
; -1.337 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.274      ;
; -1.297 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.068     ; 2.229      ;
; -1.266 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.057     ; 2.209      ;
; -1.248 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.176      ;
; -1.247 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.184      ;
; -1.246 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.182      ;
; -1.231 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.168      ;
; -1.231 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.159      ;
; -1.178 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.114      ;
; -1.156 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 2.084      ;
; -1.154 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.063     ; 2.091      ;
; -1.149 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.085      ;
; -1.139 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.075      ;
; -1.092 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.028      ;
; -1.090 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.026      ;
; -1.081 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.068     ; 2.013      ;
; -1.067 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 2.003      ;
; -1.045 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.981      ;
; -1.037 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.973      ;
; -1.028 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.964      ;
; -0.999 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.072     ; 1.927      ;
; -0.997 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.933      ;
; -0.979 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.056     ; 1.923      ;
; -0.973 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.068     ; 1.905      ;
; -0.973 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.060     ; 1.913      ;
; -0.946 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.882      ;
; -0.940 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.068     ; 1.872      ;
; -0.922 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.858      ;
; -0.890 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.064     ; 1.826      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clock'                                                                                                                                                          ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.327 ; selector_counter[1]                       ; selector_counter[1]                       ; clock                                  ; clock       ; 0.000        ; 0.079      ; 0.574      ;
; 0.341 ; selector_counter[0]                       ; selector_counter[0]                       ; clock                                  ; clock       ; 0.000        ; 0.079      ; 0.588      ;
; 0.537 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 0.768      ;
; 0.539 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 0.770      ;
; 0.571 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 0.802      ;
; 0.573 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 0.804      ;
; 0.573 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 0.804      ;
; 0.581 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 0.812      ;
; 0.584 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 0.815      ;
; 0.585 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 0.816      ;
; 0.592 ; selector_counter[0]                       ; selector_counter[1]                       ; clock                                  ; clock       ; 0.000        ; 0.079      ; 0.839      ;
; 0.610 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 0.841      ;
; 0.661 ; selector_counter[0]                       ; signal_out[5]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.079      ; 0.908      ;
; 0.665 ; selector_counter[1]                       ; signal_out[1]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.079      ; 0.912      ;
; 0.666 ; selector_counter[0]                       ; signal_out[7]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.079      ; 0.913      ;
; 0.667 ; selector_counter[1]                       ; signal_out[6]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.079      ; 0.914      ;
; 0.772 ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 0.000        ; 2.333      ; 3.511      ;
; 0.812 ; selector_counter[1]                       ; signal_out[2]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.102      ; 1.082      ;
; 0.815 ; selector_counter[1]                       ; signal_out[4]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.102      ; 1.085      ;
; 0.825 ; selector_counter[0]                       ; signal_out[3]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.102      ; 1.095      ;
; 0.857 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.088      ;
; 0.857 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.088      ;
; 0.861 ; selector_counter[1]                       ; signal_out[5]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.079      ; 1.108      ;
; 0.862 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.093      ;
; 0.864 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.095      ;
; 0.867 ; selector_counter[1]                       ; signal_out[3]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.102      ; 1.137      ;
; 0.871 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.102      ;
; 0.875 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.106      ;
; 0.896 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.127      ;
; 0.899 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.130      ;
; 0.925 ; selector_counter[1]                       ; signal_out[7]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.079      ; 1.172      ;
; 0.948 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.179      ;
; 0.953 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.184      ;
; 0.961 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.192      ;
; 0.962 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.193      ;
; 0.964 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.195      ;
; 0.966 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.197      ;
; 0.968 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.199      ;
; 0.972 ; selector_counter[0]                       ; signal_out[6]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.079      ; 1.219      ;
; 0.975 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.206      ;
; 0.975 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.206      ;
; 0.985 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.216      ;
; 0.994 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.225      ;
; 1.010 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.241      ;
; 1.015 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.246      ;
; 1.025 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.256      ;
; 1.026 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.257      ;
; 1.041 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.272      ;
; 1.051 ; selector_counter[0]                       ; signal_out[1]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.079      ; 1.298      ;
; 1.057 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.288      ;
; 1.066 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.297      ;
; 1.071 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.302      ;
; 1.072 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.303      ;
; 1.079 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.310      ;
; 1.082 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.313      ;
; 1.086 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.317      ;
; 1.091 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.322      ;
; 1.103 ; selector_counter[0]                       ; signal_out[2]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.102      ; 1.373      ;
; 1.104 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.335      ;
; 1.126 ; selector_counter[0]                       ; signal_out[4]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.102      ; 1.396      ;
; 1.135 ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; -0.500       ; 2.333      ; 3.374      ;
; 1.145 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.376      ;
; 1.145 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.376      ;
; 1.151 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.382      ;
; 1.154 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.385      ;
; 1.154 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.385      ;
; 1.163 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.394      ;
; 1.175 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.406      ;
; 1.187 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.418      ;
; 1.190 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.421      ;
; 1.195 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.426      ;
; 1.210 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.441      ;
; 1.212 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.443      ;
; 1.214 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.445      ;
; 1.215 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.446      ;
; 1.222 ; selector_counter[1]                       ; selector[1]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.303     ; 1.087      ;
; 1.222 ; selector_counter[1]                       ; selector[0]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.303     ; 1.087      ;
; 1.222 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.453      ;
; 1.223 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.454      ;
; 1.237 ; selector_counter[1]                       ; selector[3]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.303     ; 1.102      ;
; 1.239 ; selector_counter[1]                       ; selector[2]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.303     ; 1.104      ;
; 1.244 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.475      ;
; 1.245 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.476      ;
; 1.272 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.503      ;
; 1.274 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.505      ;
; 1.277 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.508      ;
; 1.284 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.515      ;
; 1.297 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.528      ;
; 1.305 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.536      ;
; 1.306 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.537      ;
; 1.322 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.553      ;
; 1.334 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.565      ;
; 1.334 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.565      ;
; 1.365 ; selector_counter[0]                       ; selector[3]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.303     ; 1.230      ;
; 1.370 ; selector_counter[0]                       ; selector[1]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.303     ; 1.235      ;
; 1.378 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.063      ; 1.609      ;
; 1.385 ; selector_counter[0]                       ; selector[0]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.303     ; 1.250      ;
; 1.388 ; selector_counter[0]                       ; selector[2]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.303     ; 1.253      ;
; 2.037 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_div_reg    ; clock                                  ; clock       ; 0.000        ; 0.064      ; 2.269      ;
; 2.060 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_div_reg    ; clock                                  ; clock       ; 0.000        ; 0.064      ; 2.292      ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clock_divider:clk_div_inst|clk_div_reg'                                                                                                                                                ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.582 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.814      ;
; 0.608 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.840      ;
; 0.610 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.842      ;
; 0.611 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[1]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.843      ;
; 0.612 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.844      ;
; 0.612 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.844      ;
; 0.612 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.844      ;
; 0.612 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[0]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.844      ;
; 0.614 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 0.846      ;
; 0.870 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[1]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.102      ;
; 0.883 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.115      ;
; 0.884 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.116      ;
; 0.885 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.117      ;
; 0.889 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.121      ;
; 0.890 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.122      ;
; 0.974 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.206      ;
; 0.975 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.207      ;
; 0.979 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.211      ;
; 0.980 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.212      ;
; 0.987 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.219      ;
; 0.994 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.226      ;
; 0.994 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.226      ;
; 1.001 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.233      ;
; 1.038 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.063      ; 1.269      ;
; 1.045 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.063      ; 1.276      ;
; 1.058 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.063      ; 1.289      ;
; 1.078 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.310      ;
; 1.083 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.315      ;
; 1.084 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.316      ;
; 1.084 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.316      ;
; 1.091 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.323      ;
; 1.092 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.324      ;
; 1.097 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.329      ;
; 1.098 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.330      ;
; 1.159 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.063      ; 1.390      ;
; 1.174 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.406      ;
; 1.175 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.408      ;
; 1.175 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.408      ;
; 1.176 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.408      ;
; 1.181 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.413      ;
; 1.182 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.414      ;
; 1.183 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.415      ;
; 1.187 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.419      ;
; 1.202 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.434      ;
; 1.212 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.444      ;
; 1.216 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.448      ;
; 1.263 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.496      ;
; 1.265 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.498      ;
; 1.278 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.511      ;
; 1.279 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.512      ;
; 1.292 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.524      ;
; 1.298 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.060      ; 1.526      ;
; 1.299 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.531      ;
; 1.301 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.533      ;
; 1.316 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.549      ;
; 1.317 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.550      ;
; 1.334 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.071      ; 1.573      ;
; 1.338 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.060      ; 1.566      ;
; 1.339 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.572      ;
; 1.340 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.573      ;
; 1.390 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.622      ;
; 1.393 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.626      ;
; 1.395 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.627      ;
; 1.397 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.056      ; 1.621      ;
; 1.398 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.067      ; 1.633      ;
; 1.402 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.060      ; 1.630      ;
; 1.403 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.071      ; 1.642      ;
; 1.410 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.642      ;
; 1.417 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.649      ;
; 1.423 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.072      ; 1.663      ;
; 1.426 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.659      ;
; 1.427 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.660      ;
; 1.439 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.056      ; 1.663      ;
; 1.446 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.679      ;
; 1.487 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.068      ; 1.723      ;
; 1.492 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.072      ; 1.732      ;
; 1.508 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.740      ;
; 1.513 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.745      ;
; 1.534 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.767      ;
; 1.534 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.767      ;
; 1.550 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.782      ;
; 1.558 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.790      ;
; 1.576 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.809      ;
; 1.582 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.056      ; 1.806      ;
; 1.595 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.827      ;
; 1.596 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.068      ; 1.832      ;
; 1.603 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.068      ; 1.839      ;
; 1.610 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.060      ; 1.838      ;
; 1.621 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.056      ; 1.845      ;
; 1.638 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.061      ; 1.867      ;
; 1.639 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.061      ; 1.868      ;
; 1.671 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.072      ; 1.911      ;
; 1.682 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.065      ; 1.915      ;
; 1.685 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.072      ; 1.925      ;
; 1.694 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.068      ; 1.930      ;
; 1.699 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.068      ; 1.935      ;
; 1.726 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.958      ;
; 1.754 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.060      ; 1.982      ;
; 1.755 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.071      ; 1.994      ;
; 1.762 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.064      ; 1.994      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                             ;
+----------------------------------------+---------+---------------+
; Clock                                  ; Slack   ; End Point TNS ;
+----------------------------------------+---------+---------------+
; clock                                  ; -70.133 ; -491.099      ;
; clock_divider:clk_div_inst|clk_div_reg ; -0.744  ; -4.690        ;
+----------------------------------------+---------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                            ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; clock                                  ; 0.171 ; 0.000         ;
; clock_divider:clk_div_inst|clk_div_reg ; 0.279 ; 0.000         ;
+----------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary              ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; clock                                  ; -3.000 ; -27.349       ;
; clock_divider:clk_div_inst|clk_div_reg ; -1.000 ; -15.000       ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clock'                                                                                                                                                        ;
+---------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -70.133 ; counter100000000:counter_inst|count[11]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 70.804     ;
; -70.075 ; counter100000000:counter_inst|count[11]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 70.746     ;
; -70.070 ; counter100000000:counter_inst|count[11]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 70.741     ;
; -69.996 ; counter100000000:counter_inst|count[12]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.308     ; 70.666     ;
; -69.985 ; counter100000000:counter_inst|count[11]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 70.650     ;
; -69.980 ; counter100000000:counter_inst|count[11]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 70.645     ;
; -69.980 ; counter100000000:counter_inst|count[11]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 70.645     ;
; -69.980 ; counter100000000:counter_inst|count[13]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.308     ; 70.650     ;
; -69.972 ; counter100000000:counter_inst|count[11]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 70.637     ;
; -69.938 ; counter100000000:counter_inst|count[12]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.308     ; 70.608     ;
; -69.933 ; counter100000000:counter_inst|count[12]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.308     ; 70.603     ;
; -69.922 ; counter100000000:counter_inst|count[13]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.308     ; 70.592     ;
; -69.917 ; counter100000000:counter_inst|count[13]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.308     ; 70.587     ;
; -69.848 ; counter100000000:counter_inst|count[12]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.314     ; 70.512     ;
; -69.843 ; counter100000000:counter_inst|count[12]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.314     ; 70.507     ;
; -69.843 ; counter100000000:counter_inst|count[12]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.314     ; 70.507     ;
; -69.835 ; counter100000000:counter_inst|count[12]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.314     ; 70.499     ;
; -69.832 ; counter100000000:counter_inst|count[13]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.314     ; 70.496     ;
; -69.827 ; counter100000000:counter_inst|count[13]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.314     ; 70.491     ;
; -69.827 ; counter100000000:counter_inst|count[13]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.314     ; 70.491     ;
; -69.819 ; counter100000000:counter_inst|count[13]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.314     ; 70.483     ;
; -69.443 ; counter100000000:counter_inst|count[10]   ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.308     ; 70.113     ;
; -69.385 ; counter100000000:counter_inst|count[10]   ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.308     ; 70.055     ;
; -69.380 ; counter100000000:counter_inst|count[10]   ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.308     ; 70.050     ;
; -69.295 ; counter100000000:counter_inst|count[10]   ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.314     ; 69.959     ;
; -69.290 ; counter100000000:counter_inst|count[10]   ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.314     ; 69.954     ;
; -69.290 ; counter100000000:counter_inst|count[10]   ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.314     ; 69.954     ;
; -69.282 ; counter100000000:counter_inst|count[10]   ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.314     ; 69.946     ;
; -68.329 ; counter100000000:counter_inst|count[9]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.315     ; 68.992     ;
; -68.271 ; counter100000000:counter_inst|count[9]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.315     ; 68.934     ;
; -68.266 ; counter100000000:counter_inst|count[9]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.315     ; 68.929     ;
; -68.181 ; counter100000000:counter_inst|count[9]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.321     ; 68.838     ;
; -68.176 ; counter100000000:counter_inst|count[9]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.321     ; 68.833     ;
; -68.176 ; counter100000000:counter_inst|count[9]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.321     ; 68.833     ;
; -68.168 ; counter100000000:counter_inst|count[9]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.321     ; 68.825     ;
; -67.397 ; counter100000000:counter_inst|count[8]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.315     ; 68.060     ;
; -67.339 ; counter100000000:counter_inst|count[8]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.315     ; 68.002     ;
; -67.334 ; counter100000000:counter_inst|count[8]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.315     ; 67.997     ;
; -67.249 ; counter100000000:counter_inst|count[8]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.321     ; 67.906     ;
; -67.244 ; counter100000000:counter_inst|count[8]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.321     ; 67.901     ;
; -67.244 ; counter100000000:counter_inst|count[8]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.321     ; 67.901     ;
; -67.236 ; counter100000000:counter_inst|count[8]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.321     ; 67.893     ;
; -66.528 ; counter100000000:counter_inst|count[7]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 67.199     ;
; -66.470 ; counter100000000:counter_inst|count[7]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 67.141     ;
; -66.465 ; counter100000000:counter_inst|count[7]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 67.136     ;
; -66.380 ; counter100000000:counter_inst|count[7]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 67.045     ;
; -66.375 ; counter100000000:counter_inst|count[7]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 67.040     ;
; -66.375 ; counter100000000:counter_inst|count[7]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 67.040     ;
; -66.367 ; counter100000000:counter_inst|count[7]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 67.032     ;
; -65.542 ; counter100000000:counter_inst|count[6]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 66.213     ;
; -65.484 ; counter100000000:counter_inst|count[6]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 66.155     ;
; -65.479 ; counter100000000:counter_inst|count[6]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 66.150     ;
; -65.394 ; counter100000000:counter_inst|count[6]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 66.059     ;
; -65.389 ; counter100000000:counter_inst|count[6]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 66.054     ;
; -65.389 ; counter100000000:counter_inst|count[6]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 66.054     ;
; -65.381 ; counter100000000:counter_inst|count[6]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 66.046     ;
; -64.440 ; counter100000000:counter_inst|count[5]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 65.111     ;
; -64.382 ; counter100000000:counter_inst|count[5]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 65.053     ;
; -64.377 ; counter100000000:counter_inst|count[5]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 65.048     ;
; -64.292 ; counter100000000:counter_inst|count[5]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 64.957     ;
; -64.287 ; counter100000000:counter_inst|count[5]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 64.952     ;
; -64.287 ; counter100000000:counter_inst|count[5]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 64.952     ;
; -64.279 ; counter100000000:counter_inst|count[5]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 64.944     ;
; -63.132 ; counter100000000:counter_inst|count[4]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.310     ; 63.800     ;
; -63.074 ; counter100000000:counter_inst|count[4]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.310     ; 63.742     ;
; -63.069 ; counter100000000:counter_inst|count[4]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.310     ; 63.737     ;
; -62.984 ; counter100000000:counter_inst|count[4]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.316     ; 63.646     ;
; -62.979 ; counter100000000:counter_inst|count[4]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.316     ; 63.641     ;
; -62.979 ; counter100000000:counter_inst|count[4]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.316     ; 63.641     ;
; -62.971 ; counter100000000:counter_inst|count[4]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.316     ; 63.633     ;
; -62.461 ; counter100000000:counter_inst|count[3]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 63.132     ;
; -62.403 ; counter100000000:counter_inst|count[3]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 63.074     ;
; -62.398 ; counter100000000:counter_inst|count[3]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 63.069     ;
; -62.313 ; counter100000000:counter_inst|count[3]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 62.978     ;
; -62.308 ; counter100000000:counter_inst|count[3]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 62.973     ;
; -62.308 ; counter100000000:counter_inst|count[3]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 62.973     ;
; -62.300 ; counter100000000:counter_inst|count[3]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 62.965     ;
; -61.473 ; counter100000000:counter_inst|count[2]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 62.144     ;
; -61.415 ; counter100000000:counter_inst|count[2]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 62.086     ;
; -61.410 ; counter100000000:counter_inst|count[2]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 62.081     ;
; -61.325 ; counter100000000:counter_inst|count[2]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 61.990     ;
; -61.320 ; counter100000000:counter_inst|count[2]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 61.985     ;
; -61.320 ; counter100000000:counter_inst|count[2]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 61.985     ;
; -61.312 ; counter100000000:counter_inst|count[2]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 61.977     ;
; -60.454 ; counter100000000:counter_inst|count[1]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 61.125     ;
; -60.396 ; counter100000000:counter_inst|count[1]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 61.067     ;
; -60.391 ; counter100000000:counter_inst|count[1]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 61.062     ;
; -60.306 ; counter100000000:counter_inst|count[1]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 60.971     ;
; -60.301 ; counter100000000:counter_inst|count[1]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 60.966     ;
; -60.301 ; counter100000000:counter_inst|count[1]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 60.966     ;
; -60.293 ; counter100000000:counter_inst|count[1]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 60.958     ;
; -1.263  ; counter100000000:counter_inst|count[0]    ; signal_out[2]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 1.934      ;
; -1.228  ; counter100000000:counter_inst|count[0]    ; signal_out[7]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 1.893      ;
; -1.202  ; counter100000000:counter_inst|count[0]    ; signal_out[1]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 1.867      ;
; -1.187  ; counter100000000:counter_inst|count[0]    ; signal_out[3]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 1.858      ;
; -1.155  ; counter100000000:counter_inst|count[0]    ; signal_out[6]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 1.820      ;
; -1.143  ; counter100000000:counter_inst|count[0]    ; signal_out[5]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.313     ; 1.808      ;
; -1.142  ; counter100000000:counter_inst|count[0]    ; signal_out[4]~reg0                     ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 1.000        ; -0.307     ; 1.813      ;
; -0.583  ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_div_reg ; clock                                  ; clock       ; 1.000        ; -0.035     ; 1.536      ;
; -0.582  ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_div_reg ; clock                                  ; clock       ; 1.000        ; -0.035     ; 1.535      ;
+---------+-------------------------------------------+----------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clock_divider:clk_div_inst|clk_div_reg'                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.744 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.029     ; 1.703      ;
; -0.741 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.033     ; 1.696      ;
; -0.715 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.029     ; 1.674      ;
; -0.704 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.031     ; 1.661      ;
; -0.670 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.038     ; 1.620      ;
; -0.653 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.605      ;
; -0.650 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.040     ; 1.598      ;
; -0.640 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.028     ; 1.600      ;
; -0.625 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.028     ; 1.585      ;
; -0.624 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.576      ;
; -0.615 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.028     ; 1.575      ;
; -0.612 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.032     ; 1.568      ;
; -0.608 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.043     ; 1.553      ;
; -0.591 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.543      ;
; -0.591 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.544      ;
; -0.589 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.541      ;
; -0.586 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.028     ; 1.546      ;
; -0.584 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.043     ; 1.529      ;
; -0.572 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.524      ;
; -0.569 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.040     ; 1.517      ;
; -0.569 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.028     ; 1.529      ;
; -0.561 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.028     ; 1.521      ;
; -0.556 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.031     ; 1.513      ;
; -0.555 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.028     ; 1.515      ;
; -0.543 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.495      ;
; -0.541 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.028     ; 1.501      ;
; -0.535 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.488      ;
; -0.527 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.480      ;
; -0.504 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.028     ; 1.464      ;
; -0.500 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.043     ; 1.445      ;
; -0.498 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.038     ; 1.448      ;
; -0.498 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.043     ; 1.443      ;
; -0.495 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.028     ; 1.455      ;
; -0.493 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.028     ; 1.453      ;
; -0.490 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.028     ; 1.450      ;
; -0.482 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.435      ;
; -0.476 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.028     ; 1.436      ;
; -0.475 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.428      ;
; -0.466 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.419      ;
; -0.464 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.417      ;
; -0.461 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.414      ;
; -0.444 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.038     ; 1.394      ;
; -0.420 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.032     ; 1.376      ;
; -0.419 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.043     ; 1.364      ;
; -0.418 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.371      ;
; -0.417 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.043     ; 1.362      ;
; -0.410 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.028     ; 1.370      ;
; -0.410 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.032     ; 1.366      ;
; -0.407 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.028     ; 1.367      ;
; -0.399 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.352      ;
; -0.391 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.344      ;
; -0.365 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.318      ;
; -0.355 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.308      ;
; -0.354 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.307      ;
; -0.346 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.028     ; 1.306      ;
; -0.344 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.032     ; 1.300      ;
; -0.337 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.290      ;
; -0.327 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.032     ; 1.283      ;
; -0.321 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.032     ; 1.277      ;
; -0.317 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.039     ; 1.266      ;
; -0.309 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.262      ;
; -0.307 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.259      ;
; -0.301 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.254      ;
; -0.288 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.241      ;
; -0.284 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.032     ; 1.240      ;
; -0.271 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.224      ;
; -0.256 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.209      ;
; -0.255 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.044     ; 1.199      ;
; -0.240 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.032     ; 1.196      ;
; -0.238 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.190      ;
; -0.237 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.029     ; 1.196      ;
; -0.235 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.188      ;
; -0.234 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.033     ; 1.189      ;
; -0.231 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.044     ; 1.175      ;
; -0.226 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.179      ;
; -0.210 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.163      ;
; -0.208 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.029     ; 1.167      ;
; -0.194 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.039     ; 1.143      ;
; -0.182 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.134      ;
; -0.174 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.126      ;
; -0.173 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.126      ;
; -0.131 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.044     ; 1.075      ;
; -0.129 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.035     ; 1.082      ;
; -0.129 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.081      ;
; -0.114 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.066      ;
; -0.108 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.060      ;
; -0.107 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.044     ; 1.051      ;
; -0.091 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.043      ;
; -0.087 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.039      ;
; -0.087 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.039      ;
; -0.084 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.036      ;
; -0.082 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.034      ;
; -0.066 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.039     ; 1.015      ;
; -0.061 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.039     ; 1.010      ;
; -0.050 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 1.002      ;
; -0.046 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 0.998      ;
; -0.033 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.036     ; 0.985      ;
; -0.023 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.028     ; 0.983      ;
; -0.022 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.032     ; 0.978      ;
; -0.002 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 1.000        ; -0.039     ; 0.951      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clock'                                                                                                                                                          ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.171 ; selector_counter[1]                       ; selector_counter[1]                       ; clock                                  ; clock       ; 0.000        ; 0.043      ; 0.296      ;
; 0.175 ; selector_counter[0]                       ; selector_counter[0]                       ; clock                                  ; clock       ; 0.000        ; 0.043      ; 0.300      ;
; 0.256 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.374      ;
; 0.258 ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; 0.000        ; 1.286      ; 1.759      ;
; 0.259 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.377      ;
; 0.271 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.389      ;
; 0.272 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.390      ;
; 0.280 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.398      ;
; 0.281 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.399      ;
; 0.291 ; selector_counter[0]                       ; selector_counter[1]                       ; clock                                  ; clock       ; 0.000        ; 0.043      ; 0.416      ;
; 0.295 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.413      ;
; 0.323 ; selector_counter[0]                       ; signal_out[7]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.043      ; 0.448      ;
; 0.325 ; selector_counter[0]                       ; signal_out[5]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.043      ; 0.450      ;
; 0.325 ; selector_counter[1]                       ; signal_out[1]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.043      ; 0.450      ;
; 0.327 ; selector_counter[1]                       ; signal_out[6]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.043      ; 0.452      ;
; 0.393 ; selector_counter[0]                       ; signal_out[3]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.060      ; 0.535      ;
; 0.393 ; selector_counter[1]                       ; signal_out[2]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.060      ; 0.535      ;
; 0.396 ; selector_counter[1]                       ; signal_out[4]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.060      ; 0.538      ;
; 0.424 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.542      ;
; 0.425 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.543      ;
; 0.426 ; selector_counter[1]                       ; signal_out[5]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.043      ; 0.551      ;
; 0.428 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.546      ;
; 0.429 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.547      ;
; 0.434 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.552      ;
; 0.436 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.554      ;
; 0.436 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.554      ;
; 0.438 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.556      ;
; 0.440 ; selector_counter[1]                       ; signal_out[3]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.060      ; 0.582      ;
; 0.463 ; selector_counter[1]                       ; signal_out[7]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.043      ; 0.588      ;
; 0.480 ; selector_counter[0]                       ; signal_out[6]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.043      ; 0.605      ;
; 0.482 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.600      ;
; 0.484 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.602      ;
; 0.484 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.602      ;
; 0.484 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.602      ;
; 0.485 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.603      ;
; 0.493 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.611      ;
; 0.494 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.612      ;
; 0.496 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.614      ;
; 0.497 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[3] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.615      ;
; 0.498 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.616      ;
; 0.498 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.616      ;
; 0.504 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.622      ;
; 0.515 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.633      ;
; 0.519 ; selector_counter[0]                       ; signal_out[1]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.043      ; 0.644      ;
; 0.522 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.640      ;
; 0.523 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.641      ;
; 0.534 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.652      ;
; 0.543 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.661      ;
; 0.543 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.661      ;
; 0.544 ; selector_counter[0]                       ; signal_out[4]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.060      ; 0.686      ;
; 0.544 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.662      ;
; 0.544 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.662      ;
; 0.544 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.662      ;
; 0.546 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.664      ;
; 0.552 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.670      ;
; 0.553 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.671      ;
; 0.553 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.671      ;
; 0.554 ; selector_counter[0]                       ; signal_out[2]~reg0                        ; clock                                  ; clock       ; 0.000        ; 0.060      ; 0.696      ;
; 0.556 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.674      ;
; 0.557 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[5] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.675      ;
; 0.559 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[6] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.677      ;
; 0.560 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.678      ;
; 0.560 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.678      ;
; 0.560 ; clock_divider:clk_div_inst|clk_counter[7] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.678      ;
; 0.585 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.703      ;
; 0.586 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.704      ;
; 0.595 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.713      ;
; 0.599 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.717      ;
; 0.606 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.724      ;
; 0.606 ; clock_divider:clk_div_inst|clk_counter[1] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.724      ;
; 0.608 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.726      ;
; 0.613 ; selector_counter[1]                       ; selector[1]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.145     ; 0.550      ;
; 0.613 ; selector_counter[1]                       ; selector[0]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.145     ; 0.550      ;
; 0.616 ; selector_counter[1]                       ; selector[3]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.145     ; 0.553      ;
; 0.618 ; selector_counter[1]                       ; selector[2]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.145     ; 0.555      ;
; 0.619 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[8] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.737      ;
; 0.622 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.740      ;
; 0.623 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.741      ;
; 0.625 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.743      ;
; 0.628 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.746      ;
; 0.629 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.747      ;
; 0.632 ; clock_divider:clk_div_inst|clk_counter[4] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.750      ;
; 0.637 ; clock_divider:clk_div_inst|clk_counter[2] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.755      ;
; 0.641 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[1] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.759      ;
; 0.664 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.782      ;
; 0.676 ; selector_counter[0]                       ; selector[3]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.145     ; 0.613      ;
; 0.678 ; selector_counter[0]                       ; selector[1]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.145     ; 0.615      ;
; 0.678 ; selector_counter[0]                       ; selector[0]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.145     ; 0.615      ;
; 0.680 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[0] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.798      ;
; 0.681 ; selector_counter[0]                       ; selector[2]~reg0                          ; clock                                  ; clock       ; 0.000        ; -0.145     ; 0.618      ;
; 0.681 ; clock_divider:clk_div_inst|clk_counter[5] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.799      ;
; 0.689 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.807      ;
; 0.700 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[4] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.818      ;
; 0.701 ; clock_divider:clk_div_inst|clk_counter[0] ; clock_divider:clk_div_inst|clk_counter[7] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.819      ;
; 0.705 ; clock_divider:clk_div_inst|clk_counter[3] ; clock_divider:clk_div_inst|clk_counter[2] ; clock                                  ; clock       ; 0.000        ; 0.036      ; 0.823      ;
; 0.907 ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg    ; clock_divider:clk_div_inst|clk_div_reg ; clock       ; -0.500       ; 1.286      ; 1.908      ;
; 1.014 ; clock_divider:clk_div_inst|clk_counter[8] ; clock_divider:clk_div_inst|clk_div_reg    ; clock                                  ; clock       ; 0.000        ; 0.037      ; 1.133      ;
; 1.079 ; clock_divider:clk_div_inst|clk_counter[6] ; clock_divider:clk_div_inst|clk_div_reg    ; clock                                  ; clock       ; 0.000        ; 0.037      ; 1.198      ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clock_divider:clk_div_inst|clk_div_reg'                                                                                                                                                ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.279 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.397      ;
; 0.296 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.414      ;
; 0.296 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[1]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.414      ;
; 0.297 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[0]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.415      ;
; 0.439 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[1]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.557      ;
; 0.440 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.558      ;
; 0.440 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.558      ;
; 0.441 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[2]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.559      ;
; 0.449 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.567      ;
; 0.450 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.568      ;
; 0.498 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.616      ;
; 0.498 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.616      ;
; 0.499 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.617      ;
; 0.499 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[3]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.617      ;
; 0.501 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.619      ;
; 0.501 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.619      ;
; 0.508 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.625      ;
; 0.509 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.627      ;
; 0.511 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.629      ;
; 0.520 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.637      ;
; 0.523 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.640      ;
; 0.558 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.676      ;
; 0.559 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.677      ;
; 0.559 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.677      ;
; 0.559 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.677      ;
; 0.560 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.678      ;
; 0.561 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.679      ;
; 0.569 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.688      ;
; 0.569 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.688      ;
; 0.569 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.687      ;
; 0.570 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.688      ;
; 0.575 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.693      ;
; 0.582 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.699      ;
; 0.591 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.709      ;
; 0.597 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.715      ;
; 0.599 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.717      ;
; 0.618 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.736      ;
; 0.618 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.736      ;
; 0.619 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.737      ;
; 0.621 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.739      ;
; 0.631 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.750      ;
; 0.631 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.750      ;
; 0.632 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.750      ;
; 0.644 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.763      ;
; 0.646 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.765      ;
; 0.648 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.767      ;
; 0.648 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.767      ;
; 0.648 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.767      ;
; 0.650 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.769      ;
; 0.666 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[5]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.032      ; 0.780      ;
; 0.668 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[6]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.032      ; 0.782      ;
; 0.679 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.797      ;
; 0.680 ; counter100000000:counter_inst|count[5]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.798      ;
; 0.689 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.807      ;
; 0.710 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.829      ;
; 0.713 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.043      ; 0.838      ;
; 0.724 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.843      ;
; 0.726 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[7]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.032      ; 0.840      ;
; 0.728 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.847      ;
; 0.730 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.849      ;
; 0.738 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.856      ;
; 0.739 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.028      ; 0.849      ;
; 0.739 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.857      ;
; 0.741 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.859      ;
; 0.744 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.038      ; 0.864      ;
; 0.746 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.043      ; 0.871      ;
; 0.746 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.865      ;
; 0.746 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.865      ;
; 0.751 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.869      ;
; 0.753 ; counter100000000:counter_inst|count[12] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.871      ;
; 0.755 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.028      ; 0.865      ;
; 0.769 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.044      ; 0.895      ;
; 0.791 ; counter100000000:counter_inst|count[10] ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.909      ;
; 0.795 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.039      ; 0.916      ;
; 0.797 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.915      ;
; 0.797 ; counter100000000:counter_inst|count[14] ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.044      ; 0.923      ;
; 0.800 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.918      ;
; 0.801 ; counter100000000:counter_inst|count[9]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.028      ; 0.911      ;
; 0.801 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.036      ; 0.919      ;
; 0.807 ; counter100000000:counter_inst|count[3]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.039      ; 0.928      ;
; 0.808 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.927      ;
; 0.817 ; counter100000000:counter_inst|count[8]  ; counter100000000:counter_inst|count[14] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.028      ; 0.927      ;
; 0.817 ; counter100000000:counter_inst|count[2]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.039      ; 0.938      ;
; 0.825 ; counter100000000:counter_inst|count[11] ; counter100000000:counter_inst|count[12] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.037      ; 0.944      ;
; 0.846 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[11] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.032      ; 0.960      ;
; 0.852 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[13] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.033      ; 0.967      ;
; 0.854 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[10] ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.033      ; 0.969      ;
; 0.865 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.044      ; 0.991      ;
; 0.866 ; counter100000000:counter_inst|count[1]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.039      ; 0.987      ;
; 0.867 ; counter100000000:counter_inst|count[0]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.039      ; 0.988      ;
; 0.876 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[9]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.044      ; 1.002      ;
; 0.880 ; counter100000000:counter_inst|count[4]  ; counter100000000:counter_inst|count[4]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.035      ; 0.997      ;
; 0.889 ; counter100000000:counter_inst|count[7]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.044      ; 1.015      ;
; 0.891 ; counter100000000:counter_inst|count[13] ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.043      ; 1.016      ;
; 0.900 ; counter100000000:counter_inst|count[6]  ; counter100000000:counter_inst|count[8]  ; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 0.000        ; 0.044      ; 1.026      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+-----------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                   ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                        ; -154.327  ; 0.171 ; N/A      ; N/A     ; -3.000              ;
;  clock                                  ; -154.327  ; 0.171 ; N/A      ; N/A     ; -3.000              ;
;  clock_divider:clk_div_inst|clk_div_reg ; -2.586    ; 0.279 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                         ; -1120.603 ; 0.0   ; 0.0      ; 0.0     ; -51.83              ;
;  clock                                  ; -1095.823 ; 0.000 ; N/A      ; N/A     ; -32.555             ;
;  clock_divider:clk_div_inst|clk_div_reg ; -24.780   ; 0.000 ; N/A      ; N/A     ; -19.275             ;
+-----------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; signal_out[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; signal_out[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selector[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selector[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selector[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selector[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; signal_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.34 V              ; -0.00659 V          ; 0.213 V                              ; 0.083 V                              ; 2.63e-09 s                  ; 2.52e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.34 V             ; -0.00659 V         ; 0.213 V                             ; 0.083 V                             ; 2.63e-09 s                 ; 2.52e-09 s                 ; No                        ; Yes                       ;
; signal_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; selector[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; selector[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; selector[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; selector[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-09 V                   ; 2.41 V              ; -0.0441 V           ; 0.217 V                              ; 0.126 V                              ; 2.86e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-09 V                  ; 2.41 V             ; -0.0441 V          ; 0.217 V                             ; 0.126 V                             ; 2.86e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0374 V           ; 0.127 V                              ; 0.051 V                              ; 4.57e-10 s                  ; 3.66e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0374 V          ; 0.127 V                             ; 0.051 V                             ; 4.57e-10 s                 ; 3.66e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.76e-09 V                   ; 2.38 V              ; -0.00636 V          ; 0.233 V                              ; 0.017 V                              ; 5.26e-10 s                  ; 7.33e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.76e-09 V                  ; 2.38 V             ; -0.00636 V         ; 0.233 V                             ; 0.017 V                             ; 5.26e-10 s                 ; 7.33e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; signal_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.33 V              ; -0.00235 V          ; 0.099 V                              ; 0.059 V                              ; 3.61e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.33 V             ; -0.00235 V         ; 0.099 V                             ; 0.059 V                             ; 3.61e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; signal_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; selector[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; selector[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; selector[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; selector[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.46e-06 V                   ; 2.35 V              ; -0.00264 V          ; 0.14 V                               ; 0.006 V                              ; 4.74e-10 s                  ; 4.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.46e-06 V                  ; 2.35 V             ; -0.00264 V         ; 0.14 V                              ; 0.006 V                             ; 4.74e-10 s                 ; 4.84e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.67e-07 V                   ; 2.34 V              ; -0.00744 V          ; 0.095 V                              ; 0.013 V                              ; 6.35e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.67e-07 V                  ; 2.34 V             ; -0.00744 V         ; 0.095 V                             ; 0.013 V                             ; 6.35e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.27e-06 V                   ; 2.34 V              ; -0.00327 V          ; 0.11 V                               ; 0.03 V                               ; 8.38e-10 s                  ; 1.07e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.27e-06 V                  ; 2.34 V             ; -0.00327 V         ; 0.11 V                              ; 0.03 V                              ; 8.38e-10 s                 ; 1.07e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; signal_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.65 V              ; -0.0145 V           ; 0.213 V                              ; 0.199 V                              ; 2.16e-09 s                  ; 2.07e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.65 V             ; -0.0145 V          ; 0.213 V                             ; 0.199 V                             ; 2.16e-09 s                 ; 2.07e-09 s                 ; No                        ; Yes                       ;
; signal_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; signal_out[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; selector[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; selector[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; selector[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; selector[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.46e-09 V                   ; 2.76 V              ; -0.079 V            ; 0.178 V                              ; 0.111 V                              ; 2.58e-10 s                  ; 2.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.46e-09 V                  ; 2.76 V             ; -0.079 V           ; 0.178 V                             ; 0.111 V                             ; 2.58e-10 s                 ; 2.54e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2e-09 V                      ; 2.74 V              ; -0.103 V            ; 0.233 V                              ; 0.159 V                              ; 2.85e-10 s                  ; 2.77e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2e-09 V                     ; 2.74 V             ; -0.103 V           ; 0.233 V                             ; 0.159 V                             ; 2.85e-10 s                 ; 2.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.09e-09 V                   ; 2.72 V              ; -0.0273 V           ; 0.18 V                               ; 0.08 V                               ; 4.67e-10 s                  ; 6.1e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.09e-09 V                  ; 2.72 V             ; -0.0273 V          ; 0.18 V                              ; 0.08 V                              ; 4.67e-10 s                 ; 6.1e-10 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+----------------------------------------+----------------------------------------+--------------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+--------------+----------+----------+----------+
; clock                                  ; clock                                  ; 131          ; 0        ; 0        ; 0        ;
; clock_divider:clk_div_inst|clk_div_reg ; clock                                  ; > 2147483647 ; 1        ; 0        ; 0        ;
; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 195          ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+----------------------------------------+----------------------------------------+--------------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+--------------+----------+----------+----------+
; clock                                  ; clock                                  ; 131          ; 0        ; 0        ; 0        ;
; clock_divider:clk_div_inst|clk_div_reg ; clock                                  ; > 2147483647 ; 1        ; 0        ; 0        ;
; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; 195          ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                 ;
+----------------------------------------+----------------------------------------+------+-------------+
; Target                                 ; Clock                                  ; Type ; Status      ;
+----------------------------------------+----------------------------------------+------+-------------+
; clock                                  ; clock                                  ; Base ; Constrained ;
; clock_divider:clk_div_inst|clk_div_reg ; clock_divider:clk_div_inst|clk_div_reg ; Base ; Constrained ;
+----------------------------------------+----------------------------------------+------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; selector[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selector[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selector[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selector[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; selector[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selector[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selector[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selector[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; signal_out[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Apr 20 18:21:47 2023
Info: Command: quartus_sta intro7seg2 -c intro7seg2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'intro7seg2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider:clk_div_inst|clk_div_reg clock_divider:clk_div_inst|clk_div_reg
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -154.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -154.327           -1095.823 clock 
    Info (332119):    -2.586             -24.780 clock_divider:clk_div_inst|clk_div_reg 
Info (332146): Worst-case hold slack is 0.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.399               0.000 clock 
    Info (332119):     0.656               0.000 clock_divider:clk_div_inst|clk_div_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -32.555 clock 
    Info (332119):    -1.285             -19.275 clock_divider:clk_div_inst|clk_div_reg 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -133.498
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -133.498            -945.821 clock 
    Info (332119):    -2.219             -19.986 clock_divider:clk_div_inst|clk_div_reg 
Info (332146): Worst-case hold slack is 0.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.327               0.000 clock 
    Info (332119):     0.582               0.000 clock_divider:clk_div_inst|clk_div_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -32.555 clock 
    Info (332119):    -1.285             -19.275 clock_divider:clk_div_inst|clk_div_reg 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -70.133
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -70.133            -491.099 clock 
    Info (332119):    -0.744              -4.690 clock_divider:clk_div_inst|clk_div_reg 
Info (332146): Worst-case hold slack is 0.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.171               0.000 clock 
    Info (332119):     0.279               0.000 clock_divider:clk_div_inst|clk_div_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.349 clock 
    Info (332119):    -1.000             -15.000 clock_divider:clk_div_inst|clk_div_reg 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 597 megabytes
    Info: Processing ended: Thu Apr 20 18:21:51 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


