
STM32F401CCU6_LCD128x64.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000372c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b4  080038cc  080038cc  000048cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b80  08003b80  00005080  2**0
                  CONTENTS
  4 .ARM          00000008  08003b80  08003b80  00004b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b88  08003b88  00005080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b88  08003b88  00004b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003b8c  08003b8c  00004b8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08003b90  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a4  20000080  08003c10  00005080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000624  08003c10  00005624  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007036  00000000  00000000  000050b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001990  00000000  00000000  0000c0e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007b8  00000000  00000000  0000da78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005c2  00000000  00000000  0000e230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001640c  00000000  00000000  0000e7f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a052  00000000  00000000  00024bfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088f7d  00000000  00000000  0002ec50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b7bcd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000022c4  00000000  00000000  000b7c10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000b9ed4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080038b4 	.word	0x080038b4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	080038b4 	.word	0x080038b4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <fb_clear>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void fb_clear(uint8_t v){
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	4603      	mov	r3, r0
 8000588:	71fb      	strb	r3, [r7, #7]
  memset(framebuf, v ? 0xFF : 0x00, sizeof(framebuf));
 800058a:	79fb      	ldrb	r3, [r7, #7]
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <fb_clear+0x14>
 8000590:	23ff      	movs	r3, #255	@ 0xff
 8000592:	e000      	b.n	8000596 <fb_clear+0x16>
 8000594:	2300      	movs	r3, #0
 8000596:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800059a:	4619      	mov	r1, r3
 800059c:	4803      	ldr	r0, [pc, #12]	@ (80005ac <fb_clear+0x2c>)
 800059e:	f002 fd09 	bl	8002fb4 <memset>
}
 80005a2:	bf00      	nop
 80005a4:	3708      	adds	r7, #8
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	200000d4 	.word	0x200000d4

080005b0 <draw_time_date_ru>:
  GFX_DrawStringScaled(framebuf, x_time, y_time, time_str, 1, scale_time);
  GFX_DrawString(framebuf,       x_date, y_date, date_str, 1);
}


static void draw_time_date_ru(const RTC_TimeTypeDef* t, const RTC_DateTypeDef* d){
 80005b0:	b590      	push	{r4, r7, lr}
 80005b2:	b09b      	sub	sp, #108	@ 0x6c
 80005b4:	af04      	add	r7, sp, #16
 80005b6:	6078      	str	r0, [r7, #4]
 80005b8:	6039      	str	r1, [r7, #0]
  memset(framebuf, 0x00, LCD_WIDTH * (LCD_HEIGHT/8));
 80005ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005be:	2100      	movs	r1, #0
 80005c0:	4841      	ldr	r0, [pc, #260]	@ (80006c8 <draw_time_date_ru+0x118>)
 80005c2:	f002 fcf7 	bl	8002fb4 <memset>

  char time_str[12];
  snprintf(time_str, sizeof(time_str), "%02u:%02u:%02u", t->Hours, t->Minutes, t->Seconds);
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	4619      	mov	r1, r3
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	785b      	ldrb	r3, [r3, #1]
 80005d0:	461a      	mov	r2, r3
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	789b      	ldrb	r3, [r3, #2]
 80005d6:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 80005da:	9301      	str	r3, [sp, #4]
 80005dc:	9200      	str	r2, [sp, #0]
 80005de:	460b      	mov	r3, r1
 80005e0:	4a3a      	ldr	r2, [pc, #232]	@ (80006cc <draw_time_date_ru+0x11c>)
 80005e2:	210c      	movs	r1, #12
 80005e4:	f002 fcb2 	bl	8002f4c <sniprintf>

  char date_str[32];
  uint16_t year = 2000u + d->Year; // если Year=0..99
 80005e8:	683b      	ldr	r3, [r7, #0]
 80005ea:	78db      	ldrb	r3, [r3, #3]
 80005ec:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80005f0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  const char* dow = (d->WeekDay>=1 && d->WeekDay<=7) ? DOW_RU2[d->WeekDay] : "--";
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d00a      	beq.n	8000612 <draw_time_date_ru+0x62>
 80005fc:	683b      	ldr	r3, [r7, #0]
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	2b07      	cmp	r3, #7
 8000602:	d806      	bhi.n	8000612 <draw_time_date_ru+0x62>
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	461a      	mov	r2, r3
 800060a:	4b31      	ldr	r3, [pc, #196]	@ (80006d0 <draw_time_date_ru+0x120>)
 800060c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000610:	e000      	b.n	8000614 <draw_time_date_ru+0x64>
 8000612:	4b30      	ldr	r3, [pc, #192]	@ (80006d4 <draw_time_date_ru+0x124>)
 8000614:	653b      	str	r3, [r7, #80]	@ 0x50
  // "ДД.ММ.ГГГГ, ПН"
  snprintf(date_str, sizeof(date_str), "%02u.%02u.%04u, %s", d->Date, d->Month, year, dow);
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	789b      	ldrb	r3, [r3, #2]
 800061a:	461c      	mov	r4, r3
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	785b      	ldrb	r3, [r3, #1]
 8000620:	4619      	mov	r1, r3
 8000622:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8000626:	f107 0008 	add.w	r0, r7, #8
 800062a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800062c:	9202      	str	r2, [sp, #8]
 800062e:	9301      	str	r3, [sp, #4]
 8000630:	9100      	str	r1, [sp, #0]
 8000632:	4623      	mov	r3, r4
 8000634:	4a28      	ldr	r2, [pc, #160]	@ (80006d8 <draw_time_date_ru+0x128>)
 8000636:	2120      	movs	r1, #32
 8000638:	f002 fc88 	bl	8002f4c <sniprintf>

  // Центровка
  uint8_t scale_time = 2;
 800063c:	2302      	movs	r3, #2
 800063e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  int w_time = GFX_TextWidth(time_str, scale_time);
 8000642:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8000646:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800064a:	4611      	mov	r1, r2
 800064c:	4618      	mov	r0, r3
 800064e:	f000 fc03 	bl	8000e58 <GFX_TextWidth>
 8000652:	64b8      	str	r0, [r7, #72]	@ 0x48
  int x_time = (LCD_WIDTH - w_time)/2;
 8000654:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000656:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800065a:	0fda      	lsrs	r2, r3, #31
 800065c:	4413      	add	r3, r2
 800065e:	105b      	asrs	r3, r3, #1
 8000660:	647b      	str	r3, [r7, #68]	@ 0x44
  int y_time = 8;
 8000662:	2308      	movs	r3, #8
 8000664:	643b      	str	r3, [r7, #64]	@ 0x40

  // Для UTF-8 ширину оцениваем приближенно через ASCII ширину:
  // каждая буква/цифра ~6px, scale=1
  int w_date = (int)strlen(date_str) * 6;
 8000666:	f107 0308 	add.w	r3, r7, #8
 800066a:	4618      	mov	r0, r3
 800066c:	f7ff fdb8 	bl	80001e0 <strlen>
 8000670:	4603      	mov	r3, r0
 8000672:	461a      	mov	r2, r3
 8000674:	4613      	mov	r3, r2
 8000676:	005b      	lsls	r3, r3, #1
 8000678:	4413      	add	r3, r2
 800067a:	005b      	lsls	r3, r3, #1
 800067c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  int x_date = (LCD_WIDTH - w_date)/2;
 800067e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000680:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000684:	0fda      	lsrs	r2, r3, #31
 8000686:	4413      	add	r3, r2
 8000688:	105b      	asrs	r3, r3, #1
 800068a:	63bb      	str	r3, [r7, #56]	@ 0x38
  int y_date = 40;
 800068c:	2328      	movs	r3, #40	@ 0x28
 800068e:	637b      	str	r3, [r7, #52]	@ 0x34

  // Часы крупно (ASCII)
  GFX_DrawStringScaled(framebuf, x_time, y_time, time_str, 1, scale_time);
 8000690:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000694:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000698:	9301      	str	r3, [sp, #4]
 800069a:	2301      	movs	r3, #1
 800069c:	9300      	str	r3, [sp, #0]
 800069e:	4613      	mov	r3, r2
 80006a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80006a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80006a4:	4808      	ldr	r0, [pc, #32]	@ (80006c8 <draw_time_date_ru+0x118>)
 80006a6:	f000 fc7d 	bl	8000fa4 <GFX_DrawStringScaled>
  // Дата и день недели — UTF-8 (рус)
  GFX_DrawStringUTF8_RU(framebuf, x_date, y_date, date_str, 1, 1);
 80006aa:	f107 0308 	add.w	r3, r7, #8
 80006ae:	2201      	movs	r2, #1
 80006b0:	9201      	str	r2, [sp, #4]
 80006b2:	2201      	movs	r2, #1
 80006b4:	9200      	str	r2, [sp, #0]
 80006b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80006b8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80006ba:	4803      	ldr	r0, [pc, #12]	@ (80006c8 <draw_time_date_ru+0x118>)
 80006bc:	f000 fe42 	bl	8001344 <GFX_DrawStringUTF8_RU>
}
 80006c0:	bf00      	nop
 80006c2:	375c      	adds	r7, #92	@ 0x5c
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd90      	pop	{r4, r7, pc}
 80006c8:	200000d4 	.word	0x200000d4
 80006cc:	08003924 	.word	0x08003924
 80006d0:	20000000 	.word	0x20000000
 80006d4:	0800394c 	.word	0x0800394c
 80006d8:	08003938 	.word	0x08003938

080006dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006e0:	f001 f81e 	bl	8001720 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006e4:	f000 f832 	bl	800074c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006e8:	f000 f900 	bl	80008ec <MX_GPIO_Init>
  MX_RTC_Init();
 80006ec:	f000 f890 	bl	8000810 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  ST7565S_Init();
 80006f0:	f000 fa64 	bl	8000bbc <ST7565S_Init>

  // Было в инициализации: EV ~ 0x18. Уменьшаем:
  ST7565S_SetContrast(0x10); // мягче
 80006f4:	2010      	movs	r0, #16
 80006f6:	f000 fb05 	bl	8000d04 <ST7565S_SetContrast>
  // Если всё ещё слишком тёмно:
//  ST7565S_SetContrast(0x0C);
//  ST7565S_SetContrast(0x08);

  fb_clear(0); // гасим фон
 80006fa:	2000      	movs	r0, #0
 80006fc:	f7ff ff40 	bl	8000580 <fb_clear>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Чтение времени
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000700:	2200      	movs	r2, #0
 8000702:	490d      	ldr	r1, [pc, #52]	@ (8000738 <main+0x5c>)
 8000704:	480d      	ldr	r0, [pc, #52]	@ (800073c <main+0x60>)
 8000706:	f002 f952 	bl	80029ae <HAL_RTC_GetTime>
	    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); // обязательно после GetTime
 800070a:	2200      	movs	r2, #0
 800070c:	490c      	ldr	r1, [pc, #48]	@ (8000740 <main+0x64>)
 800070e:	480b      	ldr	r0, [pc, #44]	@ (800073c <main+0x60>)
 8000710:	f002 fa2f 	bl	8002b72 <HAL_RTC_GetDate>

	    if (sTime.Seconds != prevSeconds)
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <main+0x5c>)
 8000716:	789a      	ldrb	r2, [r3, #2]
 8000718:	4b0a      	ldr	r3, [pc, #40]	@ (8000744 <main+0x68>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	429a      	cmp	r2, r3
 800071e:	d0ef      	beq.n	8000700 <main+0x24>
	    {
//	      draw_time_date(&sTime, &sDate);
	      draw_time_date_ru(&sTime, &sDate);
 8000720:	4907      	ldr	r1, [pc, #28]	@ (8000740 <main+0x64>)
 8000722:	4805      	ldr	r0, [pc, #20]	@ (8000738 <main+0x5c>)
 8000724:	f7ff ff44 	bl	80005b0 <draw_time_date_ru>
	      ST7565S_DrawBuffer(framebuf);
 8000728:	4807      	ldr	r0, [pc, #28]	@ (8000748 <main+0x6c>)
 800072a:	f000 fabd 	bl	8000ca8 <ST7565S_DrawBuffer>
	      prevSeconds = sTime.Seconds;
 800072e:	4b02      	ldr	r3, [pc, #8]	@ (8000738 <main+0x5c>)
 8000730:	789a      	ldrb	r2, [r3, #2]
 8000732:	4b04      	ldr	r3, [pc, #16]	@ (8000744 <main+0x68>)
 8000734:	701a      	strb	r2, [r3, #0]
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000736:	e7e3      	b.n	8000700 <main+0x24>
 8000738:	2000009c 	.word	0x2000009c
 800073c:	200000b4 	.word	0x200000b4
 8000740:	200000b0 	.word	0x200000b0
 8000744:	20000020 	.word	0x20000020
 8000748:	200000d4 	.word	0x200000d4

0800074c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b094      	sub	sp, #80	@ 0x50
 8000750:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000752:	f107 0320 	add.w	r3, r7, #32
 8000756:	2230      	movs	r2, #48	@ 0x30
 8000758:	2100      	movs	r1, #0
 800075a:	4618      	mov	r0, r3
 800075c:	f002 fc2a 	bl	8002fb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000760:	f107 030c 	add.w	r3, r7, #12
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]
 8000768:	605a      	str	r2, [r3, #4]
 800076a:	609a      	str	r2, [r3, #8]
 800076c:	60da      	str	r2, [r3, #12]
 800076e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000770:	2300      	movs	r3, #0
 8000772:	60bb      	str	r3, [r7, #8]
 8000774:	4b24      	ldr	r3, [pc, #144]	@ (8000808 <SystemClock_Config+0xbc>)
 8000776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000778:	4a23      	ldr	r2, [pc, #140]	@ (8000808 <SystemClock_Config+0xbc>)
 800077a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800077e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000780:	4b21      	ldr	r3, [pc, #132]	@ (8000808 <SystemClock_Config+0xbc>)
 8000782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000784:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000788:	60bb      	str	r3, [r7, #8]
 800078a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800078c:	2300      	movs	r3, #0
 800078e:	607b      	str	r3, [r7, #4]
 8000790:	4b1e      	ldr	r3, [pc, #120]	@ (800080c <SystemClock_Config+0xc0>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000798:	4a1c      	ldr	r2, [pc, #112]	@ (800080c <SystemClock_Config+0xc0>)
 800079a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800079e:	6013      	str	r3, [r2, #0]
 80007a0:	4b1a      	ldr	r3, [pc, #104]	@ (800080c <SystemClock_Config+0xc0>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007a8:	607b      	str	r3, [r7, #4]
 80007aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80007ac:	2306      	movs	r3, #6
 80007ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80007b0:	2301      	movs	r3, #1
 80007b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007b4:	2301      	movs	r3, #1
 80007b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007b8:	2310      	movs	r3, #16
 80007ba:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007bc:	2300      	movs	r3, #0
 80007be:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c0:	f107 0320 	add.w	r3, r7, #32
 80007c4:	4618      	mov	r0, r3
 80007c6:	f001 fac5 	bl	8001d54 <HAL_RCC_OscConfig>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80007d0:	f000 f916 	bl	8000a00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d4:	230f      	movs	r3, #15
 80007d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007d8:	2300      	movs	r3, #0
 80007da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007e0:	2300      	movs	r3, #0
 80007e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007e4:	2300      	movs	r3, #0
 80007e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007e8:	f107 030c 	add.w	r3, r7, #12
 80007ec:	2100      	movs	r1, #0
 80007ee:	4618      	mov	r0, r3
 80007f0:	f001 fd28 	bl	8002244 <HAL_RCC_ClockConfig>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80007fa:	f000 f901 	bl	8000a00 <Error_Handler>
  }
}
 80007fe:	bf00      	nop
 8000800:	3750      	adds	r7, #80	@ 0x50
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	40023800 	.word	0x40023800
 800080c:	40007000 	.word	0x40007000

08000810 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b086      	sub	sp, #24
 8000814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000816:	1d3b      	adds	r3, r7, #4
 8000818:	2200      	movs	r2, #0
 800081a:	601a      	str	r2, [r3, #0]
 800081c:	605a      	str	r2, [r3, #4]
 800081e:	609a      	str	r2, [r3, #8]
 8000820:	60da      	str	r2, [r3, #12]
 8000822:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000824:	2300      	movs	r3, #0
 8000826:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000828:	4b2e      	ldr	r3, [pc, #184]	@ (80008e4 <MX_RTC_Init+0xd4>)
 800082a:	4a2f      	ldr	r2, [pc, #188]	@ (80008e8 <MX_RTC_Init+0xd8>)
 800082c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800082e:	4b2d      	ldr	r3, [pc, #180]	@ (80008e4 <MX_RTC_Init+0xd4>)
 8000830:	2200      	movs	r2, #0
 8000832:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000834:	4b2b      	ldr	r3, [pc, #172]	@ (80008e4 <MX_RTC_Init+0xd4>)
 8000836:	227f      	movs	r2, #127	@ 0x7f
 8000838:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800083a:	4b2a      	ldr	r3, [pc, #168]	@ (80008e4 <MX_RTC_Init+0xd4>)
 800083c:	22ff      	movs	r2, #255	@ 0xff
 800083e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000840:	4b28      	ldr	r3, [pc, #160]	@ (80008e4 <MX_RTC_Init+0xd4>)
 8000842:	2200      	movs	r2, #0
 8000844:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000846:	4b27      	ldr	r3, [pc, #156]	@ (80008e4 <MX_RTC_Init+0xd4>)
 8000848:	2200      	movs	r2, #0
 800084a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800084c:	4b25      	ldr	r3, [pc, #148]	@ (80008e4 <MX_RTC_Init+0xd4>)
 800084e:	2200      	movs	r2, #0
 8000850:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000852:	4824      	ldr	r0, [pc, #144]	@ (80008e4 <MX_RTC_Init+0xd4>)
 8000854:	f001 ff90 	bl	8002778 <HAL_RTC_Init>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800085e:	f000 f8cf 	bl	8000a00 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x21;
 8000862:	2321      	movs	r3, #33	@ 0x21
 8000864:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x16;
 8000866:	2316      	movs	r3, #22
 8000868:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800086a:	2300      	movs	r3, #0
 800086c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800086e:	2300      	movs	r3, #0
 8000870:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000872:	2300      	movs	r3, #0
 8000874:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000876:	1d3b      	adds	r3, r7, #4
 8000878:	2201      	movs	r2, #1
 800087a:	4619      	mov	r1, r3
 800087c:	4819      	ldr	r0, [pc, #100]	@ (80008e4 <MX_RTC_Init+0xd4>)
 800087e:	f001 fffc 	bl	800287a <HAL_RTC_SetTime>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000888:	f000 f8ba 	bl	8000a00 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800088c:	2301      	movs	r3, #1
 800088e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_NOVEMBER;
 8000890:	2311      	movs	r3, #17
 8000892:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x24;
 8000894:	2324      	movs	r3, #36	@ 0x24
 8000896:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x25;
 8000898:	2325      	movs	r3, #37	@ 0x25
 800089a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800089c:	463b      	mov	r3, r7
 800089e:	2201      	movs	r2, #1
 80008a0:	4619      	mov	r1, r3
 80008a2:	4810      	ldr	r0, [pc, #64]	@ (80008e4 <MX_RTC_Init+0xd4>)
 80008a4:	f002 f8e1 	bl	8002a6a <HAL_RTC_SetDate>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80008ae:	f000 f8a7 	bl	8000a00 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 80008b2:	2204      	movs	r2, #4
 80008b4:	2100      	movs	r1, #0
 80008b6:	480b      	ldr	r0, [pc, #44]	@ (80008e4 <MX_RTC_Init+0xd4>)
 80008b8:	f002 fa68 	bl	8002d8c <HAL_RTCEx_SetWakeUpTimer>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 80008c2:	f000 f89d 	bl	8000a00 <Error_Handler>
  }

  /** Enable Calibrartion
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_1HZ) != HAL_OK)
 80008c6:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 80008ca:	4806      	ldr	r0, [pc, #24]	@ (80008e4 <MX_RTC_Init+0xd4>)
 80008cc:	f002 fafb 	bl	8002ec6 <HAL_RTCEx_SetCalibrationOutPut>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_RTC_Init+0xca>
  {
    Error_Handler();
 80008d6:	f000 f893 	bl	8000a00 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80008da:	bf00      	nop
 80008dc:	3718      	adds	r7, #24
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	200000b4 	.word	0x200000b4
 80008e8:	40002800 	.word	0x40002800

080008ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b08a      	sub	sp, #40	@ 0x28
 80008f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f2:	f107 0314 	add.w	r3, r7, #20
 80008f6:	2200      	movs	r2, #0
 80008f8:	601a      	str	r2, [r3, #0]
 80008fa:	605a      	str	r2, [r3, #4]
 80008fc:	609a      	str	r2, [r3, #8]
 80008fe:	60da      	str	r2, [r3, #12]
 8000900:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000902:	2300      	movs	r3, #0
 8000904:	613b      	str	r3, [r7, #16]
 8000906:	4b3b      	ldr	r3, [pc, #236]	@ (80009f4 <MX_GPIO_Init+0x108>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090a:	4a3a      	ldr	r2, [pc, #232]	@ (80009f4 <MX_GPIO_Init+0x108>)
 800090c:	f043 0304 	orr.w	r3, r3, #4
 8000910:	6313      	str	r3, [r2, #48]	@ 0x30
 8000912:	4b38      	ldr	r3, [pc, #224]	@ (80009f4 <MX_GPIO_Init+0x108>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000916:	f003 0304 	and.w	r3, r3, #4
 800091a:	613b      	str	r3, [r7, #16]
 800091c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800091e:	2300      	movs	r3, #0
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	4b34      	ldr	r3, [pc, #208]	@ (80009f4 <MX_GPIO_Init+0x108>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000926:	4a33      	ldr	r2, [pc, #204]	@ (80009f4 <MX_GPIO_Init+0x108>)
 8000928:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800092c:	6313      	str	r3, [r2, #48]	@ 0x30
 800092e:	4b31      	ldr	r3, [pc, #196]	@ (80009f4 <MX_GPIO_Init+0x108>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000932:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	60bb      	str	r3, [r7, #8]
 800093e:	4b2d      	ldr	r3, [pc, #180]	@ (80009f4 <MX_GPIO_Init+0x108>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000942:	4a2c      	ldr	r2, [pc, #176]	@ (80009f4 <MX_GPIO_Init+0x108>)
 8000944:	f043 0302 	orr.w	r3, r3, #2
 8000948:	6313      	str	r3, [r2, #48]	@ 0x30
 800094a:	4b2a      	ldr	r3, [pc, #168]	@ (80009f4 <MX_GPIO_Init+0x108>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094e:	f003 0302 	and.w	r3, r3, #2
 8000952:	60bb      	str	r3, [r7, #8]
 8000954:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	607b      	str	r3, [r7, #4]
 800095a:	4b26      	ldr	r3, [pc, #152]	@ (80009f4 <MX_GPIO_Init+0x108>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095e:	4a25      	ldr	r2, [pc, #148]	@ (80009f4 <MX_GPIO_Init+0x108>)
 8000960:	f043 0301 	orr.w	r3, r3, #1
 8000964:	6313      	str	r3, [r2, #48]	@ 0x30
 8000966:	4b23      	ldr	r3, [pc, #140]	@ (80009f4 <MX_GPIO_Init+0x108>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096a:	f003 0301 	and.w	r3, r3, #1
 800096e:	607b      	str	r3, [r7, #4]
 8000970:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DB0_Pin|DB1_Pin|DB2_Pin|DB3_Pin
 8000972:	2200      	movs	r2, #0
 8000974:	21ff      	movs	r1, #255	@ 0xff
 8000976:	4820      	ldr	r0, [pc, #128]	@ (80009f8 <MX_GPIO_Init+0x10c>)
 8000978:	f001 f9d2 	bl	8001d20 <HAL_GPIO_WritePin>
                          |DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, GPIO_PIN_RESET);
 800097c:	2200      	movs	r2, #0
 800097e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000982:	481e      	ldr	r0, [pc, #120]	@ (80009fc <MX_GPIO_Init+0x110>)
 8000984:	f001 f9cc 	bl	8001d20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, WR_Pin|RD_Pin|CS_Pin|RES_Pin, GPIO_PIN_SET);
 8000988:	2201      	movs	r2, #1
 800098a:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 800098e:	481b      	ldr	r0, [pc, #108]	@ (80009fc <MX_GPIO_Init+0x110>)
 8000990:	f001 f9c6 	bl	8001d20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DB0_Pin DB1_Pin DB2_Pin DB4_Pin
                           DB5_Pin DB6_Pin DB7_Pin */
  GPIO_InitStruct.Pin = DB0_Pin|DB1_Pin|DB2_Pin|DB4_Pin
 8000994:	23f7      	movs	r3, #247	@ 0xf7
 8000996:	617b      	str	r3, [r7, #20]
                          |DB5_Pin|DB6_Pin|DB7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000998:	2301      	movs	r3, #1
 800099a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099c:	2300      	movs	r3, #0
 800099e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009a0:	2302      	movs	r3, #2
 80009a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a4:	f107 0314 	add.w	r3, r7, #20
 80009a8:	4619      	mov	r1, r3
 80009aa:	4813      	ldr	r0, [pc, #76]	@ (80009f8 <MX_GPIO_Init+0x10c>)
 80009ac:	f001 f834 	bl	8001a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin WR_Pin RD_Pin CS_Pin
                           RES_Pin */
  GPIO_InitStruct.Pin = RS_Pin|WR_Pin|RD_Pin|CS_Pin
 80009b0:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80009b4:	617b      	str	r3, [r7, #20]
                          |RES_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b6:	2301      	movs	r3, #1
 80009b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ba:	2300      	movs	r3, #0
 80009bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009be:	2302      	movs	r3, #2
 80009c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c2:	f107 0314 	add.w	r3, r7, #20
 80009c6:	4619      	mov	r1, r3
 80009c8:	480c      	ldr	r0, [pc, #48]	@ (80009fc <MX_GPIO_Init+0x110>)
 80009ca:	f001 f825 	bl	8001a18 <HAL_GPIO_Init>

  /*Configure GPIO pin : DB3_Pin */
  GPIO_InitStruct.Pin = DB3_Pin;
 80009ce:	2308      	movs	r3, #8
 80009d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d2:	2301      	movs	r3, #1
 80009d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d6:	2300      	movs	r3, #0
 80009d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009da:	2300      	movs	r3, #0
 80009dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DB3_GPIO_Port, &GPIO_InitStruct);
 80009de:	f107 0314 	add.w	r3, r7, #20
 80009e2:	4619      	mov	r1, r3
 80009e4:	4804      	ldr	r0, [pc, #16]	@ (80009f8 <MX_GPIO_Init+0x10c>)
 80009e6:	f001 f817 	bl	8001a18 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009ea:	bf00      	nop
 80009ec:	3728      	adds	r7, #40	@ 0x28
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	40023800 	.word	0x40023800
 80009f8:	40020400 	.word	0x40020400
 80009fc:	40020000 	.word	0x40020000

08000a00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a04:	b672      	cpsid	i
}
 8000a06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a08:	bf00      	nop
 8000a0a:	e7fd      	b.n	8000a08 <Error_Handler+0x8>

08000a0c <LCD_BUS_WRITE>:
#include "st7565s_8080.h"

// Быстрая запись 8-бит на PB0..PB7
static inline void LCD_BUS_WRITE(uint8_t v) {
 8000a0c:	b480      	push	{r7}
 8000a0e:	b085      	sub	sp, #20
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	4603      	mov	r3, r0
 8000a14:	71fb      	strb	r3, [r7, #7]
  uint32_t odr = LCD_DATA_GPIO->ODR;
 8000a16:	4b0a      	ldr	r3, [pc, #40]	@ (8000a40 <LCD_BUS_WRITE+0x34>)
 8000a18:	695b      	ldr	r3, [r3, #20]
 8000a1a:	60fb      	str	r3, [r7, #12]
  odr &= ~0x00FFu;
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000a22:	60fb      	str	r3, [r7, #12]
  odr |= v;
 8000a24:	79fb      	ldrb	r3, [r7, #7]
 8000a26:	68fa      	ldr	r2, [r7, #12]
 8000a28:	4313      	orrs	r3, r2
 8000a2a:	60fb      	str	r3, [r7, #12]
  LCD_DATA_GPIO->ODR = odr;
 8000a2c:	4a04      	ldr	r2, [pc, #16]	@ (8000a40 <LCD_BUS_WRITE+0x34>)
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	6153      	str	r3, [r2, #20]
}
 8000a32:	bf00      	nop
 8000a34:	3714      	adds	r7, #20
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	40020400 	.word	0x40020400

08000a44 <CS_LOW>:

static inline void CS_LOW(void)  { HAL_GPIO_WritePin(LCD_CS_GPIO,  LCD_CS_PIN,  GPIO_PIN_RESET); }
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	2200      	movs	r2, #0
 8000a4a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a4e:	4802      	ldr	r0, [pc, #8]	@ (8000a58 <CS_LOW+0x14>)
 8000a50:	f001 f966 	bl	8001d20 <HAL_GPIO_WritePin>
 8000a54:	bf00      	nop
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	40020000 	.word	0x40020000

08000a5c <CS_HIGH>:
static inline void CS_HIGH(void) { HAL_GPIO_WritePin(LCD_CS_GPIO,  LCD_CS_PIN,  GPIO_PIN_SET);   }
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	2201      	movs	r2, #1
 8000a62:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a66:	4802      	ldr	r0, [pc, #8]	@ (8000a70 <CS_HIGH+0x14>)
 8000a68:	f001 f95a 	bl	8001d20 <HAL_GPIO_WritePin>
 8000a6c:	bf00      	nop
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40020000 	.word	0x40020000

08000a74 <RS_CMD>:
static inline void RS_CMD(void)  { HAL_GPIO_WritePin(LCD_RS_GPIO,  LCD_RS_PIN,  GPIO_PIN_RESET); }
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	2200      	movs	r2, #0
 8000a7a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a7e:	4802      	ldr	r0, [pc, #8]	@ (8000a88 <RS_CMD+0x14>)
 8000a80:	f001 f94e 	bl	8001d20 <HAL_GPIO_WritePin>
 8000a84:	bf00      	nop
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	40020000 	.word	0x40020000

08000a8c <RS_DATA>:
static inline void RS_DATA(void) { HAL_GPIO_WritePin(LCD_RS_GPIO,  LCD_RS_PIN,  GPIO_PIN_SET);   }
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	2201      	movs	r2, #1
 8000a92:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a96:	4802      	ldr	r0, [pc, #8]	@ (8000aa0 <RS_DATA+0x14>)
 8000a98:	f001 f942 	bl	8001d20 <HAL_GPIO_WritePin>
 8000a9c:	bf00      	nop
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	40020000 	.word	0x40020000

08000aa4 <WR_STROBE>:

static inline void WR_STROBE(void){
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LCD_WR_GPIO, LCD_WR_PIN, GPIO_PIN_RESET);
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000aae:	4806      	ldr	r0, [pc, #24]	@ (8000ac8 <WR_STROBE+0x24>)
 8000ab0:	f001 f936 	bl	8001d20 <HAL_GPIO_WritePin>
  __NOP(); __NOP(); // >80 нс
 8000ab4:	bf00      	nop
 8000ab6:	bf00      	nop
  HAL_GPIO_WritePin(LCD_WR_GPIO, LCD_WR_PIN, GPIO_PIN_SET);
 8000ab8:	2201      	movs	r2, #1
 8000aba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000abe:	4802      	ldr	r0, [pc, #8]	@ (8000ac8 <WR_STROBE+0x24>)
 8000ac0:	f001 f92e 	bl	8001d20 <HAL_GPIO_WritePin>
}
 8000ac4:	bf00      	nop
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	40020000 	.word	0x40020000

08000acc <ST7565S_Reset>:

static void ST7565S_Reset(void){
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LCD_RES_GPIO, LCD_RES_PIN, GPIO_PIN_RESET);
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ad6:	4808      	ldr	r0, [pc, #32]	@ (8000af8 <ST7565S_Reset+0x2c>)
 8000ad8:	f001 f922 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_Delay(2);
 8000adc:	2002      	movs	r0, #2
 8000ade:	f000 fe91 	bl	8001804 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RES_GPIO, LCD_RES_PIN, GPIO_PIN_SET);
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ae8:	4803      	ldr	r0, [pc, #12]	@ (8000af8 <ST7565S_Reset+0x2c>)
 8000aea:	f001 f919 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000aee:	2005      	movs	r0, #5
 8000af0:	f000 fe88 	bl	8001804 <HAL_Delay>
}
 8000af4:	bf00      	nop
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	40020000 	.word	0x40020000

08000afc <ST7565S_WriteByte>:

static void ST7565S_WriteByte(uint8_t v){
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	4603      	mov	r3, r0
 8000b04:	71fb      	strb	r3, [r7, #7]
  LCD_BUS_WRITE(v);
 8000b06:	79fb      	ldrb	r3, [r7, #7]
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f7ff ff7f 	bl	8000a0c <LCD_BUS_WRITE>
  WR_STROBE();
 8000b0e:	f7ff ffc9 	bl	8000aa4 <WR_STROBE>
}
 8000b12:	bf00      	nop
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}

08000b1a <ST7565S_WriteCmd>:

void ST7565S_WriteCmd(uint8_t cmd){
 8000b1a:	b580      	push	{r7, lr}
 8000b1c:	b082      	sub	sp, #8
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	4603      	mov	r3, r0
 8000b22:	71fb      	strb	r3, [r7, #7]
  RS_CMD();
 8000b24:	f7ff ffa6 	bl	8000a74 <RS_CMD>
  CS_LOW();
 8000b28:	f7ff ff8c 	bl	8000a44 <CS_LOW>
  ST7565S_WriteByte(cmd);
 8000b2c:	79fb      	ldrb	r3, [r7, #7]
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f7ff ffe4 	bl	8000afc <ST7565S_WriteByte>
  CS_HIGH();
 8000b34:	f7ff ff92 	bl	8000a5c <CS_HIGH>
}
 8000b38:	bf00      	nop
 8000b3a:	3708      	adds	r7, #8
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <ST7565S_WriteData>:

void ST7565S_WriteData(uint8_t data){
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	71fb      	strb	r3, [r7, #7]
  RS_DATA();
 8000b4a:	f7ff ff9f 	bl	8000a8c <RS_DATA>
  CS_LOW();
 8000b4e:	f7ff ff79 	bl	8000a44 <CS_LOW>
  ST7565S_WriteByte(data);
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	4618      	mov	r0, r3
 8000b56:	f7ff ffd1 	bl	8000afc <ST7565S_WriteByte>
  CS_HIGH();
 8000b5a:	f7ff ff7f 	bl	8000a5c <CS_HIGH>
}
 8000b5e:	bf00      	nop
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}

08000b66 <ST7565S_SetAddress>:

void ST7565S_SetAddress(uint8_t page, uint8_t col){
 8000b66:	b580      	push	{r7, lr}
 8000b68:	b082      	sub	sp, #8
 8000b6a:	af00      	add	r7, sp, #0
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	460a      	mov	r2, r1
 8000b70:	71fb      	strb	r3, [r7, #7]
 8000b72:	4613      	mov	r3, r2
 8000b74:	71bb      	strb	r3, [r7, #6]
  col += LCD_COL_OFFSET;
  ST7565S_WriteCmd(0xB0 | (page & 0x07));          // Page 0..7
 8000b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b7a:	f003 0307 	and.w	r3, r3, #7
 8000b7e:	b25b      	sxtb	r3, r3
 8000b80:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8000b84:	b25b      	sxtb	r3, r3
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff ffc6 	bl	8000b1a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(0x10 | ((col >> 4) & 0x0F));    // Col high
 8000b8e:	79bb      	ldrb	r3, [r7, #6]
 8000b90:	091b      	lsrs	r3, r3, #4
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	b25b      	sxtb	r3, r3
 8000b96:	f043 0310 	orr.w	r3, r3, #16
 8000b9a:	b25b      	sxtb	r3, r3
 8000b9c:	b2db      	uxtb	r3, r3
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff ffbb 	bl	8000b1a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(0x00 | (col & 0x0F));           // Col low
 8000ba4:	79bb      	ldrb	r3, [r7, #6]
 8000ba6:	f003 030f 	and.w	r3, r3, #15
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	4618      	mov	r0, r3
 8000bae:	f7ff ffb4 	bl	8000b1a <ST7565S_WriteCmd>
}
 8000bb2:	bf00      	nop
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
	...

08000bbc <ST7565S_Init>:

void ST7565S_Init(void){
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
  // Линии в безопасные состояния (на случай, если CubeMX не успел)
  HAL_GPIO_WritePin(LCD_RD_GPIO,  LCD_RD_PIN,  GPIO_PIN_SET);   // /RD=HIGH
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000bc8:	4836      	ldr	r0, [pc, #216]	@ (8000ca4 <ST7565S_Init+0xe8>)
 8000bca:	f001 f8a9 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_WR_GPIO,  LCD_WR_PIN,  GPIO_PIN_SET);   // /WR=HIGH
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bd4:	4833      	ldr	r0, [pc, #204]	@ (8000ca4 <ST7565S_Init+0xe8>)
 8000bd6:	f001 f8a3 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_CS_GPIO,  LCD_CS_PIN,  GPIO_PIN_SET);   // /CS=HIGH
 8000bda:	2201      	movs	r2, #1
 8000bdc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000be0:	4830      	ldr	r0, [pc, #192]	@ (8000ca4 <ST7565S_Init+0xe8>)
 8000be2:	f001 f89d 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_RES_GPIO, LCD_RES_PIN, GPIO_PIN_SET);   // /RES=HIGH
 8000be6:	2201      	movs	r2, #1
 8000be8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bec:	482d      	ldr	r0, [pc, #180]	@ (8000ca4 <ST7565S_Init+0xe8>)
 8000bee:	f001 f897 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_RS_GPIO,  LCD_RS_PIN,  GPIO_PIN_RESET); // RS=0
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bf8:	482a      	ldr	r0, [pc, #168]	@ (8000ca4 <ST7565S_Init+0xe8>)
 8000bfa:	f001 f891 	bl	8001d20 <HAL_GPIO_WritePin>

  ST7565S_Reset();
 8000bfe:	f7ff ff65 	bl	8000acc <ST7565S_Reset>

  // Базовая инициализация
  ST7565S_WriteCmd(0xAE);       // Display OFF
 8000c02:	20ae      	movs	r0, #174	@ 0xae
 8000c04:	f7ff ff89 	bl	8000b1a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(0xE2);       // SW Reset
 8000c08:	20e2      	movs	r0, #226	@ 0xe2
 8000c0a:	f7ff ff86 	bl	8000b1a <ST7565S_WriteCmd>
  HAL_Delay(2);
 8000c0e:	2002      	movs	r0, #2
 8000c10:	f000 fdf8 	bl	8001804 <HAL_Delay>

  ST7565S_WriteCmd(0x40);       // Start line 0
 8000c14:	2040      	movs	r0, #64	@ 0x40
 8000c16:	f7ff ff80 	bl	8000b1a <ST7565S_WriteCmd>

#if LCD_MIRROR_X
  ST7565S_WriteCmd(0xA1);       // ADC reverse
#else
  ST7565S_WriteCmd(0xA0);       // ADC normal
 8000c1a:	20a0      	movs	r0, #160	@ 0xa0
 8000c1c:	f7ff ff7d 	bl	8000b1a <ST7565S_WriteCmd>
#endif

#if LCD_MIRROR_Y
  ST7565S_WriteCmd(0xC8);       // COM reverse
 8000c20:	20c8      	movs	r0, #200	@ 0xc8
 8000c22:	f7ff ff7a 	bl	8000b1a <ST7565S_WriteCmd>
#else
  ST7565S_WriteCmd(0xC0);       // COM normal
#endif

  ST7565S_WriteCmd(0xA2);       // Bias 1/9 (для 64 строк)
 8000c26:	20a2      	movs	r0, #162	@ 0xa2
 8000c28:	f7ff ff77 	bl	8000b1a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(0x2F);       // Power: Booster+Regulator+Follower ON
 8000c2c:	202f      	movs	r0, #47	@ 0x2f
 8000c2e:	f7ff ff74 	bl	8000b1a <ST7565S_WriteCmd>

  // Booster ratio (опц.)
  ST7565S_WriteCmd(0xF8);
 8000c32:	20f8      	movs	r0, #248	@ 0xf8
 8000c34:	f7ff ff71 	bl	8000b1a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(LCD_BOOSTER_RATIO); // 0x00=4x, 0x01=5x, 0x03=6x
 8000c38:	2000      	movs	r0, #0
 8000c3a:	f7ff ff6e 	bl	8000b1a <ST7565S_WriteCmd>

  // Резисторный делитель (контраст)
  ST7565S_WriteCmd(0x20 | (LCD_RESISTOR_RATIO & 0x07));
 8000c3e:	2027      	movs	r0, #39	@ 0x27
 8000c40:	f7ff ff6b 	bl	8000b1a <ST7565S_WriteCmd>

  // Electronic Volume (контраст)
  ST7565S_WriteCmd(0x81);
 8000c44:	2081      	movs	r0, #129	@ 0x81
 8000c46:	f7ff ff68 	bl	8000b1a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(LCD_ELECT_VOLUME);
 8000c4a:	2018      	movs	r0, #24
 8000c4c:	f7ff ff65 	bl	8000b1a <ST7565S_WriteCmd>

  ST7565S_WriteCmd(0xA6);       // Normal (не инверсия)
 8000c50:	20a6      	movs	r0, #166	@ 0xa6
 8000c52:	f7ff ff62 	bl	8000b1a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(0xA4);       // RAM display (не All Points On)
 8000c56:	20a4      	movs	r0, #164	@ 0xa4
 8000c58:	f7ff ff5f 	bl	8000b1a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(0xAF);       // Display ON
 8000c5c:	20af      	movs	r0, #175	@ 0xaf
 8000c5e:	f7ff ff5c 	bl	8000b1a <ST7565S_WriteCmd>

  // Очистка
  for (uint8_t p = 0; p < LCD_PAGES; p++){
 8000c62:	2300      	movs	r3, #0
 8000c64:	71fb      	strb	r3, [r7, #7]
 8000c66:	e014      	b.n	8000c92 <ST7565S_Init+0xd6>
    ST7565S_SetAddress(p, 0);
 8000c68:	79fb      	ldrb	r3, [r7, #7]
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f7ff ff7a 	bl	8000b66 <ST7565S_SetAddress>
    for (uint8_t x = 0; x < LCD_WIDTH; x++) ST7565S_WriteData(0x00);
 8000c72:	2300      	movs	r3, #0
 8000c74:	71bb      	strb	r3, [r7, #6]
 8000c76:	e005      	b.n	8000c84 <ST7565S_Init+0xc8>
 8000c78:	2000      	movs	r0, #0
 8000c7a:	f7ff ff61 	bl	8000b40 <ST7565S_WriteData>
 8000c7e:	79bb      	ldrb	r3, [r7, #6]
 8000c80:	3301      	adds	r3, #1
 8000c82:	71bb      	strb	r3, [r7, #6]
 8000c84:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	daf5      	bge.n	8000c78 <ST7565S_Init+0xbc>
  for (uint8_t p = 0; p < LCD_PAGES; p++){
 8000c8c:	79fb      	ldrb	r3, [r7, #7]
 8000c8e:	3301      	adds	r3, #1
 8000c90:	71fb      	strb	r3, [r7, #7]
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	2b07      	cmp	r3, #7
 8000c96:	d9e7      	bls.n	8000c68 <ST7565S_Init+0xac>
  }
}
 8000c98:	bf00      	nop
 8000c9a:	bf00      	nop
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40020000 	.word	0x40020000

08000ca8 <ST7565S_DrawBuffer>:
    ST7565S_SetAddress(p, 0);
    for (uint8_t x = 0; x < LCD_WIDTH; x++) ST7565S_WriteData(pattern);
  }
}

void ST7565S_DrawBuffer(const uint8_t* buf){
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  for (uint8_t p = 0; p < LCD_PAGES; p++){
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	73fb      	strb	r3, [r7, #15]
 8000cb4:	e01e      	b.n	8000cf4 <ST7565S_DrawBuffer+0x4c>
    ST7565S_SetAddress(p, 0);
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f7ff ff53 	bl	8000b66 <ST7565S_SetAddress>
    const uint8_t* line = buf + p*LCD_WIDTH;
 8000cc0:	7bfb      	ldrb	r3, [r7, #15]
 8000cc2:	01db      	lsls	r3, r3, #7
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4413      	add	r3, r2
 8000cca:	60bb      	str	r3, [r7, #8]
    for (uint8_t x = 0; x < LCD_WIDTH; x++) ST7565S_WriteData(line[x]);
 8000ccc:	2300      	movs	r3, #0
 8000cce:	73bb      	strb	r3, [r7, #14]
 8000cd0:	e009      	b.n	8000ce6 <ST7565S_DrawBuffer+0x3e>
 8000cd2:	7bbb      	ldrb	r3, [r7, #14]
 8000cd4:	68ba      	ldr	r2, [r7, #8]
 8000cd6:	4413      	add	r3, r2
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f7ff ff30 	bl	8000b40 <ST7565S_WriteData>
 8000ce0:	7bbb      	ldrb	r3, [r7, #14]
 8000ce2:	3301      	adds	r3, #1
 8000ce4:	73bb      	strb	r3, [r7, #14]
 8000ce6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	daf1      	bge.n	8000cd2 <ST7565S_DrawBuffer+0x2a>
  for (uint8_t p = 0; p < LCD_PAGES; p++){
 8000cee:	7bfb      	ldrb	r3, [r7, #15]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	73fb      	strb	r3, [r7, #15]
 8000cf4:	7bfb      	ldrb	r3, [r7, #15]
 8000cf6:	2b07      	cmp	r3, #7
 8000cf8:	d9dd      	bls.n	8000cb6 <ST7565S_DrawBuffer+0xe>
  }
}
 8000cfa:	bf00      	nop
 8000cfc:	bf00      	nop
 8000cfe:	3710      	adds	r7, #16
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}

08000d04 <ST7565S_SetContrast>:

void ST7565S_SetContrast(uint8_t ev) { // 0..63 (0x00..0x3F)
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	71fb      	strb	r3, [r7, #7]
  if (ev > 0x3F) ev = 0x3F;
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d12:	d901      	bls.n	8000d18 <ST7565S_SetContrast+0x14>
 8000d14:	233f      	movs	r3, #63	@ 0x3f
 8000d16:	71fb      	strb	r3, [r7, #7]
  ST7565S_WriteCmd(0x81);
 8000d18:	2081      	movs	r0, #129	@ 0x81
 8000d1a:	f7ff fefe 	bl	8000b1a <ST7565S_WriteCmd>
  ST7565S_WriteCmd(ev);
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	4618      	mov	r0, r3
 8000d22:	f7ff fefa 	bl	8000b1a <ST7565S_WriteCmd>
}
 8000d26:	bf00      	nop
 8000d28:	3708      	adds	r7, #8
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}

08000d2e <GFX_DrawPixel>:
  {0x00,0x00,0x7F,0x00,0x00}, // 0x7C '|'
  {0x00,0x41,0x36,0x08,0x00}, // 0x7D '}'
  {0x10,0x08,0x08,0x10,0x08}, // 0x7E '~'
};

void GFX_DrawPixel(uint8_t* fb, int x, int y, bool color){
 8000d2e:	b480      	push	{r7}
 8000d30:	b087      	sub	sp, #28
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	60f8      	str	r0, [r7, #12]
 8000d36:	60b9      	str	r1, [r7, #8]
 8000d38:	607a      	str	r2, [r7, #4]
 8000d3a:	70fb      	strb	r3, [r7, #3]
  if (!fb) return;
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d038      	beq.n	8000db4 <GFX_DrawPixel+0x86>
  if (x < 0 || y < 0 || x >= LCD_WIDTH || y >= LCD_HEIGHT) return;
 8000d42:	68bb      	ldr	r3, [r7, #8]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	db37      	blt.n	8000db8 <GFX_DrawPixel+0x8a>
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	db34      	blt.n	8000db8 <GFX_DrawPixel+0x8a>
 8000d4e:	68bb      	ldr	r3, [r7, #8]
 8000d50:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d52:	dc31      	bgt.n	8000db8 <GFX_DrawPixel+0x8a>
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d58:	dc2e      	bgt.n	8000db8 <GFX_DrawPixel+0x8a>
  uint16_t idx = (y >> 3) * LCD_WIDTH + x;   // страница * ширина + колонка
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	10db      	asrs	r3, r3, #3
 8000d5e:	b29b      	uxth	r3, r3
 8000d60:	01db      	lsls	r3, r3, #7
 8000d62:	b29a      	uxth	r2, r3
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	4413      	add	r3, r2
 8000d6a:	82fb      	strh	r3, [r7, #22]
  uint8_t  m   = 1u << (y & 7);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	f003 0307 	and.w	r3, r3, #7
 8000d72:	2201      	movs	r2, #1
 8000d74:	fa02 f303 	lsl.w	r3, r2, r3
 8000d78:	757b      	strb	r3, [r7, #21]
  if (color) fb[idx] |= m;
 8000d7a:	78fb      	ldrb	r3, [r7, #3]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d00b      	beq.n	8000d98 <GFX_DrawPixel+0x6a>
 8000d80:	8afb      	ldrh	r3, [r7, #22]
 8000d82:	68fa      	ldr	r2, [r7, #12]
 8000d84:	4413      	add	r3, r2
 8000d86:	7819      	ldrb	r1, [r3, #0]
 8000d88:	8afb      	ldrh	r3, [r7, #22]
 8000d8a:	68fa      	ldr	r2, [r7, #12]
 8000d8c:	4413      	add	r3, r2
 8000d8e:	7d7a      	ldrb	r2, [r7, #21]
 8000d90:	430a      	orrs	r2, r1
 8000d92:	b2d2      	uxtb	r2, r2
 8000d94:	701a      	strb	r2, [r3, #0]
 8000d96:	e010      	b.n	8000dba <GFX_DrawPixel+0x8c>
  else       fb[idx] &= (uint8_t)~m;
 8000d98:	8afb      	ldrh	r3, [r7, #22]
 8000d9a:	68fa      	ldr	r2, [r7, #12]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	7819      	ldrb	r1, [r3, #0]
 8000da0:	7d7b      	ldrb	r3, [r7, #21]
 8000da2:	43db      	mvns	r3, r3
 8000da4:	b2da      	uxtb	r2, r3
 8000da6:	8afb      	ldrh	r3, [r7, #22]
 8000da8:	68f8      	ldr	r0, [r7, #12]
 8000daa:	4403      	add	r3, r0
 8000dac:	400a      	ands	r2, r1
 8000dae:	b2d2      	uxtb	r2, r2
 8000db0:	701a      	strb	r2, [r3, #0]
 8000db2:	e002      	b.n	8000dba <GFX_DrawPixel+0x8c>
  if (!fb) return;
 8000db4:	bf00      	nop
 8000db6:	e000      	b.n	8000dba <GFX_DrawPixel+0x8c>
  if (x < 0 || y < 0 || x >= LCD_WIDTH || y >= LCD_HEIGHT) return;
 8000db8:	bf00      	nop
}
 8000dba:	371c      	adds	r7, #28
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr

08000dc4 <GFX_DrawChar>:

void GFX_DrawChar(uint8_t* fb, int x, int y, char c, bool color){
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b088      	sub	sp, #32
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
 8000dd0:	70fb      	strb	r3, [r7, #3]
  if (c < 32 || c > 126) c = '?';
 8000dd2:	78fb      	ldrb	r3, [r7, #3]
 8000dd4:	2b1f      	cmp	r3, #31
 8000dd6:	d902      	bls.n	8000dde <GFX_DrawChar+0x1a>
 8000dd8:	78fb      	ldrb	r3, [r7, #3]
 8000dda:	2b7e      	cmp	r3, #126	@ 0x7e
 8000ddc:	d901      	bls.n	8000de2 <GFX_DrawChar+0x1e>
 8000dde:	233f      	movs	r3, #63	@ 0x3f
 8000de0:	70fb      	strb	r3, [r7, #3]
  const uint8_t* g = font5x7[(uint8_t)c - 32];
 8000de2:	78fb      	ldrb	r3, [r7, #3]
 8000de4:	f1a3 0220 	sub.w	r2, r3, #32
 8000de8:	4613      	mov	r3, r2
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	4413      	add	r3, r2
 8000dee:	4a19      	ldr	r2, [pc, #100]	@ (8000e54 <GFX_DrawChar+0x90>)
 8000df0:	4413      	add	r3, r2
 8000df2:	617b      	str	r3, [r7, #20]

  // Столбцы 0..4
  for (int col = 0; col < 5; col++){
 8000df4:	2300      	movs	r3, #0
 8000df6:	61fb      	str	r3, [r7, #28]
 8000df8:	e023      	b.n	8000e42 <GFX_DrawChar+0x7e>
    uint8_t line = g[col];
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	697a      	ldr	r2, [r7, #20]
 8000dfe:	4413      	add	r3, r2
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	74fb      	strb	r3, [r7, #19]
    for (int row = 0; row < 7; row++){
 8000e04:	2300      	movs	r3, #0
 8000e06:	61bb      	str	r3, [r7, #24]
 8000e08:	e015      	b.n	8000e36 <GFX_DrawChar+0x72>
      if (line & (1u << row)){
 8000e0a:	7cfa      	ldrb	r2, [r7, #19]
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8000e12:	f003 0301 	and.w	r3, r3, #1
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d00a      	beq.n	8000e30 <GFX_DrawChar+0x6c>
        GFX_DrawPixel(fb, x + col, y + row, color);
 8000e1a:	68ba      	ldr	r2, [r7, #8]
 8000e1c:	69fb      	ldr	r3, [r7, #28]
 8000e1e:	18d1      	adds	r1, r2, r3
 8000e20:	687a      	ldr	r2, [r7, #4]
 8000e22:	69bb      	ldr	r3, [r7, #24]
 8000e24:	441a      	add	r2, r3
 8000e26:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000e2a:	68f8      	ldr	r0, [r7, #12]
 8000e2c:	f7ff ff7f 	bl	8000d2e <GFX_DrawPixel>
    for (int row = 0; row < 7; row++){
 8000e30:	69bb      	ldr	r3, [r7, #24]
 8000e32:	3301      	adds	r3, #1
 8000e34:	61bb      	str	r3, [r7, #24]
 8000e36:	69bb      	ldr	r3, [r7, #24]
 8000e38:	2b06      	cmp	r3, #6
 8000e3a:	dde6      	ble.n	8000e0a <GFX_DrawChar+0x46>
  for (int col = 0; col < 5; col++){
 8000e3c:	69fb      	ldr	r3, [r7, #28]
 8000e3e:	3301      	adds	r3, #1
 8000e40:	61fb      	str	r3, [r7, #28]
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	2b04      	cmp	r3, #4
 8000e46:	ddd8      	ble.n	8000dfa <GFX_DrawChar+0x36>
    }
  }
  // Межсимвольный зазор 1px
  // Можно очистить фон: закомментируйте/раскомментируйте строку ниже при желании:
  // for (int row=0; row<7; row++) GFX_DrawPixel(fb, x+5, y+row, 0);
}
 8000e48:	bf00      	nop
 8000e4a:	bf00      	nop
 8000e4c:	3720      	adds	r7, #32
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	08003950 	.word	0x08003950

08000e58 <GFX_TextWidth>:
    cx += 6; // 5 ширина + 1 зазор
    s++;
  }
}

int GFX_TextWidth(const char* s, uint8_t scale){
 8000e58:	b480      	push	{r7}
 8000e5a:	b085      	sub	sp, #20
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	460b      	mov	r3, r1
 8000e62:	70fb      	strb	r3, [r7, #3]
  if (!s) return 0;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d101      	bne.n	8000e6e <GFX_TextWidth+0x16>
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	e01c      	b.n	8000ea8 <GFX_TextWidth+0x50>
  int n = 0;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	60fb      	str	r3, [r7, #12]
  for (const char* p = s; *p; ++p){
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	60bb      	str	r3, [r7, #8]
 8000e76:	e009      	b.n	8000e8c <GFX_TextWidth+0x34>
    if (*p == '\n') break;
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2b0a      	cmp	r3, #10
 8000e7e:	d00a      	beq.n	8000e96 <GFX_TextWidth+0x3e>
    n++;
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	3301      	adds	r3, #1
 8000e84:	60fb      	str	r3, [r7, #12]
  for (const char* p = s; *p; ++p){
 8000e86:	68bb      	ldr	r3, [r7, #8]
 8000e88:	3301      	adds	r3, #1
 8000e8a:	60bb      	str	r3, [r7, #8]
 8000e8c:	68bb      	ldr	r3, [r7, #8]
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d1f1      	bne.n	8000e78 <GFX_TextWidth+0x20>
 8000e94:	e000      	b.n	8000e98 <GFX_TextWidth+0x40>
    if (*p == '\n') break;
 8000e96:	bf00      	nop
  }
  return n * 6 * (int)scale; // 5px символ + 1px зазор
 8000e98:	78fb      	ldrb	r3, [r7, #3]
 8000e9a:	68fa      	ldr	r2, [r7, #12]
 8000e9c:	fb03 f202 	mul.w	r2, r3, r2
 8000ea0:	4613      	mov	r3, r2
 8000ea2:	005b      	lsls	r3, r3, #1
 8000ea4:	4413      	add	r3, r2
 8000ea6:	005b      	lsls	r3, r3, #1
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3714      	adds	r7, #20
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <GFX_DrawCharScaled>:

void GFX_DrawCharScaled(uint8_t* fb, int x, int y, char c, bool color, uint8_t scale){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b08c      	sub	sp, #48	@ 0x30
 8000eb8:	af02      	add	r7, sp, #8
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
 8000ec0:	70fb      	strb	r3, [r7, #3]
  if (scale <= 1){ GFX_DrawChar(fb, x, y, c, color); return; }
 8000ec2:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d80a      	bhi.n	8000ee0 <GFX_DrawCharScaled+0x2c>
 8000eca:	78fa      	ldrb	r2, [r7, #3]
 8000ecc:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000ed0:	9300      	str	r3, [sp, #0]
 8000ed2:	4613      	mov	r3, r2
 8000ed4:	687a      	ldr	r2, [r7, #4]
 8000ed6:	68b9      	ldr	r1, [r7, #8]
 8000ed8:	68f8      	ldr	r0, [r7, #12]
 8000eda:	f7ff ff73 	bl	8000dc4 <GFX_DrawChar>
 8000ede:	e05c      	b.n	8000f9a <GFX_DrawCharScaled+0xe6>
  if (c < 32 || c > 126) c = '?';
 8000ee0:	78fb      	ldrb	r3, [r7, #3]
 8000ee2:	2b1f      	cmp	r3, #31
 8000ee4:	d902      	bls.n	8000eec <GFX_DrawCharScaled+0x38>
 8000ee6:	78fb      	ldrb	r3, [r7, #3]
 8000ee8:	2b7e      	cmp	r3, #126	@ 0x7e
 8000eea:	d901      	bls.n	8000ef0 <GFX_DrawCharScaled+0x3c>
 8000eec:	233f      	movs	r3, #63	@ 0x3f
 8000eee:	70fb      	strb	r3, [r7, #3]
  extern const uint8_t font5x7[95][5]; // объявление шрифта
  const uint8_t* g = font5x7[(uint8_t)c - 32];
 8000ef0:	78fb      	ldrb	r3, [r7, #3]
 8000ef2:	f1a3 0220 	sub.w	r2, r3, #32
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	4413      	add	r3, r2
 8000efc:	4a28      	ldr	r2, [pc, #160]	@ (8000fa0 <GFX_DrawCharScaled+0xec>)
 8000efe:	4413      	add	r3, r2
 8000f00:	617b      	str	r3, [r7, #20]

  for (int col = 0; col < 5; col++){
 8000f02:	2300      	movs	r3, #0
 8000f04:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f06:	e045      	b.n	8000f94 <GFX_DrawCharScaled+0xe0>
    uint8_t line = g[col];
 8000f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f0a:	697a      	ldr	r2, [r7, #20]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	74fb      	strb	r3, [r7, #19]
    for (int row = 0; row < 7; row++){
 8000f12:	2300      	movs	r3, #0
 8000f14:	623b      	str	r3, [r7, #32]
 8000f16:	e037      	b.n	8000f88 <GFX_DrawCharScaled+0xd4>
      if (line & (1u << row)){
 8000f18:	7cfa      	ldrb	r2, [r7, #19]
 8000f1a:	6a3b      	ldr	r3, [r7, #32]
 8000f1c:	fa22 f303 	lsr.w	r3, r2, r3
 8000f20:	f003 0301 	and.w	r3, r3, #1
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d02c      	beq.n	8000f82 <GFX_DrawCharScaled+0xce>
        // масштабируем пиксель в блок scale x scale
        for (int dy = 0; dy < scale; dy++){
 8000f28:	2300      	movs	r3, #0
 8000f2a:	61fb      	str	r3, [r7, #28]
 8000f2c:	e024      	b.n	8000f78 <GFX_DrawCharScaled+0xc4>
          for (int dx = 0; dx < scale; dx++){
 8000f2e:	2300      	movs	r3, #0
 8000f30:	61bb      	str	r3, [r7, #24]
 8000f32:	e019      	b.n	8000f68 <GFX_DrawCharScaled+0xb4>
            GFX_DrawPixel(fb, x + col*scale + dx, y + row*scale + dy, color);
 8000f34:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000f38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f3a:	fb03 f202 	mul.w	r2, r3, r2
 8000f3e:	68bb      	ldr	r3, [r7, #8]
 8000f40:	441a      	add	r2, r3
 8000f42:	69bb      	ldr	r3, [r7, #24]
 8000f44:	18d1      	adds	r1, r2, r3
 8000f46:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000f4a:	6a3a      	ldr	r2, [r7, #32]
 8000f4c:	fb03 f202 	mul.w	r2, r3, r2
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	441a      	add	r2, r3
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	441a      	add	r2, r3
 8000f58:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000f5c:	68f8      	ldr	r0, [r7, #12]
 8000f5e:	f7ff fee6 	bl	8000d2e <GFX_DrawPixel>
          for (int dx = 0; dx < scale; dx++){
 8000f62:	69bb      	ldr	r3, [r7, #24]
 8000f64:	3301      	adds	r3, #1
 8000f66:	61bb      	str	r3, [r7, #24]
 8000f68:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000f6c:	69ba      	ldr	r2, [r7, #24]
 8000f6e:	429a      	cmp	r2, r3
 8000f70:	dbe0      	blt.n	8000f34 <GFX_DrawCharScaled+0x80>
        for (int dy = 0; dy < scale; dy++){
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	3301      	adds	r3, #1
 8000f76:	61fb      	str	r3, [r7, #28]
 8000f78:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000f7c:	69fa      	ldr	r2, [r7, #28]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	dbd5      	blt.n	8000f2e <GFX_DrawCharScaled+0x7a>
    for (int row = 0; row < 7; row++){
 8000f82:	6a3b      	ldr	r3, [r7, #32]
 8000f84:	3301      	adds	r3, #1
 8000f86:	623b      	str	r3, [r7, #32]
 8000f88:	6a3b      	ldr	r3, [r7, #32]
 8000f8a:	2b06      	cmp	r3, #6
 8000f8c:	ddc4      	ble.n	8000f18 <GFX_DrawCharScaled+0x64>
  for (int col = 0; col < 5; col++){
 8000f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f90:	3301      	adds	r3, #1
 8000f92:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f96:	2b04      	cmp	r3, #4
 8000f98:	ddb6      	ble.n	8000f08 <GFX_DrawCharScaled+0x54>
          }
        }
      }
    }
  }
}
 8000f9a:	3728      	adds	r7, #40	@ 0x28
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	08003950 	.word	0x08003950

08000fa4 <GFX_DrawStringScaled>:

void GFX_DrawStringScaled(uint8_t* fb, int x, int y, const char* s, bool color, uint8_t scale){
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b088      	sub	sp, #32
 8000fa8:	af02      	add	r7, sp, #8
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	607a      	str	r2, [r7, #4]
 8000fb0:	603b      	str	r3, [r7, #0]
  if (!s) return;
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d032      	beq.n	800101e <GFX_DrawStringScaled+0x7a>
  int cx = x;
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	617b      	str	r3, [r7, #20]
  while (*s){
 8000fbc:	e02a      	b.n	8001014 <GFX_DrawStringScaled+0x70>
    if (*s == '\n'){ cx = x; y += (8 * scale); s++; continue; }
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2b0a      	cmp	r3, #10
 8000fc4:	d10b      	bne.n	8000fde <GFX_DrawStringScaled+0x3a>
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	617b      	str	r3, [r7, #20]
 8000fca:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000fce:	00db      	lsls	r3, r3, #3
 8000fd0:	687a      	ldr	r2, [r7, #4]
 8000fd2:	4413      	add	r3, r2
 8000fd4:	607b      	str	r3, [r7, #4]
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	603b      	str	r3, [r7, #0]
 8000fdc:	e01a      	b.n	8001014 <GFX_DrawStringScaled+0x70>
    GFX_DrawCharScaled(fb, cx, y, *s, color, scale);
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	781a      	ldrb	r2, [r3, #0]
 8000fe2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000fe6:	9301      	str	r3, [sp, #4]
 8000fe8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	4613      	mov	r3, r2
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	6979      	ldr	r1, [r7, #20]
 8000ff4:	68f8      	ldr	r0, [r7, #12]
 8000ff6:	f7ff ff5d 	bl	8000eb4 <GFX_DrawCharScaled>
    cx += (6 * scale); // 5px + 1px зазор, умноженное на scale
 8000ffa:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000ffe:	4613      	mov	r3, r2
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	4413      	add	r3, r2
 8001004:	005b      	lsls	r3, r3, #1
 8001006:	461a      	mov	r2, r3
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	4413      	add	r3, r2
 800100c:	617b      	str	r3, [r7, #20]
    s++;
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	3301      	adds	r3, #1
 8001012:	603b      	str	r3, [r7, #0]
  while (*s){
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d1d0      	bne.n	8000fbe <GFX_DrawStringScaled+0x1a>
 800101c:	e000      	b.n	8001020 <GFX_DrawStringScaled+0x7c>
  if (!s) return;
 800101e:	bf00      	nop
  }
}
 8001020:	3718      	adds	r7, #24
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <GFX_DrawGlyph6x8>:
// 'Ч' (U+0427): правая стойка + верхняя полка
static const uint8_t RU_CH_CAP[6] = {
  0x07, 0x09, 0x09, 0x7F, 0x00, 0x00
};

void GFX_DrawGlyph6x8(uint8_t* fb, int x, int y, const uint8_t col[6], bool color, uint8_t scale){
 8001026:	b580      	push	{r7, lr}
 8001028:	b08c      	sub	sp, #48	@ 0x30
 800102a:	af00      	add	r7, sp, #0
 800102c:	60f8      	str	r0, [r7, #12]
 800102e:	60b9      	str	r1, [r7, #8]
 8001030:	607a      	str	r2, [r7, #4]
 8001032:	603b      	str	r3, [r7, #0]
  if (!fb || !col) return;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d07e      	beq.n	8001138 <GFX_DrawGlyph6x8+0x112>
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d07b      	beq.n	8001138 <GFX_DrawGlyph6x8+0x112>
  if (scale <= 1){
 8001040:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001044:	2b01      	cmp	r3, #1
 8001046:	d82a      	bhi.n	800109e <GFX_DrawGlyph6x8+0x78>
    // scale=1: быстренько ставим пиксели
    for (int cx=0; cx<6; ++cx){
 8001048:	2300      	movs	r3, #0
 800104a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800104c:	e023      	b.n	8001096 <GFX_DrawGlyph6x8+0x70>
      uint8_t bits = col[cx];
 800104e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001050:	683a      	ldr	r2, [r7, #0]
 8001052:	4413      	add	r3, r2
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	75bb      	strb	r3, [r7, #22]
      for (int ry=0; ry<8; ++ry){
 8001058:	2300      	movs	r3, #0
 800105a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800105c:	e015      	b.n	800108a <GFX_DrawGlyph6x8+0x64>
        if (bits & (1u<<ry)) GFX_DrawPixel(fb, x+cx, y+ry, color);
 800105e:	7dba      	ldrb	r2, [r7, #22]
 8001060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001062:	fa22 f303 	lsr.w	r3, r2, r3
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	2b00      	cmp	r3, #0
 800106c:	d00a      	beq.n	8001084 <GFX_DrawGlyph6x8+0x5e>
 800106e:	68ba      	ldr	r2, [r7, #8]
 8001070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001072:	18d1      	adds	r1, r2, r3
 8001074:	687a      	ldr	r2, [r7, #4]
 8001076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001078:	441a      	add	r2, r3
 800107a:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800107e:	68f8      	ldr	r0, [r7, #12]
 8001080:	f7ff fe55 	bl	8000d2e <GFX_DrawPixel>
      for (int ry=0; ry<8; ++ry){
 8001084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001086:	3301      	adds	r3, #1
 8001088:	62bb      	str	r3, [r7, #40]	@ 0x28
 800108a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800108c:	2b07      	cmp	r3, #7
 800108e:	dde6      	ble.n	800105e <GFX_DrawGlyph6x8+0x38>
    for (int cx=0; cx<6; ++cx){
 8001090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001092:	3301      	adds	r3, #1
 8001094:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001098:	2b05      	cmp	r3, #5
 800109a:	ddd8      	ble.n	800104e <GFX_DrawGlyph6x8+0x28>
 800109c:	e04d      	b.n	800113a <GFX_DrawGlyph6x8+0x114>
      }
    }
  }else{
    // scale>1: масштабируем блоками
    for (int cx=0; cx<6; ++cx){
 800109e:	2300      	movs	r3, #0
 80010a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80010a2:	e045      	b.n	8001130 <GFX_DrawGlyph6x8+0x10a>
      uint8_t bits = col[cx];
 80010a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a6:	683a      	ldr	r2, [r7, #0]
 80010a8:	4413      	add	r3, r2
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	75fb      	strb	r3, [r7, #23]
      for (int ry=0; ry<8; ++ry){
 80010ae:	2300      	movs	r3, #0
 80010b0:	623b      	str	r3, [r7, #32]
 80010b2:	e037      	b.n	8001124 <GFX_DrawGlyph6x8+0xfe>
        if (bits & (1u<<ry)){
 80010b4:	7dfa      	ldrb	r2, [r7, #23]
 80010b6:	6a3b      	ldr	r3, [r7, #32]
 80010b8:	fa22 f303 	lsr.w	r3, r2, r3
 80010bc:	f003 0301 	and.w	r3, r3, #1
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d02c      	beq.n	800111e <GFX_DrawGlyph6x8+0xf8>
          for (int dy=0; dy<scale; ++dy)
 80010c4:	2300      	movs	r3, #0
 80010c6:	61fb      	str	r3, [r7, #28]
 80010c8:	e024      	b.n	8001114 <GFX_DrawGlyph6x8+0xee>
            for (int dx=0; dx<scale; ++dx)
 80010ca:	2300      	movs	r3, #0
 80010cc:	61bb      	str	r3, [r7, #24]
 80010ce:	e019      	b.n	8001104 <GFX_DrawGlyph6x8+0xde>
              GFX_DrawPixel(fb, x + cx*scale + dx, y + ry*scale + dy, color);
 80010d0:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80010d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010d6:	fb03 f202 	mul.w	r2, r3, r2
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	441a      	add	r2, r3
 80010de:	69bb      	ldr	r3, [r7, #24]
 80010e0:	18d1      	adds	r1, r2, r3
 80010e2:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80010e6:	6a3a      	ldr	r2, [r7, #32]
 80010e8:	fb03 f202 	mul.w	r2, r3, r2
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	441a      	add	r2, r3
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	441a      	add	r2, r3
 80010f4:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80010f8:	68f8      	ldr	r0, [r7, #12]
 80010fa:	f7ff fe18 	bl	8000d2e <GFX_DrawPixel>
            for (int dx=0; dx<scale; ++dx)
 80010fe:	69bb      	ldr	r3, [r7, #24]
 8001100:	3301      	adds	r3, #1
 8001102:	61bb      	str	r3, [r7, #24]
 8001104:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	429a      	cmp	r2, r3
 800110c:	dbe0      	blt.n	80010d0 <GFX_DrawGlyph6x8+0xaa>
          for (int dy=0; dy<scale; ++dy)
 800110e:	69fb      	ldr	r3, [r7, #28]
 8001110:	3301      	adds	r3, #1
 8001112:	61fb      	str	r3, [r7, #28]
 8001114:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001118:	69fa      	ldr	r2, [r7, #28]
 800111a:	429a      	cmp	r2, r3
 800111c:	dbd5      	blt.n	80010ca <GFX_DrawGlyph6x8+0xa4>
      for (int ry=0; ry<8; ++ry){
 800111e:	6a3b      	ldr	r3, [r7, #32]
 8001120:	3301      	adds	r3, #1
 8001122:	623b      	str	r3, [r7, #32]
 8001124:	6a3b      	ldr	r3, [r7, #32]
 8001126:	2b07      	cmp	r3, #7
 8001128:	ddc4      	ble.n	80010b4 <GFX_DrawGlyph6x8+0x8e>
    for (int cx=0; cx<6; ++cx){
 800112a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800112c:	3301      	adds	r3, #1
 800112e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001132:	2b05      	cmp	r3, #5
 8001134:	ddb6      	ble.n	80010a4 <GFX_DrawGlyph6x8+0x7e>
 8001136:	e000      	b.n	800113a <GFX_DrawGlyph6x8+0x114>
  if (!fb || !col) return;
 8001138:	bf00      	nop
        }
      }
    }
  }
}
 800113a:	3730      	adds	r7, #48	@ 0x30
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}

08001140 <utf8_next>:

// Простейший декодер UTF-8: ASCII + кириллица (2-байтовые последовательности D0/D1)
static const char* utf8_next(const char* s, uint32_t* cp){
 8001140:	b480      	push	{r7}
 8001142:	b085      	sub	sp, #20
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	6039      	str	r1, [r7, #0]
  if (!s || !*s){ *cp = 0; return s; }
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d003      	beq.n	8001158 <utf8_next+0x18>
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d104      	bne.n	8001162 <utf8_next+0x22>
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	e03c      	b.n	80011dc <utf8_next+0x9c>
  const uint8_t *p = (const uint8_t*)s;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	60fb      	str	r3, [r7, #12]
  if (*p < 0x80){ *cp = *p; return (const char*)(p+1); }
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	b25b      	sxtb	r3, r3
 800116c:	2b00      	cmp	r3, #0
 800116e:	db07      	blt.n	8001180 <utf8_next+0x40>
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	461a      	mov	r2, r3
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	601a      	str	r2, [r3, #0]
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	3301      	adds	r3, #1
 800117e:	e02d      	b.n	80011dc <utf8_next+0x9c>
  // двухбайтовые
  if ((p[0] == 0xD0) || (p[0] == 0xD1)){
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	2bd0      	cmp	r3, #208	@ 0xd0
 8001186:	d003      	beq.n	8001190 <utf8_next+0x50>
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	2bd1      	cmp	r3, #209	@ 0xd1
 800118e:	d120      	bne.n	80011d2 <utf8_next+0x92>
    uint8_t b1 = p[0], b2 = p[1];
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	72fb      	strb	r3, [r7, #11]
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	3301      	adds	r3, #1
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	72bb      	strb	r3, [r7, #10]
    if (b2 >= 0x80 && b2 <= 0xBF){
 800119e:	f997 300a 	ldrsb.w	r3, [r7, #10]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	da15      	bge.n	80011d2 <utf8_next+0x92>
 80011a6:	7abb      	ldrb	r3, [r7, #10]
 80011a8:	2bbf      	cmp	r3, #191	@ 0xbf
 80011aa:	d812      	bhi.n	80011d2 <utf8_next+0x92>
      // преобразуем в юникод (U+0400..U+045F)
      if (b1 == 0xD0) *cp = 0x0400 + (b2 - 0x80);
 80011ac:	7afb      	ldrb	r3, [r7, #11]
 80011ae:	2bd0      	cmp	r3, #208	@ 0xd0
 80011b0:	d106      	bne.n	80011c0 <utf8_next+0x80>
 80011b2:	7abb      	ldrb	r3, [r7, #10]
 80011b4:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80011b8:	461a      	mov	r2, r3
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	e005      	b.n	80011cc <utf8_next+0x8c>
      else            *cp = 0x0440 + (b2 - 0x80); // 0xD1 0x80.. -> U+0440..
 80011c0:	7abb      	ldrb	r3, [r7, #10]
 80011c2:	f503 7370 	add.w	r3, r3, #960	@ 0x3c0
 80011c6:	461a      	mov	r2, r3
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	601a      	str	r2, [r3, #0]
      return (const char*)(p+2);
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	3302      	adds	r3, #2
 80011d0:	e004      	b.n	80011dc <utf8_next+0x9c>
    }
  }
  // fallback
  *cp = '?';
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	223f      	movs	r2, #63	@ 0x3f
 80011d6:	601a      	str	r2, [r3, #0]
  return (const char*)(p+1);
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	3301      	adds	r3, #1
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3714      	adds	r7, #20
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr

080011e8 <ru_to_ascii_lookalike>:

// Маппинг к ASCII-похожим глифам (возвращает ASCII-символ или 0)
static char ru_to_ascii_lookalike(uint32_t u){
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  switch (u){
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 80011f6:	2b35      	cmp	r3, #53	@ 0x35
 80011f8:	f200 809c 	bhi.w	8001334 <ru_to_ascii_lookalike+0x14c>
 80011fc:	a201      	add	r2, pc, #4	@ (adr r2, 8001204 <ru_to_ascii_lookalike+0x1c>)
 80011fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001202:	bf00      	nop
 8001204:	080012dd 	.word	0x080012dd
 8001208:	08001309 	.word	0x08001309
 800120c:	080012e1 	.word	0x080012e1
 8001210:	08001335 	.word	0x08001335
 8001214:	08001335 	.word	0x08001335
 8001218:	080012e5 	.word	0x080012e5
 800121c:	08001335 	.word	0x08001335
 8001220:	08001335 	.word	0x08001335
 8001224:	08001335 	.word	0x08001335
 8001228:	08001335 	.word	0x08001335
 800122c:	080012e9 	.word	0x080012e9
 8001230:	08001335 	.word	0x08001335
 8001234:	080012ed 	.word	0x080012ed
 8001238:	080012f1 	.word	0x080012f1
 800123c:	080012f5 	.word	0x080012f5
 8001240:	08001335 	.word	0x08001335
 8001244:	080012f9 	.word	0x080012f9
 8001248:	080012fd 	.word	0x080012fd
 800124c:	08001301 	.word	0x08001301
 8001250:	08001335 	.word	0x08001335
 8001254:	08001335 	.word	0x08001335
 8001258:	08001305 	.word	0x08001305
 800125c:	08001335 	.word	0x08001335
 8001260:	08001335 	.word	0x08001335
 8001264:	08001335 	.word	0x08001335
 8001268:	08001335 	.word	0x08001335
 800126c:	08001335 	.word	0x08001335
 8001270:	08001335 	.word	0x08001335
 8001274:	08001335 	.word	0x08001335
 8001278:	08001335 	.word	0x08001335
 800127c:	08001335 	.word	0x08001335
 8001280:	08001335 	.word	0x08001335
 8001284:	0800130d 	.word	0x0800130d
 8001288:	08001335 	.word	0x08001335
 800128c:	08001335 	.word	0x08001335
 8001290:	08001335 	.word	0x08001335
 8001294:	08001335 	.word	0x08001335
 8001298:	08001311 	.word	0x08001311
 800129c:	08001335 	.word	0x08001335
 80012a0:	08001335 	.word	0x08001335
 80012a4:	08001335 	.word	0x08001335
 80012a8:	08001335 	.word	0x08001335
 80012ac:	08001315 	.word	0x08001315
 80012b0:	08001335 	.word	0x08001335
 80012b4:	08001319 	.word	0x08001319
 80012b8:	0800131d 	.word	0x0800131d
 80012bc:	08001321 	.word	0x08001321
 80012c0:	08001335 	.word	0x08001335
 80012c4:	08001325 	.word	0x08001325
 80012c8:	08001329 	.word	0x08001329
 80012cc:	0800132d 	.word	0x0800132d
 80012d0:	08001335 	.word	0x08001335
 80012d4:	08001335 	.word	0x08001335
 80012d8:	08001331 	.word	0x08001331
    // Верхний регистр
    case 0x0410: return 'A'; // А
 80012dc:	2341      	movs	r3, #65	@ 0x41
 80012de:	e02a      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x0412: return 'B'; // В
 80012e0:	2342      	movs	r3, #66	@ 0x42
 80012e2:	e028      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x0415: return 'E'; // Е
 80012e4:	2345      	movs	r3, #69	@ 0x45
 80012e6:	e026      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x041A: return 'K'; // К
 80012e8:	234b      	movs	r3, #75	@ 0x4b
 80012ea:	e024      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x041C: return 'M'; // М
 80012ec:	234d      	movs	r3, #77	@ 0x4d
 80012ee:	e022      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x041D: return 'H'; // Н
 80012f0:	2348      	movs	r3, #72	@ 0x48
 80012f2:	e020      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x041E: return 'O'; // О
 80012f4:	234f      	movs	r3, #79	@ 0x4f
 80012f6:	e01e      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x0420: return 'P'; // Р
 80012f8:	2350      	movs	r3, #80	@ 0x50
 80012fa:	e01c      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x0421: return 'C'; // С
 80012fc:	2343      	movs	r3, #67	@ 0x43
 80012fe:	e01a      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x0422: return 'T'; // Т
 8001300:	2354      	movs	r3, #84	@ 0x54
 8001302:	e018      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x0425: return 'X'; // Х
 8001304:	2358      	movs	r3, #88	@ 0x58
 8001306:	e016      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x0411: return 'B'; // Б ~ B (похоже)
 8001308:	2342      	movs	r3, #66	@ 0x42
 800130a:	e014      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    // Нижний регистр (на всякий случай)
    case 0x0430: return 'a'; // а
 800130c:	2361      	movs	r3, #97	@ 0x61
 800130e:	e012      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x0435: return 'e'; // е
 8001310:	2365      	movs	r3, #101	@ 0x65
 8001312:	e010      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x043A: return 'k'; // к
 8001314:	236b      	movs	r3, #107	@ 0x6b
 8001316:	e00e      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x043C: return 'm'; // м
 8001318:	236d      	movs	r3, #109	@ 0x6d
 800131a:	e00c      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x043D: return 'h'; // н
 800131c:	2368      	movs	r3, #104	@ 0x68
 800131e:	e00a      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x043E: return 'o'; // о
 8001320:	236f      	movs	r3, #111	@ 0x6f
 8001322:	e008      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x0440: return 'p'; // р
 8001324:	2370      	movs	r3, #112	@ 0x70
 8001326:	e006      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x0441: return 'c'; // с
 8001328:	2363      	movs	r3, #99	@ 0x63
 800132a:	e004      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x0442: return 't'; // т
 800132c:	2374      	movs	r3, #116	@ 0x74
 800132e:	e002      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    case 0x0445: return 'x'; // х
 8001330:	2378      	movs	r3, #120	@ 0x78
 8001332:	e000      	b.n	8001336 <ru_to_ascii_lookalike+0x14e>
    default: return 0;
 8001334:	2300      	movs	r3, #0
  }
}
 8001336:	4618      	mov	r0, r3
 8001338:	370c      	adds	r7, #12
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop

08001344 <GFX_DrawStringUTF8_RU>:

void GFX_DrawStringUTF8_RU(uint8_t* fb, int x, int y, const char* utf8, bool color, uint8_t scale){
 8001344:	b580      	push	{r7, lr}
 8001346:	b08c      	sub	sp, #48	@ 0x30
 8001348:	af02      	add	r7, sp, #8
 800134a:	60f8      	str	r0, [r7, #12]
 800134c:	60b9      	str	r1, [r7, #8]
 800134e:	607a      	str	r2, [r7, #4]
 8001350:	603b      	str	r3, [r7, #0]
  if (!fb || !utf8) return;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	2b00      	cmp	r3, #0
 8001356:	f000 80e3 	beq.w	8001520 <GFX_DrawStringUTF8_RU+0x1dc>
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	f000 80df 	beq.w	8001520 <GFX_DrawStringUTF8_RU+0x1dc>
  int cx = x;
 8001362:	68bb      	ldr	r3, [r7, #8]
 8001364:	627b      	str	r3, [r7, #36]	@ 0x24
  const char* p = utf8;
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	623b      	str	r3, [r7, #32]
  while (*p){
 800136a:	e0d3      	b.n	8001514 <GFX_DrawStringUTF8_RU+0x1d0>
    uint32_t u;
    const char* p2 = utf8_next(p, &u);
 800136c:	f107 0314 	add.w	r3, r7, #20
 8001370:	4619      	mov	r1, r3
 8001372:	6a38      	ldr	r0, [r7, #32]
 8001374:	f7ff fee4 	bl	8001140 <utf8_next>
 8001378:	61f8      	str	r0, [r7, #28]
    if (!u) break;
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	2b00      	cmp	r3, #0
 800137e:	f000 80d1 	beq.w	8001524 <GFX_DrawStringUTF8_RU+0x1e0>

    if (u < 128){
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	2b7f      	cmp	r3, #127	@ 0x7f
 8001386:	d837      	bhi.n	80013f8 <GFX_DrawStringUTF8_RU+0xb4>
      // ASCII
      if ((char)u == '\n'){ cx = x; y += (8 * scale); p = p2; continue; }
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2b0a      	cmp	r3, #10
 800138e:	d10a      	bne.n	80013a6 <GFX_DrawStringUTF8_RU+0x62>
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	627b      	str	r3, [r7, #36]	@ 0x24
 8001394:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001398:	00db      	lsls	r3, r3, #3
 800139a:	687a      	ldr	r2, [r7, #4]
 800139c:	4413      	add	r3, r2
 800139e:	607b      	str	r3, [r7, #4]
 80013a0:	69fb      	ldr	r3, [r7, #28]
 80013a2:	623b      	str	r3, [r7, #32]
 80013a4:	e0b6      	b.n	8001514 <GFX_DrawStringUTF8_RU+0x1d0>
      if (scale <= 1) GFX_DrawChar(fb, cx, y, (char)u, color);
 80013a6:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d80b      	bhi.n	80013c6 <GFX_DrawStringUTF8_RU+0x82>
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	b2da      	uxtb	r2, r3
 80013b2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80013b6:	9300      	str	r3, [sp, #0]
 80013b8:	4613      	mov	r3, r2
 80013ba:	687a      	ldr	r2, [r7, #4]
 80013bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80013be:	68f8      	ldr	r0, [r7, #12]
 80013c0:	f7ff fd00 	bl	8000dc4 <GFX_DrawChar>
 80013c4:	e00d      	b.n	80013e2 <GFX_DrawStringUTF8_RU+0x9e>
      else            GFX_DrawCharScaled(fb, cx, y, (char)u, color, scale);
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	b2da      	uxtb	r2, r3
 80013ca:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80013ce:	9301      	str	r3, [sp, #4]
 80013d0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80013d4:	9300      	str	r3, [sp, #0]
 80013d6:	4613      	mov	r3, r2
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80013dc:	68f8      	ldr	r0, [r7, #12]
 80013de:	f7ff fd69 	bl	8000eb4 <GFX_DrawCharScaled>
      cx += 6 * scale;
 80013e2:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 80013e6:	4613      	mov	r3, r2
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	4413      	add	r3, r2
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	461a      	mov	r2, r3
 80013f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f2:	4413      	add	r3, r2
 80013f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80013f6:	e08b      	b.n	8001510 <GFX_DrawStringUTF8_RU+0x1cc>
    } else {
      // Кириллица
      // Сначала попробуем ASCII-похожие
      char a = ru_to_ascii_lookalike(u);
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	4618      	mov	r0, r3
 80013fc:	f7ff fef4 	bl	80011e8 <ru_to_ascii_lookalike>
 8001400:	4603      	mov	r3, r0
 8001402:	76fb      	strb	r3, [r7, #27]
      if (a){
 8001404:	7efb      	ldrb	r3, [r7, #27]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d026      	beq.n	8001458 <GFX_DrawStringUTF8_RU+0x114>
        if (scale <= 1) GFX_DrawChar(fb, cx, y, a, color);
 800140a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800140e:	2b01      	cmp	r3, #1
 8001410:	d80a      	bhi.n	8001428 <GFX_DrawStringUTF8_RU+0xe4>
 8001412:	7efa      	ldrb	r2, [r7, #27]
 8001414:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001418:	9300      	str	r3, [sp, #0]
 800141a:	4613      	mov	r3, r2
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001420:	68f8      	ldr	r0, [r7, #12]
 8001422:	f7ff fccf 	bl	8000dc4 <GFX_DrawChar>
 8001426:	e00c      	b.n	8001442 <GFX_DrawStringUTF8_RU+0xfe>
        else            GFX_DrawCharScaled(fb, cx, y, a, color, scale);
 8001428:	7efa      	ldrb	r2, [r7, #27]
 800142a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800142e:	9301      	str	r3, [sp, #4]
 8001430:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001434:	9300      	str	r3, [sp, #0]
 8001436:	4613      	mov	r3, r2
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800143c:	68f8      	ldr	r0, [r7, #12]
 800143e:	f7ff fd39 	bl	8000eb4 <GFX_DrawCharScaled>
        cx += 6 * scale;
 8001442:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8001446:	4613      	mov	r3, r2
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	4413      	add	r3, r2
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	461a      	mov	r2, r3
 8001450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001452:	4413      	add	r3, r2
 8001454:	627b      	str	r3, [r7, #36]	@ 0x24
 8001456:	e05b      	b.n	8001510 <GFX_DrawStringUTF8_RU+0x1cc>
      } else {
        // Особые глифы (6x8): П, Ч и др. при необходимости
        if (u == 0x041F){ // П
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	f240 421f 	movw	r2, #1055	@ 0x41f
 800145e:	4293      	cmp	r3, r2
 8001460:	d116      	bne.n	8001490 <GFX_DrawStringUTF8_RU+0x14c>
          GFX_DrawGlyph6x8(fb, cx, y, RU_P_CAP, color, scale);
 8001462:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001466:	9301      	str	r3, [sp, #4]
 8001468:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800146c:	9300      	str	r3, [sp, #0]
 800146e:	4b2f      	ldr	r3, [pc, #188]	@ (800152c <GFX_DrawStringUTF8_RU+0x1e8>)
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001474:	68f8      	ldr	r0, [r7, #12]
 8001476:	f7ff fdd6 	bl	8001026 <GFX_DrawGlyph6x8>
          cx += 6 * scale;
 800147a:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 800147e:	4613      	mov	r3, r2
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	4413      	add	r3, r2
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	461a      	mov	r2, r3
 8001488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800148a:	4413      	add	r3, r2
 800148c:	627b      	str	r3, [r7, #36]	@ 0x24
 800148e:	e03f      	b.n	8001510 <GFX_DrawStringUTF8_RU+0x1cc>
        } else if (u == 0x0427){ // Ч
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	f240 4227 	movw	r2, #1063	@ 0x427
 8001496:	4293      	cmp	r3, r2
 8001498:	d116      	bne.n	80014c8 <GFX_DrawStringUTF8_RU+0x184>
          GFX_DrawGlyph6x8(fb, cx, y, RU_CH_CAP, color, scale);
 800149a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800149e:	9301      	str	r3, [sp, #4]
 80014a0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80014a4:	9300      	str	r3, [sp, #0]
 80014a6:	4b22      	ldr	r3, [pc, #136]	@ (8001530 <GFX_DrawStringUTF8_RU+0x1ec>)
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80014ac:	68f8      	ldr	r0, [r7, #12]
 80014ae:	f7ff fdba 	bl	8001026 <GFX_DrawGlyph6x8>
          cx += 6 * scale;
 80014b2:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 80014b6:	4613      	mov	r3, r2
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	4413      	add	r3, r2
 80014bc:	005b      	lsls	r3, r3, #1
 80014be:	461a      	mov	r2, r3
 80014c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014c2:	4413      	add	r3, r2
 80014c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80014c6:	e023      	b.n	8001510 <GFX_DrawStringUTF8_RU+0x1cc>
        } else {
          // неизвестный символ
          if (scale <= 1) GFX_DrawChar(fb, cx, y, '?', color);
 80014c8:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d809      	bhi.n	80014e4 <GFX_DrawStringUTF8_RU+0x1a0>
 80014d0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80014d4:	9300      	str	r3, [sp, #0]
 80014d6:	233f      	movs	r3, #63	@ 0x3f
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80014dc:	68f8      	ldr	r0, [r7, #12]
 80014de:	f7ff fc71 	bl	8000dc4 <GFX_DrawChar>
 80014e2:	e00b      	b.n	80014fc <GFX_DrawStringUTF8_RU+0x1b8>
          else            GFX_DrawCharScaled(fb, cx, y, '?', color, scale);
 80014e4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80014e8:	9301      	str	r3, [sp, #4]
 80014ea:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80014ee:	9300      	str	r3, [sp, #0]
 80014f0:	233f      	movs	r3, #63	@ 0x3f
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80014f6:	68f8      	ldr	r0, [r7, #12]
 80014f8:	f7ff fcdc 	bl	8000eb4 <GFX_DrawCharScaled>
          cx += 6 * scale;
 80014fc:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8001500:	4613      	mov	r3, r2
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	4413      	add	r3, r2
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	461a      	mov	r2, r3
 800150a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800150c:	4413      	add	r3, r2
 800150e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }
    p = p2;
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	623b      	str	r3, [r7, #32]
  while (*p){
 8001514:	6a3b      	ldr	r3, [r7, #32]
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	f47f af27 	bne.w	800136c <GFX_DrawStringUTF8_RU+0x28>
 800151e:	e002      	b.n	8001526 <GFX_DrawStringUTF8_RU+0x1e2>
  if (!fb || !utf8) return;
 8001520:	bf00      	nop
 8001522:	e000      	b.n	8001526 <GFX_DrawStringUTF8_RU+0x1e2>
    if (!u) break;
 8001524:	bf00      	nop
  }
}
 8001526:	3728      	adds	r7, #40	@ 0x28
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	08003b2c 	.word	0x08003b2c
 8001530:	08003b34 	.word	0x08003b34

08001534 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	607b      	str	r3, [r7, #4]
 800153e:	4b10      	ldr	r3, [pc, #64]	@ (8001580 <HAL_MspInit+0x4c>)
 8001540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001542:	4a0f      	ldr	r2, [pc, #60]	@ (8001580 <HAL_MspInit+0x4c>)
 8001544:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001548:	6453      	str	r3, [r2, #68]	@ 0x44
 800154a:	4b0d      	ldr	r3, [pc, #52]	@ (8001580 <HAL_MspInit+0x4c>)
 800154c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800154e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001552:	607b      	str	r3, [r7, #4]
 8001554:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	603b      	str	r3, [r7, #0]
 800155a:	4b09      	ldr	r3, [pc, #36]	@ (8001580 <HAL_MspInit+0x4c>)
 800155c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155e:	4a08      	ldr	r2, [pc, #32]	@ (8001580 <HAL_MspInit+0x4c>)
 8001560:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001564:	6413      	str	r3, [r2, #64]	@ 0x40
 8001566:	4b06      	ldr	r3, [pc, #24]	@ (8001580 <HAL_MspInit+0x4c>)
 8001568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800156a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800156e:	603b      	str	r3, [r7, #0]
 8001570:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001572:	bf00      	nop
 8001574:	370c      	adds	r7, #12
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	40023800 	.word	0x40023800

08001584 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800158c:	f107 030c 	add.w	r3, r7, #12
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	60da      	str	r2, [r3, #12]
 800159a:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a0c      	ldr	r2, [pc, #48]	@ (80015d4 <HAL_RTC_MspInit+0x50>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d111      	bne.n	80015ca <HAL_RTC_MspInit+0x46>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80015a6:	2302      	movs	r3, #2
 80015a8:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80015aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015ae:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015b0:	f107 030c 	add.w	r3, r7, #12
 80015b4:	4618      	mov	r0, r3
 80015b6:	f000 fff1 	bl	800259c <HAL_RCCEx_PeriphCLKConfig>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80015c0:	f7ff fa1e 	bl	8000a00 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80015c4:	4b04      	ldr	r3, [pc, #16]	@ (80015d8 <HAL_RTC_MspInit+0x54>)
 80015c6:	2201      	movs	r2, #1
 80015c8:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80015ca:	bf00      	nop
 80015cc:	3720      	adds	r7, #32
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	40002800 	.word	0x40002800
 80015d8:	42470e3c 	.word	0x42470e3c

080015dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <NMI_Handler+0x4>

080015e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015e8:	bf00      	nop
 80015ea:	e7fd      	b.n	80015e8 <HardFault_Handler+0x4>

080015ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f0:	bf00      	nop
 80015f2:	e7fd      	b.n	80015f0 <MemManage_Handler+0x4>

080015f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <BusFault_Handler+0x4>

080015fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001600:	bf00      	nop
 8001602:	e7fd      	b.n	8001600 <UsageFault_Handler+0x4>

08001604 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr

08001612 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001612:	b480      	push	{r7}
 8001614:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001616:	bf00      	nop
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr

08001620 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001624:	bf00      	nop
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr

0800162e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800162e:	b580      	push	{r7, lr}
 8001630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001632:	f000 f8c7 	bl	80017c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
	...

0800163c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001644:	4a14      	ldr	r2, [pc, #80]	@ (8001698 <_sbrk+0x5c>)
 8001646:	4b15      	ldr	r3, [pc, #84]	@ (800169c <_sbrk+0x60>)
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001650:	4b13      	ldr	r3, [pc, #76]	@ (80016a0 <_sbrk+0x64>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d102      	bne.n	800165e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001658:	4b11      	ldr	r3, [pc, #68]	@ (80016a0 <_sbrk+0x64>)
 800165a:	4a12      	ldr	r2, [pc, #72]	@ (80016a4 <_sbrk+0x68>)
 800165c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800165e:	4b10      	ldr	r3, [pc, #64]	@ (80016a0 <_sbrk+0x64>)
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4413      	add	r3, r2
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	429a      	cmp	r2, r3
 800166a:	d207      	bcs.n	800167c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800166c:	f001 fcaa 	bl	8002fc4 <__errno>
 8001670:	4603      	mov	r3, r0
 8001672:	220c      	movs	r2, #12
 8001674:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001676:	f04f 33ff 	mov.w	r3, #4294967295
 800167a:	e009      	b.n	8001690 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800167c:	4b08      	ldr	r3, [pc, #32]	@ (80016a0 <_sbrk+0x64>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001682:	4b07      	ldr	r3, [pc, #28]	@ (80016a0 <_sbrk+0x64>)
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4413      	add	r3, r2
 800168a:	4a05      	ldr	r2, [pc, #20]	@ (80016a0 <_sbrk+0x64>)
 800168c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800168e:	68fb      	ldr	r3, [r7, #12]
}
 8001690:	4618      	mov	r0, r3
 8001692:	3718      	adds	r7, #24
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20010000 	.word	0x20010000
 800169c:	00000400 	.word	0x00000400
 80016a0:	200004d4 	.word	0x200004d4
 80016a4:	20000628 	.word	0x20000628

080016a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016ac:	4b06      	ldr	r3, [pc, #24]	@ (80016c8 <SystemInit+0x20>)
 80016ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016b2:	4a05      	ldr	r2, [pc, #20]	@ (80016c8 <SystemInit+0x20>)
 80016b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016bc:	bf00      	nop
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	e000ed00 	.word	0xe000ed00

080016cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80016cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001704 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80016d0:	f7ff ffea 	bl	80016a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016d4:	480c      	ldr	r0, [pc, #48]	@ (8001708 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016d6:	490d      	ldr	r1, [pc, #52]	@ (800170c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001710 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016dc:	e002      	b.n	80016e4 <LoopCopyDataInit>

080016de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016e2:	3304      	adds	r3, #4

080016e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016e8:	d3f9      	bcc.n	80016de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001714 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001718 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016f0:	e001      	b.n	80016f6 <LoopFillZerobss>

080016f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016f4:	3204      	adds	r2, #4

080016f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016f8:	d3fb      	bcc.n	80016f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016fa:	f001 fc69 	bl	8002fd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016fe:	f7fe ffed 	bl	80006dc <main>
  bx  lr    
 8001702:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001704:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001708:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800170c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001710:	08003b90 	.word	0x08003b90
  ldr r2, =_sbss
 8001714:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001718:	20000624 	.word	0x20000624

0800171c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800171c:	e7fe      	b.n	800171c <ADC_IRQHandler>
	...

08001720 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001724:	4b0e      	ldr	r3, [pc, #56]	@ (8001760 <HAL_Init+0x40>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a0d      	ldr	r2, [pc, #52]	@ (8001760 <HAL_Init+0x40>)
 800172a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800172e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001730:	4b0b      	ldr	r3, [pc, #44]	@ (8001760 <HAL_Init+0x40>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a0a      	ldr	r2, [pc, #40]	@ (8001760 <HAL_Init+0x40>)
 8001736:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800173a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800173c:	4b08      	ldr	r3, [pc, #32]	@ (8001760 <HAL_Init+0x40>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a07      	ldr	r2, [pc, #28]	@ (8001760 <HAL_Init+0x40>)
 8001742:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001746:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001748:	2003      	movs	r0, #3
 800174a:	f000 f931 	bl	80019b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800174e:	200f      	movs	r0, #15
 8001750:	f000 f808 	bl	8001764 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001754:	f7ff feee 	bl	8001534 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001758:	2300      	movs	r3, #0
}
 800175a:	4618      	mov	r0, r3
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40023c00 	.word	0x40023c00

08001764 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800176c:	4b12      	ldr	r3, [pc, #72]	@ (80017b8 <HAL_InitTick+0x54>)
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	4b12      	ldr	r3, [pc, #72]	@ (80017bc <HAL_InitTick+0x58>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	4619      	mov	r1, r3
 8001776:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800177a:	fbb3 f3f1 	udiv	r3, r3, r1
 800177e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001782:	4618      	mov	r0, r3
 8001784:	f000 f93b 	bl	80019fe <HAL_SYSTICK_Config>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e00e      	b.n	80017b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2b0f      	cmp	r3, #15
 8001796:	d80a      	bhi.n	80017ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001798:	2200      	movs	r2, #0
 800179a:	6879      	ldr	r1, [r7, #4]
 800179c:	f04f 30ff 	mov.w	r0, #4294967295
 80017a0:	f000 f911 	bl	80019c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017a4:	4a06      	ldr	r2, [pc, #24]	@ (80017c0 <HAL_InitTick+0x5c>)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017aa:	2300      	movs	r3, #0
 80017ac:	e000      	b.n	80017b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3708      	adds	r7, #8
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	20000024 	.word	0x20000024
 80017bc:	2000002c 	.word	0x2000002c
 80017c0:	20000028 	.word	0x20000028

080017c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017c8:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <HAL_IncTick+0x20>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	461a      	mov	r2, r3
 80017ce:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <HAL_IncTick+0x24>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4413      	add	r3, r2
 80017d4:	4a04      	ldr	r2, [pc, #16]	@ (80017e8 <HAL_IncTick+0x24>)
 80017d6:	6013      	str	r3, [r2, #0]
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	2000002c 	.word	0x2000002c
 80017e8:	200004d8 	.word	0x200004d8

080017ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  return uwTick;
 80017f0:	4b03      	ldr	r3, [pc, #12]	@ (8001800 <HAL_GetTick+0x14>)
 80017f2:	681b      	ldr	r3, [r3, #0]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	200004d8 	.word	0x200004d8

08001804 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800180c:	f7ff ffee 	bl	80017ec <HAL_GetTick>
 8001810:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800181c:	d005      	beq.n	800182a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800181e:	4b0a      	ldr	r3, [pc, #40]	@ (8001848 <HAL_Delay+0x44>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	461a      	mov	r2, r3
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	4413      	add	r3, r2
 8001828:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800182a:	bf00      	nop
 800182c:	f7ff ffde 	bl	80017ec <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	68fa      	ldr	r2, [r7, #12]
 8001838:	429a      	cmp	r2, r3
 800183a:	d8f7      	bhi.n	800182c <HAL_Delay+0x28>
  {
  }
}
 800183c:	bf00      	nop
 800183e:	bf00      	nop
 8001840:	3710      	adds	r7, #16
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	2000002c 	.word	0x2000002c

0800184c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800184c:	b480      	push	{r7}
 800184e:	b085      	sub	sp, #20
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	f003 0307 	and.w	r3, r3, #7
 800185a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800185c:	4b0c      	ldr	r3, [pc, #48]	@ (8001890 <__NVIC_SetPriorityGrouping+0x44>)
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001862:	68ba      	ldr	r2, [r7, #8]
 8001864:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001868:	4013      	ands	r3, r2
 800186a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001874:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001878:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800187c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800187e:	4a04      	ldr	r2, [pc, #16]	@ (8001890 <__NVIC_SetPriorityGrouping+0x44>)
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	60d3      	str	r3, [r2, #12]
}
 8001884:	bf00      	nop
 8001886:	3714      	adds	r7, #20
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001898:	4b04      	ldr	r3, [pc, #16]	@ (80018ac <__NVIC_GetPriorityGrouping+0x18>)
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	0a1b      	lsrs	r3, r3, #8
 800189e:	f003 0307 	and.w	r3, r3, #7
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	e000ed00 	.word	0xe000ed00

080018b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	6039      	str	r1, [r7, #0]
 80018ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	db0a      	blt.n	80018da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	b2da      	uxtb	r2, r3
 80018c8:	490c      	ldr	r1, [pc, #48]	@ (80018fc <__NVIC_SetPriority+0x4c>)
 80018ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ce:	0112      	lsls	r2, r2, #4
 80018d0:	b2d2      	uxtb	r2, r2
 80018d2:	440b      	add	r3, r1
 80018d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018d8:	e00a      	b.n	80018f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	b2da      	uxtb	r2, r3
 80018de:	4908      	ldr	r1, [pc, #32]	@ (8001900 <__NVIC_SetPriority+0x50>)
 80018e0:	79fb      	ldrb	r3, [r7, #7]
 80018e2:	f003 030f 	and.w	r3, r3, #15
 80018e6:	3b04      	subs	r3, #4
 80018e8:	0112      	lsls	r2, r2, #4
 80018ea:	b2d2      	uxtb	r2, r2
 80018ec:	440b      	add	r3, r1
 80018ee:	761a      	strb	r2, [r3, #24]
}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr
 80018fc:	e000e100 	.word	0xe000e100
 8001900:	e000ed00 	.word	0xe000ed00

08001904 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001904:	b480      	push	{r7}
 8001906:	b089      	sub	sp, #36	@ 0x24
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f003 0307 	and.w	r3, r3, #7
 8001916:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	f1c3 0307 	rsb	r3, r3, #7
 800191e:	2b04      	cmp	r3, #4
 8001920:	bf28      	it	cs
 8001922:	2304      	movcs	r3, #4
 8001924:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	3304      	adds	r3, #4
 800192a:	2b06      	cmp	r3, #6
 800192c:	d902      	bls.n	8001934 <NVIC_EncodePriority+0x30>
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	3b03      	subs	r3, #3
 8001932:	e000      	b.n	8001936 <NVIC_EncodePriority+0x32>
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001938:	f04f 32ff 	mov.w	r2, #4294967295
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	fa02 f303 	lsl.w	r3, r2, r3
 8001942:	43da      	mvns	r2, r3
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	401a      	ands	r2, r3
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800194c:	f04f 31ff 	mov.w	r1, #4294967295
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	fa01 f303 	lsl.w	r3, r1, r3
 8001956:	43d9      	mvns	r1, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800195c:	4313      	orrs	r3, r2
         );
}
 800195e:	4618      	mov	r0, r3
 8001960:	3724      	adds	r7, #36	@ 0x24
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
	...

0800196c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	3b01      	subs	r3, #1
 8001978:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800197c:	d301      	bcc.n	8001982 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800197e:	2301      	movs	r3, #1
 8001980:	e00f      	b.n	80019a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001982:	4a0a      	ldr	r2, [pc, #40]	@ (80019ac <SysTick_Config+0x40>)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3b01      	subs	r3, #1
 8001988:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800198a:	210f      	movs	r1, #15
 800198c:	f04f 30ff 	mov.w	r0, #4294967295
 8001990:	f7ff ff8e 	bl	80018b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001994:	4b05      	ldr	r3, [pc, #20]	@ (80019ac <SysTick_Config+0x40>)
 8001996:	2200      	movs	r2, #0
 8001998:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800199a:	4b04      	ldr	r3, [pc, #16]	@ (80019ac <SysTick_Config+0x40>)
 800199c:	2207      	movs	r2, #7
 800199e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	e000e010 	.word	0xe000e010

080019b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f7ff ff47 	bl	800184c <__NVIC_SetPriorityGrouping>
}
 80019be:	bf00      	nop
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b086      	sub	sp, #24
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	4603      	mov	r3, r0
 80019ce:	60b9      	str	r1, [r7, #8]
 80019d0:	607a      	str	r2, [r7, #4]
 80019d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019d4:	2300      	movs	r3, #0
 80019d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019d8:	f7ff ff5c 	bl	8001894 <__NVIC_GetPriorityGrouping>
 80019dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019de:	687a      	ldr	r2, [r7, #4]
 80019e0:	68b9      	ldr	r1, [r7, #8]
 80019e2:	6978      	ldr	r0, [r7, #20]
 80019e4:	f7ff ff8e 	bl	8001904 <NVIC_EncodePriority>
 80019e8:	4602      	mov	r2, r0
 80019ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ee:	4611      	mov	r1, r2
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff ff5d 	bl	80018b0 <__NVIC_SetPriority>
}
 80019f6:	bf00      	nop
 80019f8:	3718      	adds	r7, #24
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}

080019fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b082      	sub	sp, #8
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f7ff ffb0 	bl	800196c <SysTick_Config>
 8001a0c:	4603      	mov	r3, r0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
	...

08001a18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b089      	sub	sp, #36	@ 0x24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a22:	2300      	movs	r3, #0
 8001a24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a26:	2300      	movs	r3, #0
 8001a28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61fb      	str	r3, [r7, #28]
 8001a32:	e159      	b.n	8001ce8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a34:	2201      	movs	r2, #1
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	697a      	ldr	r2, [r7, #20]
 8001a44:	4013      	ands	r3, r2
 8001a46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a48:	693a      	ldr	r2, [r7, #16]
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	f040 8148 	bne.w	8001ce2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f003 0303 	and.w	r3, r3, #3
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d005      	beq.n	8001a6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d130      	bne.n	8001acc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	2203      	movs	r2, #3
 8001a76:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7a:	43db      	mvns	r3, r3
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	4013      	ands	r3, r2
 8001a80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	68da      	ldr	r2, [r3, #12]
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	005b      	lsls	r3, r3, #1
 8001a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8e:	69ba      	ldr	r2, [r7, #24]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	69ba      	ldr	r2, [r7, #24]
 8001a98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa8:	43db      	mvns	r3, r3
 8001aaa:	69ba      	ldr	r2, [r7, #24]
 8001aac:	4013      	ands	r3, r2
 8001aae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	091b      	lsrs	r3, r3, #4
 8001ab6:	f003 0201 	and.w	r2, r3, #1
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac0:	69ba      	ldr	r2, [r7, #24]
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	69ba      	ldr	r2, [r7, #24]
 8001aca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f003 0303 	and.w	r3, r3, #3
 8001ad4:	2b03      	cmp	r3, #3
 8001ad6:	d017      	beq.n	8001b08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	2203      	movs	r2, #3
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	43db      	mvns	r3, r3
 8001aea:	69ba      	ldr	r2, [r7, #24]
 8001aec:	4013      	ands	r3, r2
 8001aee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	689a      	ldr	r2, [r3, #8]
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	69ba      	ldr	r2, [r7, #24]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f003 0303 	and.w	r3, r3, #3
 8001b10:	2b02      	cmp	r3, #2
 8001b12:	d123      	bne.n	8001b5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b14:	69fb      	ldr	r3, [r7, #28]
 8001b16:	08da      	lsrs	r2, r3, #3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	3208      	adds	r2, #8
 8001b1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	f003 0307 	and.w	r3, r3, #7
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	220f      	movs	r2, #15
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	43db      	mvns	r3, r3
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	4013      	ands	r3, r2
 8001b36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	691a      	ldr	r2, [r3, #16]
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	f003 0307 	and.w	r3, r3, #7
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	fa02 f303 	lsl.w	r3, r2, r3
 8001b48:	69ba      	ldr	r2, [r7, #24]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	08da      	lsrs	r2, r3, #3
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	3208      	adds	r2, #8
 8001b56:	69b9      	ldr	r1, [r7, #24]
 8001b58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	2203      	movs	r2, #3
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	4013      	ands	r3, r2
 8001b72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f003 0203 	and.w	r2, r3, #3
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	fa02 f303 	lsl.w	r3, r2, r3
 8001b84:	69ba      	ldr	r2, [r7, #24]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	f000 80a2 	beq.w	8001ce2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	60fb      	str	r3, [r7, #12]
 8001ba2:	4b57      	ldr	r3, [pc, #348]	@ (8001d00 <HAL_GPIO_Init+0x2e8>)
 8001ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ba6:	4a56      	ldr	r2, [pc, #344]	@ (8001d00 <HAL_GPIO_Init+0x2e8>)
 8001ba8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bac:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bae:	4b54      	ldr	r3, [pc, #336]	@ (8001d00 <HAL_GPIO_Init+0x2e8>)
 8001bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001bba:	4a52      	ldr	r2, [pc, #328]	@ (8001d04 <HAL_GPIO_Init+0x2ec>)
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	089b      	lsrs	r3, r3, #2
 8001bc0:	3302      	adds	r3, #2
 8001bc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	f003 0303 	and.w	r3, r3, #3
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	220f      	movs	r2, #15
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	43db      	mvns	r3, r3
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	4013      	ands	r3, r2
 8001bdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a49      	ldr	r2, [pc, #292]	@ (8001d08 <HAL_GPIO_Init+0x2f0>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d019      	beq.n	8001c1a <HAL_GPIO_Init+0x202>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4a48      	ldr	r2, [pc, #288]	@ (8001d0c <HAL_GPIO_Init+0x2f4>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d013      	beq.n	8001c16 <HAL_GPIO_Init+0x1fe>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4a47      	ldr	r2, [pc, #284]	@ (8001d10 <HAL_GPIO_Init+0x2f8>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d00d      	beq.n	8001c12 <HAL_GPIO_Init+0x1fa>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4a46      	ldr	r2, [pc, #280]	@ (8001d14 <HAL_GPIO_Init+0x2fc>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d007      	beq.n	8001c0e <HAL_GPIO_Init+0x1f6>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4a45      	ldr	r2, [pc, #276]	@ (8001d18 <HAL_GPIO_Init+0x300>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d101      	bne.n	8001c0a <HAL_GPIO_Init+0x1f2>
 8001c06:	2304      	movs	r3, #4
 8001c08:	e008      	b.n	8001c1c <HAL_GPIO_Init+0x204>
 8001c0a:	2307      	movs	r3, #7
 8001c0c:	e006      	b.n	8001c1c <HAL_GPIO_Init+0x204>
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e004      	b.n	8001c1c <HAL_GPIO_Init+0x204>
 8001c12:	2302      	movs	r3, #2
 8001c14:	e002      	b.n	8001c1c <HAL_GPIO_Init+0x204>
 8001c16:	2301      	movs	r3, #1
 8001c18:	e000      	b.n	8001c1c <HAL_GPIO_Init+0x204>
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	69fa      	ldr	r2, [r7, #28]
 8001c1e:	f002 0203 	and.w	r2, r2, #3
 8001c22:	0092      	lsls	r2, r2, #2
 8001c24:	4093      	lsls	r3, r2
 8001c26:	69ba      	ldr	r2, [r7, #24]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c2c:	4935      	ldr	r1, [pc, #212]	@ (8001d04 <HAL_GPIO_Init+0x2ec>)
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	089b      	lsrs	r3, r3, #2
 8001c32:	3302      	adds	r3, #2
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c3a:	4b38      	ldr	r3, [pc, #224]	@ (8001d1c <HAL_GPIO_Init+0x304>)
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	43db      	mvns	r3, r3
 8001c44:	69ba      	ldr	r2, [r7, #24]
 8001c46:	4013      	ands	r3, r2
 8001c48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d003      	beq.n	8001c5e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001c56:	69ba      	ldr	r2, [r7, #24]
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c5e:	4a2f      	ldr	r2, [pc, #188]	@ (8001d1c <HAL_GPIO_Init+0x304>)
 8001c60:	69bb      	ldr	r3, [r7, #24]
 8001c62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c64:	4b2d      	ldr	r3, [pc, #180]	@ (8001d1c <HAL_GPIO_Init+0x304>)
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	69ba      	ldr	r2, [r7, #24]
 8001c70:	4013      	ands	r3, r2
 8001c72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d003      	beq.n	8001c88 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	4313      	orrs	r3, r2
 8001c86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c88:	4a24      	ldr	r2, [pc, #144]	@ (8001d1c <HAL_GPIO_Init+0x304>)
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c8e:	4b23      	ldr	r3, [pc, #140]	@ (8001d1c <HAL_GPIO_Init+0x304>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	43db      	mvns	r3, r3
 8001c98:	69ba      	ldr	r2, [r7, #24]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d003      	beq.n	8001cb2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cb2:	4a1a      	ldr	r2, [pc, #104]	@ (8001d1c <HAL_GPIO_Init+0x304>)
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001cb8:	4b18      	ldr	r3, [pc, #96]	@ (8001d1c <HAL_GPIO_Init+0x304>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	43db      	mvns	r3, r3
 8001cc2:	69ba      	ldr	r2, [r7, #24]
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d003      	beq.n	8001cdc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cdc:	4a0f      	ldr	r2, [pc, #60]	@ (8001d1c <HAL_GPIO_Init+0x304>)
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	61fb      	str	r3, [r7, #28]
 8001ce8:	69fb      	ldr	r3, [r7, #28]
 8001cea:	2b0f      	cmp	r3, #15
 8001cec:	f67f aea2 	bls.w	8001a34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cf0:	bf00      	nop
 8001cf2:	bf00      	nop
 8001cf4:	3724      	adds	r7, #36	@ 0x24
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	40023800 	.word	0x40023800
 8001d04:	40013800 	.word	0x40013800
 8001d08:	40020000 	.word	0x40020000
 8001d0c:	40020400 	.word	0x40020400
 8001d10:	40020800 	.word	0x40020800
 8001d14:	40020c00 	.word	0x40020c00
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	40013c00 	.word	0x40013c00

08001d20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	460b      	mov	r3, r1
 8001d2a:	807b      	strh	r3, [r7, #2]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d30:	787b      	ldrb	r3, [r7, #1]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d003      	beq.n	8001d3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d36:	887a      	ldrh	r2, [r7, #2]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d3c:	e003      	b.n	8001d46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d3e:	887b      	ldrh	r3, [r7, #2]
 8001d40:	041a      	lsls	r2, r3, #16
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	619a      	str	r2, [r3, #24]
}
 8001d46:	bf00      	nop
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
	...

08001d54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b086      	sub	sp, #24
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d101      	bne.n	8001d66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e267      	b.n	8002236 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d075      	beq.n	8001e5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001d72:	4b88      	ldr	r3, [pc, #544]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	f003 030c 	and.w	r3, r3, #12
 8001d7a:	2b04      	cmp	r3, #4
 8001d7c:	d00c      	beq.n	8001d98 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d7e:	4b85      	ldr	r3, [pc, #532]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001d86:	2b08      	cmp	r3, #8
 8001d88:	d112      	bne.n	8001db0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d8a:	4b82      	ldr	r3, [pc, #520]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d92:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d96:	d10b      	bne.n	8001db0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d98:	4b7e      	ldr	r3, [pc, #504]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d05b      	beq.n	8001e5c <HAL_RCC_OscConfig+0x108>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d157      	bne.n	8001e5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e242      	b.n	8002236 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001db8:	d106      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x74>
 8001dba:	4b76      	ldr	r3, [pc, #472]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a75      	ldr	r2, [pc, #468]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001dc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dc4:	6013      	str	r3, [r2, #0]
 8001dc6:	e01d      	b.n	8001e04 <HAL_RCC_OscConfig+0xb0>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001dd0:	d10c      	bne.n	8001dec <HAL_RCC_OscConfig+0x98>
 8001dd2:	4b70      	ldr	r3, [pc, #448]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a6f      	ldr	r2, [pc, #444]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001dd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ddc:	6013      	str	r3, [r2, #0]
 8001dde:	4b6d      	ldr	r3, [pc, #436]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a6c      	ldr	r2, [pc, #432]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001de4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001de8:	6013      	str	r3, [r2, #0]
 8001dea:	e00b      	b.n	8001e04 <HAL_RCC_OscConfig+0xb0>
 8001dec:	4b69      	ldr	r3, [pc, #420]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a68      	ldr	r2, [pc, #416]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001df2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001df6:	6013      	str	r3, [r2, #0]
 8001df8:	4b66      	ldr	r3, [pc, #408]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a65      	ldr	r2, [pc, #404]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001dfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d013      	beq.n	8001e34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e0c:	f7ff fcee 	bl	80017ec <HAL_GetTick>
 8001e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e12:	e008      	b.n	8001e26 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e14:	f7ff fcea 	bl	80017ec <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	2b64      	cmp	r3, #100	@ 0x64
 8001e20:	d901      	bls.n	8001e26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e22:	2303      	movs	r3, #3
 8001e24:	e207      	b.n	8002236 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e26:	4b5b      	ldr	r3, [pc, #364]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d0f0      	beq.n	8001e14 <HAL_RCC_OscConfig+0xc0>
 8001e32:	e014      	b.n	8001e5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e34:	f7ff fcda 	bl	80017ec <HAL_GetTick>
 8001e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e3c:	f7ff fcd6 	bl	80017ec <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b64      	cmp	r3, #100	@ 0x64
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e1f3      	b.n	8002236 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e4e:	4b51      	ldr	r3, [pc, #324]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d1f0      	bne.n	8001e3c <HAL_RCC_OscConfig+0xe8>
 8001e5a:	e000      	b.n	8001e5e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d063      	beq.n	8001f32 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001e6a:	4b4a      	ldr	r3, [pc, #296]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	f003 030c 	and.w	r3, r3, #12
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d00b      	beq.n	8001e8e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e76:	4b47      	ldr	r3, [pc, #284]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001e7e:	2b08      	cmp	r3, #8
 8001e80:	d11c      	bne.n	8001ebc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e82:	4b44      	ldr	r3, [pc, #272]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d116      	bne.n	8001ebc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e8e:	4b41      	ldr	r3, [pc, #260]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d005      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x152>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	68db      	ldr	r3, [r3, #12]
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d001      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e1c7      	b.n	8002236 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ea6:	4b3b      	ldr	r3, [pc, #236]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	691b      	ldr	r3, [r3, #16]
 8001eb2:	00db      	lsls	r3, r3, #3
 8001eb4:	4937      	ldr	r1, [pc, #220]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eba:	e03a      	b.n	8001f32 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d020      	beq.n	8001f06 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ec4:	4b34      	ldr	r3, [pc, #208]	@ (8001f98 <HAL_RCC_OscConfig+0x244>)
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eca:	f7ff fc8f 	bl	80017ec <HAL_GetTick>
 8001ece:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ed0:	e008      	b.n	8001ee4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ed2:	f7ff fc8b 	bl	80017ec <HAL_GetTick>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	2b02      	cmp	r3, #2
 8001ede:	d901      	bls.n	8001ee4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e1a8      	b.n	8002236 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ee4:	4b2b      	ldr	r3, [pc, #172]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 0302 	and.w	r3, r3, #2
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d0f0      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ef0:	4b28      	ldr	r3, [pc, #160]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	691b      	ldr	r3, [r3, #16]
 8001efc:	00db      	lsls	r3, r3, #3
 8001efe:	4925      	ldr	r1, [pc, #148]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001f00:	4313      	orrs	r3, r2
 8001f02:	600b      	str	r3, [r1, #0]
 8001f04:	e015      	b.n	8001f32 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f06:	4b24      	ldr	r3, [pc, #144]	@ (8001f98 <HAL_RCC_OscConfig+0x244>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f0c:	f7ff fc6e 	bl	80017ec <HAL_GetTick>
 8001f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f12:	e008      	b.n	8001f26 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f14:	f7ff fc6a 	bl	80017ec <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d901      	bls.n	8001f26 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001f22:	2303      	movs	r3, #3
 8001f24:	e187      	b.n	8002236 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f26:	4b1b      	ldr	r3, [pc, #108]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0302 	and.w	r3, r3, #2
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d1f0      	bne.n	8001f14 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0308 	and.w	r3, r3, #8
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d036      	beq.n	8001fac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	695b      	ldr	r3, [r3, #20]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d016      	beq.n	8001f74 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f46:	4b15      	ldr	r3, [pc, #84]	@ (8001f9c <HAL_RCC_OscConfig+0x248>)
 8001f48:	2201      	movs	r2, #1
 8001f4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f4c:	f7ff fc4e 	bl	80017ec <HAL_GetTick>
 8001f50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f52:	e008      	b.n	8001f66 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f54:	f7ff fc4a 	bl	80017ec <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e167      	b.n	8002236 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f66:	4b0b      	ldr	r3, [pc, #44]	@ (8001f94 <HAL_RCC_OscConfig+0x240>)
 8001f68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f6a:	f003 0302 	and.w	r3, r3, #2
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d0f0      	beq.n	8001f54 <HAL_RCC_OscConfig+0x200>
 8001f72:	e01b      	b.n	8001fac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f74:	4b09      	ldr	r3, [pc, #36]	@ (8001f9c <HAL_RCC_OscConfig+0x248>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f7a:	f7ff fc37 	bl	80017ec <HAL_GetTick>
 8001f7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f80:	e00e      	b.n	8001fa0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f82:	f7ff fc33 	bl	80017ec <HAL_GetTick>
 8001f86:	4602      	mov	r2, r0
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	d907      	bls.n	8001fa0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001f90:	2303      	movs	r3, #3
 8001f92:	e150      	b.n	8002236 <HAL_RCC_OscConfig+0x4e2>
 8001f94:	40023800 	.word	0x40023800
 8001f98:	42470000 	.word	0x42470000
 8001f9c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fa0:	4b88      	ldr	r3, [pc, #544]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 8001fa2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fa4:	f003 0302 	and.w	r3, r3, #2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d1ea      	bne.n	8001f82 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0304 	and.w	r3, r3, #4
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	f000 8097 	beq.w	80020e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fbe:	4b81      	ldr	r3, [pc, #516]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d10f      	bne.n	8001fea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	60bb      	str	r3, [r7, #8]
 8001fce:	4b7d      	ldr	r3, [pc, #500]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 8001fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd2:	4a7c      	ldr	r2, [pc, #496]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 8001fd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fda:	4b7a      	ldr	r3, [pc, #488]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fe2:	60bb      	str	r3, [r7, #8]
 8001fe4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fea:	4b77      	ldr	r3, [pc, #476]	@ (80021c8 <HAL_RCC_OscConfig+0x474>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d118      	bne.n	8002028 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ff6:	4b74      	ldr	r3, [pc, #464]	@ (80021c8 <HAL_RCC_OscConfig+0x474>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a73      	ldr	r2, [pc, #460]	@ (80021c8 <HAL_RCC_OscConfig+0x474>)
 8001ffc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002000:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002002:	f7ff fbf3 	bl	80017ec <HAL_GetTick>
 8002006:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002008:	e008      	b.n	800201c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800200a:	f7ff fbef 	bl	80017ec <HAL_GetTick>
 800200e:	4602      	mov	r2, r0
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	2b02      	cmp	r3, #2
 8002016:	d901      	bls.n	800201c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002018:	2303      	movs	r3, #3
 800201a:	e10c      	b.n	8002236 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800201c:	4b6a      	ldr	r3, [pc, #424]	@ (80021c8 <HAL_RCC_OscConfig+0x474>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002024:	2b00      	cmp	r3, #0
 8002026:	d0f0      	beq.n	800200a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	2b01      	cmp	r3, #1
 800202e:	d106      	bne.n	800203e <HAL_RCC_OscConfig+0x2ea>
 8002030:	4b64      	ldr	r3, [pc, #400]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 8002032:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002034:	4a63      	ldr	r2, [pc, #396]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 8002036:	f043 0301 	orr.w	r3, r3, #1
 800203a:	6713      	str	r3, [r2, #112]	@ 0x70
 800203c:	e01c      	b.n	8002078 <HAL_RCC_OscConfig+0x324>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	2b05      	cmp	r3, #5
 8002044:	d10c      	bne.n	8002060 <HAL_RCC_OscConfig+0x30c>
 8002046:	4b5f      	ldr	r3, [pc, #380]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 8002048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800204a:	4a5e      	ldr	r2, [pc, #376]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 800204c:	f043 0304 	orr.w	r3, r3, #4
 8002050:	6713      	str	r3, [r2, #112]	@ 0x70
 8002052:	4b5c      	ldr	r3, [pc, #368]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 8002054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002056:	4a5b      	ldr	r2, [pc, #364]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 8002058:	f043 0301 	orr.w	r3, r3, #1
 800205c:	6713      	str	r3, [r2, #112]	@ 0x70
 800205e:	e00b      	b.n	8002078 <HAL_RCC_OscConfig+0x324>
 8002060:	4b58      	ldr	r3, [pc, #352]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 8002062:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002064:	4a57      	ldr	r2, [pc, #348]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 8002066:	f023 0301 	bic.w	r3, r3, #1
 800206a:	6713      	str	r3, [r2, #112]	@ 0x70
 800206c:	4b55      	ldr	r3, [pc, #340]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 800206e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002070:	4a54      	ldr	r2, [pc, #336]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 8002072:	f023 0304 	bic.w	r3, r3, #4
 8002076:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d015      	beq.n	80020ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002080:	f7ff fbb4 	bl	80017ec <HAL_GetTick>
 8002084:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002086:	e00a      	b.n	800209e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002088:	f7ff fbb0 	bl	80017ec <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002096:	4293      	cmp	r3, r2
 8002098:	d901      	bls.n	800209e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e0cb      	b.n	8002236 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800209e:	4b49      	ldr	r3, [pc, #292]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 80020a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d0ee      	beq.n	8002088 <HAL_RCC_OscConfig+0x334>
 80020aa:	e014      	b.n	80020d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ac:	f7ff fb9e 	bl	80017ec <HAL_GetTick>
 80020b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020b2:	e00a      	b.n	80020ca <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020b4:	f7ff fb9a 	bl	80017ec <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d901      	bls.n	80020ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e0b5      	b.n	8002236 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020ca:	4b3e      	ldr	r3, [pc, #248]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 80020cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020ce:	f003 0302 	and.w	r3, r3, #2
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d1ee      	bne.n	80020b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80020d6:	7dfb      	ldrb	r3, [r7, #23]
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d105      	bne.n	80020e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020dc:	4b39      	ldr	r3, [pc, #228]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 80020de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e0:	4a38      	ldr	r2, [pc, #224]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 80020e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020e6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	f000 80a1 	beq.w	8002234 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80020f2:	4b34      	ldr	r3, [pc, #208]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	f003 030c 	and.w	r3, r3, #12
 80020fa:	2b08      	cmp	r3, #8
 80020fc:	d05c      	beq.n	80021b8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	699b      	ldr	r3, [r3, #24]
 8002102:	2b02      	cmp	r3, #2
 8002104:	d141      	bne.n	800218a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002106:	4b31      	ldr	r3, [pc, #196]	@ (80021cc <HAL_RCC_OscConfig+0x478>)
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800210c:	f7ff fb6e 	bl	80017ec <HAL_GetTick>
 8002110:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002112:	e008      	b.n	8002126 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002114:	f7ff fb6a 	bl	80017ec <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	2b02      	cmp	r3, #2
 8002120:	d901      	bls.n	8002126 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e087      	b.n	8002236 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002126:	4b27      	ldr	r3, [pc, #156]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d1f0      	bne.n	8002114 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	69da      	ldr	r2, [r3, #28]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6a1b      	ldr	r3, [r3, #32]
 800213a:	431a      	orrs	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002140:	019b      	lsls	r3, r3, #6
 8002142:	431a      	orrs	r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002148:	085b      	lsrs	r3, r3, #1
 800214a:	3b01      	subs	r3, #1
 800214c:	041b      	lsls	r3, r3, #16
 800214e:	431a      	orrs	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002154:	061b      	lsls	r3, r3, #24
 8002156:	491b      	ldr	r1, [pc, #108]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 8002158:	4313      	orrs	r3, r2
 800215a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800215c:	4b1b      	ldr	r3, [pc, #108]	@ (80021cc <HAL_RCC_OscConfig+0x478>)
 800215e:	2201      	movs	r2, #1
 8002160:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002162:	f7ff fb43 	bl	80017ec <HAL_GetTick>
 8002166:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002168:	e008      	b.n	800217c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800216a:	f7ff fb3f 	bl	80017ec <HAL_GetTick>
 800216e:	4602      	mov	r2, r0
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	2b02      	cmp	r3, #2
 8002176:	d901      	bls.n	800217c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e05c      	b.n	8002236 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800217c:	4b11      	ldr	r3, [pc, #68]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d0f0      	beq.n	800216a <HAL_RCC_OscConfig+0x416>
 8002188:	e054      	b.n	8002234 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800218a:	4b10      	ldr	r3, [pc, #64]	@ (80021cc <HAL_RCC_OscConfig+0x478>)
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002190:	f7ff fb2c 	bl	80017ec <HAL_GetTick>
 8002194:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002196:	e008      	b.n	80021aa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002198:	f7ff fb28 	bl	80017ec <HAL_GetTick>
 800219c:	4602      	mov	r2, r0
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d901      	bls.n	80021aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80021a6:	2303      	movs	r3, #3
 80021a8:	e045      	b.n	8002236 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021aa:	4b06      	ldr	r3, [pc, #24]	@ (80021c4 <HAL_RCC_OscConfig+0x470>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d1f0      	bne.n	8002198 <HAL_RCC_OscConfig+0x444>
 80021b6:	e03d      	b.n	8002234 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	699b      	ldr	r3, [r3, #24]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d107      	bne.n	80021d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e038      	b.n	8002236 <HAL_RCC_OscConfig+0x4e2>
 80021c4:	40023800 	.word	0x40023800
 80021c8:	40007000 	.word	0x40007000
 80021cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80021d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002240 <HAL_RCC_OscConfig+0x4ec>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	699b      	ldr	r3, [r3, #24]
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d028      	beq.n	8002230 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d121      	bne.n	8002230 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d11a      	bne.n	8002230 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021fa:	68fa      	ldr	r2, [r7, #12]
 80021fc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002200:	4013      	ands	r3, r2
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002206:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002208:	4293      	cmp	r3, r2
 800220a:	d111      	bne.n	8002230 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002216:	085b      	lsrs	r3, r3, #1
 8002218:	3b01      	subs	r3, #1
 800221a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800221c:	429a      	cmp	r2, r3
 800221e:	d107      	bne.n	8002230 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800222a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800222c:	429a      	cmp	r2, r3
 800222e:	d001      	beq.n	8002234 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e000      	b.n	8002236 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3718      	adds	r7, #24
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	40023800 	.word	0x40023800

08002244 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d101      	bne.n	8002258 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e0cc      	b.n	80023f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002258:	4b68      	ldr	r3, [pc, #416]	@ (80023fc <HAL_RCC_ClockConfig+0x1b8>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0307 	and.w	r3, r3, #7
 8002260:	683a      	ldr	r2, [r7, #0]
 8002262:	429a      	cmp	r2, r3
 8002264:	d90c      	bls.n	8002280 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002266:	4b65      	ldr	r3, [pc, #404]	@ (80023fc <HAL_RCC_ClockConfig+0x1b8>)
 8002268:	683a      	ldr	r2, [r7, #0]
 800226a:	b2d2      	uxtb	r2, r2
 800226c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800226e:	4b63      	ldr	r3, [pc, #396]	@ (80023fc <HAL_RCC_ClockConfig+0x1b8>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 0307 	and.w	r3, r3, #7
 8002276:	683a      	ldr	r2, [r7, #0]
 8002278:	429a      	cmp	r2, r3
 800227a:	d001      	beq.n	8002280 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e0b8      	b.n	80023f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0302 	and.w	r3, r3, #2
 8002288:	2b00      	cmp	r3, #0
 800228a:	d020      	beq.n	80022ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 0304 	and.w	r3, r3, #4
 8002294:	2b00      	cmp	r3, #0
 8002296:	d005      	beq.n	80022a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002298:	4b59      	ldr	r3, [pc, #356]	@ (8002400 <HAL_RCC_ClockConfig+0x1bc>)
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	4a58      	ldr	r2, [pc, #352]	@ (8002400 <HAL_RCC_ClockConfig+0x1bc>)
 800229e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80022a2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0308 	and.w	r3, r3, #8
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d005      	beq.n	80022bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022b0:	4b53      	ldr	r3, [pc, #332]	@ (8002400 <HAL_RCC_ClockConfig+0x1bc>)
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	4a52      	ldr	r2, [pc, #328]	@ (8002400 <HAL_RCC_ClockConfig+0x1bc>)
 80022b6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80022ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022bc:	4b50      	ldr	r3, [pc, #320]	@ (8002400 <HAL_RCC_ClockConfig+0x1bc>)
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	494d      	ldr	r1, [pc, #308]	@ (8002400 <HAL_RCC_ClockConfig+0x1bc>)
 80022ca:	4313      	orrs	r3, r2
 80022cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d044      	beq.n	8002364 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d107      	bne.n	80022f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e2:	4b47      	ldr	r3, [pc, #284]	@ (8002400 <HAL_RCC_ClockConfig+0x1bc>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d119      	bne.n	8002322 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e07f      	b.n	80023f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	2b02      	cmp	r3, #2
 80022f8:	d003      	beq.n	8002302 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022fe:	2b03      	cmp	r3, #3
 8002300:	d107      	bne.n	8002312 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002302:	4b3f      	ldr	r3, [pc, #252]	@ (8002400 <HAL_RCC_ClockConfig+0x1bc>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d109      	bne.n	8002322 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e06f      	b.n	80023f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002312:	4b3b      	ldr	r3, [pc, #236]	@ (8002400 <HAL_RCC_ClockConfig+0x1bc>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0302 	and.w	r3, r3, #2
 800231a:	2b00      	cmp	r3, #0
 800231c:	d101      	bne.n	8002322 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e067      	b.n	80023f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002322:	4b37      	ldr	r3, [pc, #220]	@ (8002400 <HAL_RCC_ClockConfig+0x1bc>)
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	f023 0203 	bic.w	r2, r3, #3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	4934      	ldr	r1, [pc, #208]	@ (8002400 <HAL_RCC_ClockConfig+0x1bc>)
 8002330:	4313      	orrs	r3, r2
 8002332:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002334:	f7ff fa5a 	bl	80017ec <HAL_GetTick>
 8002338:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800233a:	e00a      	b.n	8002352 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800233c:	f7ff fa56 	bl	80017ec <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	f241 3288 	movw	r2, #5000	@ 0x1388
 800234a:	4293      	cmp	r3, r2
 800234c:	d901      	bls.n	8002352 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e04f      	b.n	80023f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002352:	4b2b      	ldr	r3, [pc, #172]	@ (8002400 <HAL_RCC_ClockConfig+0x1bc>)
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	f003 020c 	and.w	r2, r3, #12
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	429a      	cmp	r2, r3
 8002362:	d1eb      	bne.n	800233c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002364:	4b25      	ldr	r3, [pc, #148]	@ (80023fc <HAL_RCC_ClockConfig+0x1b8>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0307 	and.w	r3, r3, #7
 800236c:	683a      	ldr	r2, [r7, #0]
 800236e:	429a      	cmp	r2, r3
 8002370:	d20c      	bcs.n	800238c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002372:	4b22      	ldr	r3, [pc, #136]	@ (80023fc <HAL_RCC_ClockConfig+0x1b8>)
 8002374:	683a      	ldr	r2, [r7, #0]
 8002376:	b2d2      	uxtb	r2, r2
 8002378:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800237a:	4b20      	ldr	r3, [pc, #128]	@ (80023fc <HAL_RCC_ClockConfig+0x1b8>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	683a      	ldr	r2, [r7, #0]
 8002384:	429a      	cmp	r2, r3
 8002386:	d001      	beq.n	800238c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e032      	b.n	80023f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0304 	and.w	r3, r3, #4
 8002394:	2b00      	cmp	r3, #0
 8002396:	d008      	beq.n	80023aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002398:	4b19      	ldr	r3, [pc, #100]	@ (8002400 <HAL_RCC_ClockConfig+0x1bc>)
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	4916      	ldr	r1, [pc, #88]	@ (8002400 <HAL_RCC_ClockConfig+0x1bc>)
 80023a6:	4313      	orrs	r3, r2
 80023a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 0308 	and.w	r3, r3, #8
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d009      	beq.n	80023ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023b6:	4b12      	ldr	r3, [pc, #72]	@ (8002400 <HAL_RCC_ClockConfig+0x1bc>)
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	691b      	ldr	r3, [r3, #16]
 80023c2:	00db      	lsls	r3, r3, #3
 80023c4:	490e      	ldr	r1, [pc, #56]	@ (8002400 <HAL_RCC_ClockConfig+0x1bc>)
 80023c6:	4313      	orrs	r3, r2
 80023c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023ca:	f000 f821 	bl	8002410 <HAL_RCC_GetSysClockFreq>
 80023ce:	4602      	mov	r2, r0
 80023d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002400 <HAL_RCC_ClockConfig+0x1bc>)
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	091b      	lsrs	r3, r3, #4
 80023d6:	f003 030f 	and.w	r3, r3, #15
 80023da:	490a      	ldr	r1, [pc, #40]	@ (8002404 <HAL_RCC_ClockConfig+0x1c0>)
 80023dc:	5ccb      	ldrb	r3, [r1, r3]
 80023de:	fa22 f303 	lsr.w	r3, r2, r3
 80023e2:	4a09      	ldr	r2, [pc, #36]	@ (8002408 <HAL_RCC_ClockConfig+0x1c4>)
 80023e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80023e6:	4b09      	ldr	r3, [pc, #36]	@ (800240c <HAL_RCC_ClockConfig+0x1c8>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff f9ba 	bl	8001764 <HAL_InitTick>

  return HAL_OK;
 80023f0:	2300      	movs	r3, #0
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3710      	adds	r7, #16
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	40023c00 	.word	0x40023c00
 8002400:	40023800 	.word	0x40023800
 8002404:	08003b3c 	.word	0x08003b3c
 8002408:	20000024 	.word	0x20000024
 800240c:	20000028 	.word	0x20000028

08002410 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002410:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002414:	b090      	sub	sp, #64	@ 0x40
 8002416:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002418:	2300      	movs	r3, #0
 800241a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800241c:	2300      	movs	r3, #0
 800241e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002420:	2300      	movs	r3, #0
 8002422:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002424:	2300      	movs	r3, #0
 8002426:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002428:	4b59      	ldr	r3, [pc, #356]	@ (8002590 <HAL_RCC_GetSysClockFreq+0x180>)
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f003 030c 	and.w	r3, r3, #12
 8002430:	2b08      	cmp	r3, #8
 8002432:	d00d      	beq.n	8002450 <HAL_RCC_GetSysClockFreq+0x40>
 8002434:	2b08      	cmp	r3, #8
 8002436:	f200 80a1 	bhi.w	800257c <HAL_RCC_GetSysClockFreq+0x16c>
 800243a:	2b00      	cmp	r3, #0
 800243c:	d002      	beq.n	8002444 <HAL_RCC_GetSysClockFreq+0x34>
 800243e:	2b04      	cmp	r3, #4
 8002440:	d003      	beq.n	800244a <HAL_RCC_GetSysClockFreq+0x3a>
 8002442:	e09b      	b.n	800257c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002444:	4b53      	ldr	r3, [pc, #332]	@ (8002594 <HAL_RCC_GetSysClockFreq+0x184>)
 8002446:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002448:	e09b      	b.n	8002582 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800244a:	4b53      	ldr	r3, [pc, #332]	@ (8002598 <HAL_RCC_GetSysClockFreq+0x188>)
 800244c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800244e:	e098      	b.n	8002582 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002450:	4b4f      	ldr	r3, [pc, #316]	@ (8002590 <HAL_RCC_GetSysClockFreq+0x180>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002458:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800245a:	4b4d      	ldr	r3, [pc, #308]	@ (8002590 <HAL_RCC_GetSysClockFreq+0x180>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d028      	beq.n	80024b8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002466:	4b4a      	ldr	r3, [pc, #296]	@ (8002590 <HAL_RCC_GetSysClockFreq+0x180>)
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	099b      	lsrs	r3, r3, #6
 800246c:	2200      	movs	r2, #0
 800246e:	623b      	str	r3, [r7, #32]
 8002470:	627a      	str	r2, [r7, #36]	@ 0x24
 8002472:	6a3b      	ldr	r3, [r7, #32]
 8002474:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002478:	2100      	movs	r1, #0
 800247a:	4b47      	ldr	r3, [pc, #284]	@ (8002598 <HAL_RCC_GetSysClockFreq+0x188>)
 800247c:	fb03 f201 	mul.w	r2, r3, r1
 8002480:	2300      	movs	r3, #0
 8002482:	fb00 f303 	mul.w	r3, r0, r3
 8002486:	4413      	add	r3, r2
 8002488:	4a43      	ldr	r2, [pc, #268]	@ (8002598 <HAL_RCC_GetSysClockFreq+0x188>)
 800248a:	fba0 1202 	umull	r1, r2, r0, r2
 800248e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002490:	460a      	mov	r2, r1
 8002492:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002494:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002496:	4413      	add	r3, r2
 8002498:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800249a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800249c:	2200      	movs	r2, #0
 800249e:	61bb      	str	r3, [r7, #24]
 80024a0:	61fa      	str	r2, [r7, #28]
 80024a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80024aa:	f7fd fef1 	bl	8000290 <__aeabi_uldivmod>
 80024ae:	4602      	mov	r2, r0
 80024b0:	460b      	mov	r3, r1
 80024b2:	4613      	mov	r3, r2
 80024b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80024b6:	e053      	b.n	8002560 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024b8:	4b35      	ldr	r3, [pc, #212]	@ (8002590 <HAL_RCC_GetSysClockFreq+0x180>)
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	099b      	lsrs	r3, r3, #6
 80024be:	2200      	movs	r2, #0
 80024c0:	613b      	str	r3, [r7, #16]
 80024c2:	617a      	str	r2, [r7, #20]
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80024ca:	f04f 0b00 	mov.w	fp, #0
 80024ce:	4652      	mov	r2, sl
 80024d0:	465b      	mov	r3, fp
 80024d2:	f04f 0000 	mov.w	r0, #0
 80024d6:	f04f 0100 	mov.w	r1, #0
 80024da:	0159      	lsls	r1, r3, #5
 80024dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024e0:	0150      	lsls	r0, r2, #5
 80024e2:	4602      	mov	r2, r0
 80024e4:	460b      	mov	r3, r1
 80024e6:	ebb2 080a 	subs.w	r8, r2, sl
 80024ea:	eb63 090b 	sbc.w	r9, r3, fp
 80024ee:	f04f 0200 	mov.w	r2, #0
 80024f2:	f04f 0300 	mov.w	r3, #0
 80024f6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80024fa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80024fe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002502:	ebb2 0408 	subs.w	r4, r2, r8
 8002506:	eb63 0509 	sbc.w	r5, r3, r9
 800250a:	f04f 0200 	mov.w	r2, #0
 800250e:	f04f 0300 	mov.w	r3, #0
 8002512:	00eb      	lsls	r3, r5, #3
 8002514:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002518:	00e2      	lsls	r2, r4, #3
 800251a:	4614      	mov	r4, r2
 800251c:	461d      	mov	r5, r3
 800251e:	eb14 030a 	adds.w	r3, r4, sl
 8002522:	603b      	str	r3, [r7, #0]
 8002524:	eb45 030b 	adc.w	r3, r5, fp
 8002528:	607b      	str	r3, [r7, #4]
 800252a:	f04f 0200 	mov.w	r2, #0
 800252e:	f04f 0300 	mov.w	r3, #0
 8002532:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002536:	4629      	mov	r1, r5
 8002538:	028b      	lsls	r3, r1, #10
 800253a:	4621      	mov	r1, r4
 800253c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002540:	4621      	mov	r1, r4
 8002542:	028a      	lsls	r2, r1, #10
 8002544:	4610      	mov	r0, r2
 8002546:	4619      	mov	r1, r3
 8002548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800254a:	2200      	movs	r2, #0
 800254c:	60bb      	str	r3, [r7, #8]
 800254e:	60fa      	str	r2, [r7, #12]
 8002550:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002554:	f7fd fe9c 	bl	8000290 <__aeabi_uldivmod>
 8002558:	4602      	mov	r2, r0
 800255a:	460b      	mov	r3, r1
 800255c:	4613      	mov	r3, r2
 800255e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002560:	4b0b      	ldr	r3, [pc, #44]	@ (8002590 <HAL_RCC_GetSysClockFreq+0x180>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	0c1b      	lsrs	r3, r3, #16
 8002566:	f003 0303 	and.w	r3, r3, #3
 800256a:	3301      	adds	r3, #1
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002570:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002574:	fbb2 f3f3 	udiv	r3, r2, r3
 8002578:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800257a:	e002      	b.n	8002582 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800257c:	4b05      	ldr	r3, [pc, #20]	@ (8002594 <HAL_RCC_GetSysClockFreq+0x184>)
 800257e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002580:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002584:	4618      	mov	r0, r3
 8002586:	3740      	adds	r7, #64	@ 0x40
 8002588:	46bd      	mov	sp, r7
 800258a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800258e:	bf00      	nop
 8002590:	40023800 	.word	0x40023800
 8002594:	00f42400 	.word	0x00f42400
 8002598:	017d7840 	.word	0x017d7840

0800259c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025a4:	2300      	movs	r3, #0
 80025a6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80025a8:	2300      	movs	r3, #0
 80025aa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d105      	bne.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d035      	beq.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80025c4:	4b67      	ldr	r3, [pc, #412]	@ (8002764 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80025ca:	f7ff f90f 	bl	80017ec <HAL_GetTick>
 80025ce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80025d0:	e008      	b.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80025d2:	f7ff f90b 	bl	80017ec <HAL_GetTick>
 80025d6:	4602      	mov	r2, r0
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d901      	bls.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e0ba      	b.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80025e4:	4b60      	ldr	r3, [pc, #384]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d1f0      	bne.n	80025d2 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	019a      	lsls	r2, r3, #6
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	071b      	lsls	r3, r3, #28
 80025fc:	495a      	ldr	r1, [pc, #360]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80025fe:	4313      	orrs	r3, r2
 8002600:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002604:	4b57      	ldr	r3, [pc, #348]	@ (8002764 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002606:	2201      	movs	r2, #1
 8002608:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800260a:	f7ff f8ef 	bl	80017ec <HAL_GetTick>
 800260e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002610:	e008      	b.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002612:	f7ff f8eb 	bl	80017ec <HAL_GetTick>
 8002616:	4602      	mov	r2, r0
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	2b02      	cmp	r3, #2
 800261e:	d901      	bls.n	8002624 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	e09a      	b.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002624:	4b50      	ldr	r3, [pc, #320]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d0f0      	beq.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0302 	and.w	r3, r3, #2
 8002638:	2b00      	cmp	r3, #0
 800263a:	f000 8083 	beq.w	8002744 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	60fb      	str	r3, [r7, #12]
 8002642:	4b49      	ldr	r3, [pc, #292]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002646:	4a48      	ldr	r2, [pc, #288]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002648:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800264c:	6413      	str	r3, [r2, #64]	@ 0x40
 800264e:	4b46      	ldr	r3, [pc, #280]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002652:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002656:	60fb      	str	r3, [r7, #12]
 8002658:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800265a:	4b44      	ldr	r3, [pc, #272]	@ (800276c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a43      	ldr	r2, [pc, #268]	@ (800276c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002660:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002664:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002666:	f7ff f8c1 	bl	80017ec <HAL_GetTick>
 800266a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800266c:	e008      	b.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800266e:	f7ff f8bd 	bl	80017ec <HAL_GetTick>
 8002672:	4602      	mov	r2, r0
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	2b02      	cmp	r3, #2
 800267a:	d901      	bls.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800267c:	2303      	movs	r3, #3
 800267e:	e06c      	b.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002680:	4b3a      	ldr	r3, [pc, #232]	@ (800276c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002688:	2b00      	cmp	r3, #0
 800268a:	d0f0      	beq.n	800266e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800268c:	4b36      	ldr	r3, [pc, #216]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800268e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002690:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002694:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d02f      	beq.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x160>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d028      	beq.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80026aa:	4b2f      	ldr	r3, [pc, #188]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80026ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026b2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80026b4:	4b2e      	ldr	r3, [pc, #184]	@ (8002770 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80026b6:	2201      	movs	r2, #1
 80026b8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80026ba:	4b2d      	ldr	r3, [pc, #180]	@ (8002770 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80026bc:	2200      	movs	r2, #0
 80026be:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80026c0:	4a29      	ldr	r2, [pc, #164]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80026c6:	4b28      	ldr	r3, [pc, #160]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80026c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026ca:	f003 0301 	and.w	r3, r3, #1
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d114      	bne.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80026d2:	f7ff f88b 	bl	80017ec <HAL_GetTick>
 80026d6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026d8:	e00a      	b.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026da:	f7ff f887 	bl	80017ec <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d901      	bls.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	e034      	b.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80026f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026f4:	f003 0302 	and.w	r3, r3, #2
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d0ee      	beq.n	80026da <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002704:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002708:	d10d      	bne.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800270a:	4b17      	ldr	r3, [pc, #92]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800271a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800271e:	4912      	ldr	r1, [pc, #72]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002720:	4313      	orrs	r3, r2
 8002722:	608b      	str	r3, [r1, #8]
 8002724:	e005      	b.n	8002732 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8002726:	4b10      	ldr	r3, [pc, #64]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	4a0f      	ldr	r2, [pc, #60]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800272c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002730:	6093      	str	r3, [r2, #8]
 8002732:	4b0d      	ldr	r3, [pc, #52]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002734:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800273e:	490a      	ldr	r1, [pc, #40]	@ (8002768 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002740:	4313      	orrs	r3, r2
 8002742:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0308 	and.w	r3, r3, #8
 800274c:	2b00      	cmp	r3, #0
 800274e:	d003      	beq.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	7c1a      	ldrb	r2, [r3, #16]
 8002754:	4b07      	ldr	r3, [pc, #28]	@ (8002774 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002756:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	3718      	adds	r7, #24
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	42470068 	.word	0x42470068
 8002768:	40023800 	.word	0x40023800
 800276c:	40007000 	.word	0x40007000
 8002770:	42470e40 	.word	0x42470e40
 8002774:	424711e0 	.word	0x424711e0

08002778 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d101      	bne.n	800278a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e073      	b.n	8002872 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	7f5b      	ldrb	r3, [r3, #29]
 800278e:	b2db      	uxtb	r3, r3
 8002790:	2b00      	cmp	r3, #0
 8002792:	d105      	bne.n	80027a0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	f7fe fef2 	bl	8001584 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2202      	movs	r2, #2
 80027a4:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	f003 0310 	and.w	r3, r3, #16
 80027b0:	2b10      	cmp	r3, #16
 80027b2:	d055      	beq.n	8002860 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	22ca      	movs	r2, #202	@ 0xca
 80027ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2253      	movs	r2, #83	@ 0x53
 80027c2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f000 fa49 	bl	8002c5c <RTC_EnterInitMode>
 80027ca:	4603      	mov	r3, r0
 80027cc:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80027ce:	7bfb      	ldrb	r3, [r7, #15]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d12c      	bne.n	800282e <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	6812      	ldr	r2, [r2, #0]
 80027de:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80027e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80027e6:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	6899      	ldr	r1, [r3, #8]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685a      	ldr	r2, [r3, #4]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	431a      	orrs	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	695b      	ldr	r3, [r3, #20]
 80027fc:	431a      	orrs	r2, r3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	430a      	orrs	r2, r1
 8002804:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	68d2      	ldr	r2, [r2, #12]
 800280e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	6919      	ldr	r1, [r3, #16]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	041a      	lsls	r2, r3, #16
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	430a      	orrs	r2, r1
 8002822:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f000 fa50 	bl	8002cca <RTC_ExitInitMode>
 800282a:	4603      	mov	r3, r0
 800282c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800282e:	7bfb      	ldrb	r3, [r7, #15]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d110      	bne.n	8002856 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002842:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	699a      	ldr	r2, [r3, #24]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	430a      	orrs	r2, r1
 8002854:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	22ff      	movs	r2, #255	@ 0xff
 800285c:	625a      	str	r2, [r3, #36]	@ 0x24
 800285e:	e001      	b.n	8002864 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002860:	2300      	movs	r3, #0
 8002862:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8002864:	7bfb      	ldrb	r3, [r7, #15]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d102      	bne.n	8002870 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2201      	movs	r2, #1
 800286e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8002870:	7bfb      	ldrb	r3, [r7, #15]
}
 8002872:	4618      	mov	r0, r3
 8002874:	3710      	adds	r7, #16
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800287a:	b590      	push	{r4, r7, lr}
 800287c:	b087      	sub	sp, #28
 800287e:	af00      	add	r7, sp, #0
 8002880:	60f8      	str	r0, [r7, #12]
 8002882:	60b9      	str	r1, [r7, #8]
 8002884:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002886:	2300      	movs	r3, #0
 8002888:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	7f1b      	ldrb	r3, [r3, #28]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d101      	bne.n	8002896 <HAL_RTC_SetTime+0x1c>
 8002892:	2302      	movs	r3, #2
 8002894:	e087      	b.n	80029a6 <HAL_RTC_SetTime+0x12c>
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2201      	movs	r2, #1
 800289a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2202      	movs	r2, #2
 80028a0:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d126      	bne.n	80028f6 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d102      	bne.n	80028bc <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	2200      	movs	r2, #0
 80028ba:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	4618      	mov	r0, r3
 80028c2:	f000 fa27 	bl	8002d14 <RTC_ByteToBcd2>
 80028c6:	4603      	mov	r3, r0
 80028c8:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	785b      	ldrb	r3, [r3, #1]
 80028ce:	4618      	mov	r0, r3
 80028d0:	f000 fa20 	bl	8002d14 <RTC_ByteToBcd2>
 80028d4:	4603      	mov	r3, r0
 80028d6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80028d8:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	789b      	ldrb	r3, [r3, #2]
 80028de:	4618      	mov	r0, r3
 80028e0:	f000 fa18 	bl	8002d14 <RTC_ByteToBcd2>
 80028e4:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80028e6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	78db      	ldrb	r3, [r3, #3]
 80028ee:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80028f0:	4313      	orrs	r3, r2
 80028f2:	617b      	str	r3, [r7, #20]
 80028f4:	e018      	b.n	8002928 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002900:	2b00      	cmp	r3, #0
 8002902:	d102      	bne.n	800290a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	2200      	movs	r2, #0
 8002908:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	785b      	ldrb	r3, [r3, #1]
 8002914:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002916:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8002918:	68ba      	ldr	r2, [r7, #8]
 800291a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800291c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	78db      	ldrb	r3, [r3, #3]
 8002922:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002924:	4313      	orrs	r3, r2
 8002926:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	22ca      	movs	r2, #202	@ 0xca
 800292e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	2253      	movs	r2, #83	@ 0x53
 8002936:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f000 f98f 	bl	8002c5c <RTC_EnterInitMode>
 800293e:	4603      	mov	r3, r0
 8002940:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002942:	7cfb      	ldrb	r3, [r7, #19]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d120      	bne.n	800298a <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8002952:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002956:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	689a      	ldr	r2, [r3, #8]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002966:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	6899      	ldr	r1, [r3, #8]
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	68da      	ldr	r2, [r3, #12]
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	691b      	ldr	r3, [r3, #16]
 8002976:	431a      	orrs	r2, r3
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	430a      	orrs	r2, r1
 800297e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002980:	68f8      	ldr	r0, [r7, #12]
 8002982:	f000 f9a2 	bl	8002cca <RTC_ExitInitMode>
 8002986:	4603      	mov	r3, r0
 8002988:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800298a:	7cfb      	ldrb	r3, [r7, #19]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d102      	bne.n	8002996 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2201      	movs	r2, #1
 8002994:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	22ff      	movs	r2, #255	@ 0xff
 800299c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2200      	movs	r2, #0
 80029a2:	771a      	strb	r2, [r3, #28]

  return status;
 80029a4:	7cfb      	ldrb	r3, [r7, #19]
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	371c      	adds	r7, #28
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd90      	pop	{r4, r7, pc}

080029ae <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80029ae:	b580      	push	{r7, lr}
 80029b0:	b086      	sub	sp, #24
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	60f8      	str	r0, [r7, #12]
 80029b6:	60b9      	str	r1, [r7, #8]
 80029b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80029ba:	2300      	movs	r3, #0
 80029bc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	691b      	ldr	r3, [r3, #16]
 80029ce:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80029e0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80029e4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	0c1b      	lsrs	r3, r3, #16
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80029f0:	b2da      	uxtb	r2, r3
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	0a1b      	lsrs	r3, r3, #8
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a00:	b2da      	uxtb	r2, r3
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a0e:	b2da      	uxtb	r2, r3
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	0d9b      	lsrs	r3, r3, #22
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	b2da      	uxtb	r2, r3
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d11a      	bne.n	8002a60 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f000 f98e 	bl	8002d50 <RTC_Bcd2ToByte>
 8002a34:	4603      	mov	r3, r0
 8002a36:	461a      	mov	r2, r3
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	785b      	ldrb	r3, [r3, #1]
 8002a40:	4618      	mov	r0, r3
 8002a42:	f000 f985 	bl	8002d50 <RTC_Bcd2ToByte>
 8002a46:	4603      	mov	r3, r0
 8002a48:	461a      	mov	r2, r3
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	789b      	ldrb	r3, [r3, #2]
 8002a52:	4618      	mov	r0, r3
 8002a54:	f000 f97c 	bl	8002d50 <RTC_Bcd2ToByte>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002a60:	2300      	movs	r3, #0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3718      	adds	r7, #24
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002a6a:	b590      	push	{r4, r7, lr}
 8002a6c:	b087      	sub	sp, #28
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	60f8      	str	r0, [r7, #12]
 8002a72:	60b9      	str	r1, [r7, #8]
 8002a74:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002a76:	2300      	movs	r3, #0
 8002a78:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	7f1b      	ldrb	r3, [r3, #28]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d101      	bne.n	8002a86 <HAL_RTC_SetDate+0x1c>
 8002a82:	2302      	movs	r3, #2
 8002a84:	e071      	b.n	8002b6a <HAL_RTC_SetDate+0x100>
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2201      	movs	r2, #1
 8002a8a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2202      	movs	r2, #2
 8002a90:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d10e      	bne.n	8002ab6 <HAL_RTC_SetDate+0x4c>
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	785b      	ldrb	r3, [r3, #1]
 8002a9c:	f003 0310 	and.w	r3, r3, #16
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d008      	beq.n	8002ab6 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	785b      	ldrb	r3, [r3, #1]
 8002aa8:	f023 0310 	bic.w	r3, r3, #16
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	330a      	adds	r3, #10
 8002ab0:	b2da      	uxtb	r2, r3
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d11c      	bne.n	8002af6 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	78db      	ldrb	r3, [r3, #3]
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f000 f927 	bl	8002d14 <RTC_ByteToBcd2>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	785b      	ldrb	r3, [r3, #1]
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f000 f920 	bl	8002d14 <RTC_ByteToBcd2>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002ad8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	789b      	ldrb	r3, [r3, #2]
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f000 f918 	bl	8002d14 <RTC_ByteToBcd2>
 8002ae4:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002ae6:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002af0:	4313      	orrs	r3, r2
 8002af2:	617b      	str	r3, [r7, #20]
 8002af4:	e00e      	b.n	8002b14 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	78db      	ldrb	r3, [r3, #3]
 8002afa:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	785b      	ldrb	r3, [r3, #1]
 8002b00:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002b02:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002b04:	68ba      	ldr	r2, [r7, #8]
 8002b06:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002b08:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002b10:	4313      	orrs	r3, r2
 8002b12:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	22ca      	movs	r2, #202	@ 0xca
 8002b1a:	625a      	str	r2, [r3, #36]	@ 0x24
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2253      	movs	r2, #83	@ 0x53
 8002b22:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002b24:	68f8      	ldr	r0, [r7, #12]
 8002b26:	f000 f899 	bl	8002c5c <RTC_EnterInitMode>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002b2e:	7cfb      	ldrb	r3, [r7, #19]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d10c      	bne.n	8002b4e <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002b3e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002b42:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002b44:	68f8      	ldr	r0, [r7, #12]
 8002b46:	f000 f8c0 	bl	8002cca <RTC_ExitInitMode>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002b4e:	7cfb      	ldrb	r3, [r7, #19]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d102      	bne.n	8002b5a <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2201      	movs	r2, #1
 8002b58:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	22ff      	movs	r2, #255	@ 0xff
 8002b60:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2200      	movs	r2, #0
 8002b66:	771a      	strb	r2, [r3, #28]

  return status;
 8002b68:	7cfb      	ldrb	r3, [r7, #19]
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	371c      	adds	r7, #28
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd90      	pop	{r4, r7, pc}

08002b72 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b086      	sub	sp, #24
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	60f8      	str	r0, [r7, #12]
 8002b7a:	60b9      	str	r1, [r7, #8]
 8002b7c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002b8c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002b90:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	0c1b      	lsrs	r3, r3, #16
 8002b96:	b2da      	uxtb	r2, r3
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	0a1b      	lsrs	r3, r3, #8
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	f003 031f 	and.w	r3, r3, #31
 8002ba6:	b2da      	uxtb	r2, r3
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002bb4:	b2da      	uxtb	r2, r3
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	0b5b      	lsrs	r3, r3, #13
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	f003 0307 	and.w	r3, r3, #7
 8002bc4:	b2da      	uxtb	r2, r3
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d11a      	bne.n	8002c06 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	78db      	ldrb	r3, [r3, #3]
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f000 f8bb 	bl	8002d50 <RTC_Bcd2ToByte>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	461a      	mov	r2, r3
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	785b      	ldrb	r3, [r3, #1]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f000 f8b2 	bl	8002d50 <RTC_Bcd2ToByte>
 8002bec:	4603      	mov	r3, r0
 8002bee:	461a      	mov	r2, r3
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	789b      	ldrb	r3, [r3, #2]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f000 f8a9 	bl	8002d50 <RTC_Bcd2ToByte>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	461a      	mov	r2, r3
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3718      	adds	r7, #24
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a0d      	ldr	r2, [pc, #52]	@ (8002c58 <HAL_RTC_WaitForSynchro+0x48>)
 8002c22:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c24:	f7fe fde2 	bl	80017ec <HAL_GetTick>
 8002c28:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002c2a:	e009      	b.n	8002c40 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002c2c:	f7fe fdde 	bl	80017ec <HAL_GetTick>
 8002c30:	4602      	mov	r2, r0
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c3a:	d901      	bls.n	8002c40 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8002c3c:	2303      	movs	r3, #3
 8002c3e:	e007      	b.n	8002c50 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	f003 0320 	and.w	r3, r3, #32
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d0ee      	beq.n	8002c2c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8002c4e:	2300      	movs	r3, #0
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3710      	adds	r7, #16
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	00013f5f 	.word	0x00013f5f

08002c5c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c64:	2300      	movs	r3, #0
 8002c66:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d122      	bne.n	8002cc0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	68da      	ldr	r2, [r3, #12]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002c88:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002c8a:	f7fe fdaf 	bl	80017ec <HAL_GetTick>
 8002c8e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002c90:	e00c      	b.n	8002cac <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002c92:	f7fe fdab 	bl	80017ec <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002ca0:	d904      	bls.n	8002cac <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2204      	movs	r2, #4
 8002ca6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d102      	bne.n	8002cc0 <RTC_EnterInitMode+0x64>
 8002cba:	7bfb      	ldrb	r3, [r7, #15]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d1e8      	bne.n	8002c92 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b084      	sub	sp, #16
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68da      	ldr	r2, [r3, #12]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ce4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f003 0320 	and.w	r3, r3, #32
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d10a      	bne.n	8002d0a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f7ff ff8b 	bl	8002c10 <HAL_RTC_WaitForSynchro>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d004      	beq.n	8002d0a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2204      	movs	r2, #4
 8002d04:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002d0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3710      	adds	r7, #16
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002d22:	e005      	b.n	8002d30 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	3301      	adds	r3, #1
 8002d28:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
 8002d2c:	3b0a      	subs	r3, #10
 8002d2e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8002d30:	79fb      	ldrb	r3, [r7, #7]
 8002d32:	2b09      	cmp	r3, #9
 8002d34:	d8f6      	bhi.n	8002d24 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	011b      	lsls	r3, r3, #4
 8002d3c:	b2da      	uxtb	r2, r3
 8002d3e:	79fb      	ldrb	r3, [r7, #7]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	b2db      	uxtb	r3, r3
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3714      	adds	r7, #20
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b085      	sub	sp, #20
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	4603      	mov	r3, r0
 8002d58:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8002d5e:	79fb      	ldrb	r3, [r7, #7]
 8002d60:	091b      	lsrs	r3, r3, #4
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	461a      	mov	r2, r3
 8002d66:	4613      	mov	r3, r2
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	4413      	add	r3, r2
 8002d6c:	005b      	lsls	r3, r3, #1
 8002d6e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	b2da      	uxtb	r2, r3
 8002d74:	79fb      	ldrb	r3, [r7, #7]
 8002d76:	f003 030f 	and.w	r3, r3, #15
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	4413      	add	r3, r2
 8002d7e:	b2db      	uxtb	r3, r3
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3714      	adds	r7, #20
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr

08002d8c <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b086      	sub	sp, #24
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	60b9      	str	r1, [r7, #8]
 8002d96:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	7f1b      	ldrb	r3, [r3, #28]
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d101      	bne.n	8002da8 <HAL_RTCEx_SetWakeUpTimer+0x1c>
 8002da4:	2302      	movs	r3, #2
 8002da6:	e08a      	b.n	8002ebe <HAL_RTCEx_SetWakeUpTimer+0x132>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2201      	movs	r2, #1
 8002dac:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2202      	movs	r2, #2
 8002db2:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	22ca      	movs	r2, #202	@ 0xca
 8002dba:	625a      	str	r2, [r3, #36]	@ 0x24
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	2253      	movs	r2, #83	@ 0x53
 8002dc2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d01e      	beq.n	8002e10 <HAL_RTCEx_SetWakeUpTimer+0x84>
  {
    tickstart = HAL_GetTick();
 8002dd2:	f7fe fd0b 	bl	80017ec <HAL_GetTick>
 8002dd6:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 8002dd8:	e013      	b.n	8002e02 <HAL_RTCEx_SetWakeUpTimer+0x76>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002dda:	f7fe fd07 	bl	80017ec <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002de8:	d90b      	bls.n	8002e02 <HAL_RTCEx_SetWakeUpTimer+0x76>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	22ff      	movs	r2, #255	@ 0xff
 8002df0:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2203      	movs	r2, #3
 8002df6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e05d      	b.n	8002ebe <HAL_RTCEx_SetWakeUpTimer+0x132>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	f003 0304 	and.w	r3, r3, #4
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d1e4      	bne.n	8002dda <HAL_RTCEx_SetWakeUpTimer+0x4e>
      }
    }
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689a      	ldr	r2, [r3, #8]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e1e:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	b2da      	uxtb	r2, r3
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002e30:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e32:	f7fe fcdb 	bl	80017ec <HAL_GetTick>
 8002e36:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8002e38:	e013      	b.n	8002e62 <HAL_RTCEx_SetWakeUpTimer+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002e3a:	f7fe fcd7 	bl	80017ec <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e48:	d90b      	bls.n	8002e62 <HAL_RTCEx_SetWakeUpTimer+0xd6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	22ff      	movs	r2, #255	@ 0xff
 8002e50:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2203      	movs	r2, #3
 8002e56:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e02d      	b.n	8002ebe <HAL_RTCEx_SetWakeUpTimer+0x132>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	f003 0304 	and.w	r3, r3, #4
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d0e4      	beq.n	8002e3a <HAL_RTCEx_SetWakeUpTimer+0xae>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	689a      	ldr	r2, [r3, #8]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 0207 	bic.w	r2, r2, #7
 8002e7e:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	6899      	ldr	r1, [r3, #8]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68ba      	ldr	r2, [r7, #8]
 8002e96:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	689a      	ldr	r2, [r3, #8]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002ea6:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	22ff      	movs	r2, #255	@ 0xff
 8002eae:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3718      	adds	r7, #24
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef *hrtc, uint32_t CalibOutput)
{
 8002ec6:	b480      	push	{r7}
 8002ec8:	b083      	sub	sp, #12
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
 8002ece:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	7f1b      	ldrb	r3, [r3, #28]
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d101      	bne.n	8002edc <HAL_RTCEx_SetCalibrationOutPut+0x16>
 8002ed8:	2302      	movs	r3, #2
 8002eda:	e030      	b.n	8002f3e <HAL_RTCEx_SetCalibrationOutPut+0x78>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2202      	movs	r2, #2
 8002ee6:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	22ca      	movs	r2, #202	@ 0xca
 8002eee:	625a      	str	r2, [r3, #36]	@ 0x24
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2253      	movs	r2, #83	@ 0x53
 8002ef6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	689a      	ldr	r2, [r3, #8]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 8002f06:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6899      	ldr	r1, [r3, #8]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	430a      	orrs	r2, r1
 8002f16:	609a      	str	r2, [r3, #8]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	689a      	ldr	r2, [r3, #8]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002f26:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	22ff      	movs	r2, #255	@ 0xff
 8002f2e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2201      	movs	r2, #1
 8002f34:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8002f3c:	2300      	movs	r3, #0
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
	...

08002f4c <sniprintf>:
 8002f4c:	b40c      	push	{r2, r3}
 8002f4e:	b530      	push	{r4, r5, lr}
 8002f50:	4b17      	ldr	r3, [pc, #92]	@ (8002fb0 <sniprintf+0x64>)
 8002f52:	1e0c      	subs	r4, r1, #0
 8002f54:	681d      	ldr	r5, [r3, #0]
 8002f56:	b09d      	sub	sp, #116	@ 0x74
 8002f58:	da08      	bge.n	8002f6c <sniprintf+0x20>
 8002f5a:	238b      	movs	r3, #139	@ 0x8b
 8002f5c:	602b      	str	r3, [r5, #0]
 8002f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8002f62:	b01d      	add	sp, #116	@ 0x74
 8002f64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002f68:	b002      	add	sp, #8
 8002f6a:	4770      	bx	lr
 8002f6c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8002f70:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002f74:	bf14      	ite	ne
 8002f76:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002f7a:	4623      	moveq	r3, r4
 8002f7c:	9304      	str	r3, [sp, #16]
 8002f7e:	9307      	str	r3, [sp, #28]
 8002f80:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002f84:	9002      	str	r0, [sp, #8]
 8002f86:	9006      	str	r0, [sp, #24]
 8002f88:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002f8c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8002f8e:	ab21      	add	r3, sp, #132	@ 0x84
 8002f90:	a902      	add	r1, sp, #8
 8002f92:	4628      	mov	r0, r5
 8002f94:	9301      	str	r3, [sp, #4]
 8002f96:	f000 f995 	bl	80032c4 <_svfiprintf_r>
 8002f9a:	1c43      	adds	r3, r0, #1
 8002f9c:	bfbc      	itt	lt
 8002f9e:	238b      	movlt	r3, #139	@ 0x8b
 8002fa0:	602b      	strlt	r3, [r5, #0]
 8002fa2:	2c00      	cmp	r4, #0
 8002fa4:	d0dd      	beq.n	8002f62 <sniprintf+0x16>
 8002fa6:	9b02      	ldr	r3, [sp, #8]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	701a      	strb	r2, [r3, #0]
 8002fac:	e7d9      	b.n	8002f62 <sniprintf+0x16>
 8002fae:	bf00      	nop
 8002fb0:	20000030 	.word	0x20000030

08002fb4 <memset>:
 8002fb4:	4402      	add	r2, r0
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d100      	bne.n	8002fbe <memset+0xa>
 8002fbc:	4770      	bx	lr
 8002fbe:	f803 1b01 	strb.w	r1, [r3], #1
 8002fc2:	e7f9      	b.n	8002fb8 <memset+0x4>

08002fc4 <__errno>:
 8002fc4:	4b01      	ldr	r3, [pc, #4]	@ (8002fcc <__errno+0x8>)
 8002fc6:	6818      	ldr	r0, [r3, #0]
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	20000030 	.word	0x20000030

08002fd0 <__libc_init_array>:
 8002fd0:	b570      	push	{r4, r5, r6, lr}
 8002fd2:	4d0d      	ldr	r5, [pc, #52]	@ (8003008 <__libc_init_array+0x38>)
 8002fd4:	4c0d      	ldr	r4, [pc, #52]	@ (800300c <__libc_init_array+0x3c>)
 8002fd6:	1b64      	subs	r4, r4, r5
 8002fd8:	10a4      	asrs	r4, r4, #2
 8002fda:	2600      	movs	r6, #0
 8002fdc:	42a6      	cmp	r6, r4
 8002fde:	d109      	bne.n	8002ff4 <__libc_init_array+0x24>
 8002fe0:	4d0b      	ldr	r5, [pc, #44]	@ (8003010 <__libc_init_array+0x40>)
 8002fe2:	4c0c      	ldr	r4, [pc, #48]	@ (8003014 <__libc_init_array+0x44>)
 8002fe4:	f000 fc66 	bl	80038b4 <_init>
 8002fe8:	1b64      	subs	r4, r4, r5
 8002fea:	10a4      	asrs	r4, r4, #2
 8002fec:	2600      	movs	r6, #0
 8002fee:	42a6      	cmp	r6, r4
 8002ff0:	d105      	bne.n	8002ffe <__libc_init_array+0x2e>
 8002ff2:	bd70      	pop	{r4, r5, r6, pc}
 8002ff4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ff8:	4798      	blx	r3
 8002ffa:	3601      	adds	r6, #1
 8002ffc:	e7ee      	b.n	8002fdc <__libc_init_array+0xc>
 8002ffe:	f855 3b04 	ldr.w	r3, [r5], #4
 8003002:	4798      	blx	r3
 8003004:	3601      	adds	r6, #1
 8003006:	e7f2      	b.n	8002fee <__libc_init_array+0x1e>
 8003008:	08003b88 	.word	0x08003b88
 800300c:	08003b88 	.word	0x08003b88
 8003010:	08003b88 	.word	0x08003b88
 8003014:	08003b8c 	.word	0x08003b8c

08003018 <__retarget_lock_acquire_recursive>:
 8003018:	4770      	bx	lr

0800301a <__retarget_lock_release_recursive>:
 800301a:	4770      	bx	lr

0800301c <_free_r>:
 800301c:	b538      	push	{r3, r4, r5, lr}
 800301e:	4605      	mov	r5, r0
 8003020:	2900      	cmp	r1, #0
 8003022:	d041      	beq.n	80030a8 <_free_r+0x8c>
 8003024:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003028:	1f0c      	subs	r4, r1, #4
 800302a:	2b00      	cmp	r3, #0
 800302c:	bfb8      	it	lt
 800302e:	18e4      	addlt	r4, r4, r3
 8003030:	f000 f8e0 	bl	80031f4 <__malloc_lock>
 8003034:	4a1d      	ldr	r2, [pc, #116]	@ (80030ac <_free_r+0x90>)
 8003036:	6813      	ldr	r3, [r2, #0]
 8003038:	b933      	cbnz	r3, 8003048 <_free_r+0x2c>
 800303a:	6063      	str	r3, [r4, #4]
 800303c:	6014      	str	r4, [r2, #0]
 800303e:	4628      	mov	r0, r5
 8003040:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003044:	f000 b8dc 	b.w	8003200 <__malloc_unlock>
 8003048:	42a3      	cmp	r3, r4
 800304a:	d908      	bls.n	800305e <_free_r+0x42>
 800304c:	6820      	ldr	r0, [r4, #0]
 800304e:	1821      	adds	r1, r4, r0
 8003050:	428b      	cmp	r3, r1
 8003052:	bf01      	itttt	eq
 8003054:	6819      	ldreq	r1, [r3, #0]
 8003056:	685b      	ldreq	r3, [r3, #4]
 8003058:	1809      	addeq	r1, r1, r0
 800305a:	6021      	streq	r1, [r4, #0]
 800305c:	e7ed      	b.n	800303a <_free_r+0x1e>
 800305e:	461a      	mov	r2, r3
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	b10b      	cbz	r3, 8003068 <_free_r+0x4c>
 8003064:	42a3      	cmp	r3, r4
 8003066:	d9fa      	bls.n	800305e <_free_r+0x42>
 8003068:	6811      	ldr	r1, [r2, #0]
 800306a:	1850      	adds	r0, r2, r1
 800306c:	42a0      	cmp	r0, r4
 800306e:	d10b      	bne.n	8003088 <_free_r+0x6c>
 8003070:	6820      	ldr	r0, [r4, #0]
 8003072:	4401      	add	r1, r0
 8003074:	1850      	adds	r0, r2, r1
 8003076:	4283      	cmp	r3, r0
 8003078:	6011      	str	r1, [r2, #0]
 800307a:	d1e0      	bne.n	800303e <_free_r+0x22>
 800307c:	6818      	ldr	r0, [r3, #0]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	6053      	str	r3, [r2, #4]
 8003082:	4408      	add	r0, r1
 8003084:	6010      	str	r0, [r2, #0]
 8003086:	e7da      	b.n	800303e <_free_r+0x22>
 8003088:	d902      	bls.n	8003090 <_free_r+0x74>
 800308a:	230c      	movs	r3, #12
 800308c:	602b      	str	r3, [r5, #0]
 800308e:	e7d6      	b.n	800303e <_free_r+0x22>
 8003090:	6820      	ldr	r0, [r4, #0]
 8003092:	1821      	adds	r1, r4, r0
 8003094:	428b      	cmp	r3, r1
 8003096:	bf04      	itt	eq
 8003098:	6819      	ldreq	r1, [r3, #0]
 800309a:	685b      	ldreq	r3, [r3, #4]
 800309c:	6063      	str	r3, [r4, #4]
 800309e:	bf04      	itt	eq
 80030a0:	1809      	addeq	r1, r1, r0
 80030a2:	6021      	streq	r1, [r4, #0]
 80030a4:	6054      	str	r4, [r2, #4]
 80030a6:	e7ca      	b.n	800303e <_free_r+0x22>
 80030a8:	bd38      	pop	{r3, r4, r5, pc}
 80030aa:	bf00      	nop
 80030ac:	20000620 	.word	0x20000620

080030b0 <sbrk_aligned>:
 80030b0:	b570      	push	{r4, r5, r6, lr}
 80030b2:	4e0f      	ldr	r6, [pc, #60]	@ (80030f0 <sbrk_aligned+0x40>)
 80030b4:	460c      	mov	r4, r1
 80030b6:	6831      	ldr	r1, [r6, #0]
 80030b8:	4605      	mov	r5, r0
 80030ba:	b911      	cbnz	r1, 80030c2 <sbrk_aligned+0x12>
 80030bc:	f000 fba6 	bl	800380c <_sbrk_r>
 80030c0:	6030      	str	r0, [r6, #0]
 80030c2:	4621      	mov	r1, r4
 80030c4:	4628      	mov	r0, r5
 80030c6:	f000 fba1 	bl	800380c <_sbrk_r>
 80030ca:	1c43      	adds	r3, r0, #1
 80030cc:	d103      	bne.n	80030d6 <sbrk_aligned+0x26>
 80030ce:	f04f 34ff 	mov.w	r4, #4294967295
 80030d2:	4620      	mov	r0, r4
 80030d4:	bd70      	pop	{r4, r5, r6, pc}
 80030d6:	1cc4      	adds	r4, r0, #3
 80030d8:	f024 0403 	bic.w	r4, r4, #3
 80030dc:	42a0      	cmp	r0, r4
 80030de:	d0f8      	beq.n	80030d2 <sbrk_aligned+0x22>
 80030e0:	1a21      	subs	r1, r4, r0
 80030e2:	4628      	mov	r0, r5
 80030e4:	f000 fb92 	bl	800380c <_sbrk_r>
 80030e8:	3001      	adds	r0, #1
 80030ea:	d1f2      	bne.n	80030d2 <sbrk_aligned+0x22>
 80030ec:	e7ef      	b.n	80030ce <sbrk_aligned+0x1e>
 80030ee:	bf00      	nop
 80030f0:	2000061c 	.word	0x2000061c

080030f4 <_malloc_r>:
 80030f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030f8:	1ccd      	adds	r5, r1, #3
 80030fa:	f025 0503 	bic.w	r5, r5, #3
 80030fe:	3508      	adds	r5, #8
 8003100:	2d0c      	cmp	r5, #12
 8003102:	bf38      	it	cc
 8003104:	250c      	movcc	r5, #12
 8003106:	2d00      	cmp	r5, #0
 8003108:	4606      	mov	r6, r0
 800310a:	db01      	blt.n	8003110 <_malloc_r+0x1c>
 800310c:	42a9      	cmp	r1, r5
 800310e:	d904      	bls.n	800311a <_malloc_r+0x26>
 8003110:	230c      	movs	r3, #12
 8003112:	6033      	str	r3, [r6, #0]
 8003114:	2000      	movs	r0, #0
 8003116:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800311a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80031f0 <_malloc_r+0xfc>
 800311e:	f000 f869 	bl	80031f4 <__malloc_lock>
 8003122:	f8d8 3000 	ldr.w	r3, [r8]
 8003126:	461c      	mov	r4, r3
 8003128:	bb44      	cbnz	r4, 800317c <_malloc_r+0x88>
 800312a:	4629      	mov	r1, r5
 800312c:	4630      	mov	r0, r6
 800312e:	f7ff ffbf 	bl	80030b0 <sbrk_aligned>
 8003132:	1c43      	adds	r3, r0, #1
 8003134:	4604      	mov	r4, r0
 8003136:	d158      	bne.n	80031ea <_malloc_r+0xf6>
 8003138:	f8d8 4000 	ldr.w	r4, [r8]
 800313c:	4627      	mov	r7, r4
 800313e:	2f00      	cmp	r7, #0
 8003140:	d143      	bne.n	80031ca <_malloc_r+0xd6>
 8003142:	2c00      	cmp	r4, #0
 8003144:	d04b      	beq.n	80031de <_malloc_r+0xea>
 8003146:	6823      	ldr	r3, [r4, #0]
 8003148:	4639      	mov	r1, r7
 800314a:	4630      	mov	r0, r6
 800314c:	eb04 0903 	add.w	r9, r4, r3
 8003150:	f000 fb5c 	bl	800380c <_sbrk_r>
 8003154:	4581      	cmp	r9, r0
 8003156:	d142      	bne.n	80031de <_malloc_r+0xea>
 8003158:	6821      	ldr	r1, [r4, #0]
 800315a:	1a6d      	subs	r5, r5, r1
 800315c:	4629      	mov	r1, r5
 800315e:	4630      	mov	r0, r6
 8003160:	f7ff ffa6 	bl	80030b0 <sbrk_aligned>
 8003164:	3001      	adds	r0, #1
 8003166:	d03a      	beq.n	80031de <_malloc_r+0xea>
 8003168:	6823      	ldr	r3, [r4, #0]
 800316a:	442b      	add	r3, r5
 800316c:	6023      	str	r3, [r4, #0]
 800316e:	f8d8 3000 	ldr.w	r3, [r8]
 8003172:	685a      	ldr	r2, [r3, #4]
 8003174:	bb62      	cbnz	r2, 80031d0 <_malloc_r+0xdc>
 8003176:	f8c8 7000 	str.w	r7, [r8]
 800317a:	e00f      	b.n	800319c <_malloc_r+0xa8>
 800317c:	6822      	ldr	r2, [r4, #0]
 800317e:	1b52      	subs	r2, r2, r5
 8003180:	d420      	bmi.n	80031c4 <_malloc_r+0xd0>
 8003182:	2a0b      	cmp	r2, #11
 8003184:	d917      	bls.n	80031b6 <_malloc_r+0xc2>
 8003186:	1961      	adds	r1, r4, r5
 8003188:	42a3      	cmp	r3, r4
 800318a:	6025      	str	r5, [r4, #0]
 800318c:	bf18      	it	ne
 800318e:	6059      	strne	r1, [r3, #4]
 8003190:	6863      	ldr	r3, [r4, #4]
 8003192:	bf08      	it	eq
 8003194:	f8c8 1000 	streq.w	r1, [r8]
 8003198:	5162      	str	r2, [r4, r5]
 800319a:	604b      	str	r3, [r1, #4]
 800319c:	4630      	mov	r0, r6
 800319e:	f000 f82f 	bl	8003200 <__malloc_unlock>
 80031a2:	f104 000b 	add.w	r0, r4, #11
 80031a6:	1d23      	adds	r3, r4, #4
 80031a8:	f020 0007 	bic.w	r0, r0, #7
 80031ac:	1ac2      	subs	r2, r0, r3
 80031ae:	bf1c      	itt	ne
 80031b0:	1a1b      	subne	r3, r3, r0
 80031b2:	50a3      	strne	r3, [r4, r2]
 80031b4:	e7af      	b.n	8003116 <_malloc_r+0x22>
 80031b6:	6862      	ldr	r2, [r4, #4]
 80031b8:	42a3      	cmp	r3, r4
 80031ba:	bf0c      	ite	eq
 80031bc:	f8c8 2000 	streq.w	r2, [r8]
 80031c0:	605a      	strne	r2, [r3, #4]
 80031c2:	e7eb      	b.n	800319c <_malloc_r+0xa8>
 80031c4:	4623      	mov	r3, r4
 80031c6:	6864      	ldr	r4, [r4, #4]
 80031c8:	e7ae      	b.n	8003128 <_malloc_r+0x34>
 80031ca:	463c      	mov	r4, r7
 80031cc:	687f      	ldr	r7, [r7, #4]
 80031ce:	e7b6      	b.n	800313e <_malloc_r+0x4a>
 80031d0:	461a      	mov	r2, r3
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	42a3      	cmp	r3, r4
 80031d6:	d1fb      	bne.n	80031d0 <_malloc_r+0xdc>
 80031d8:	2300      	movs	r3, #0
 80031da:	6053      	str	r3, [r2, #4]
 80031dc:	e7de      	b.n	800319c <_malloc_r+0xa8>
 80031de:	230c      	movs	r3, #12
 80031e0:	6033      	str	r3, [r6, #0]
 80031e2:	4630      	mov	r0, r6
 80031e4:	f000 f80c 	bl	8003200 <__malloc_unlock>
 80031e8:	e794      	b.n	8003114 <_malloc_r+0x20>
 80031ea:	6005      	str	r5, [r0, #0]
 80031ec:	e7d6      	b.n	800319c <_malloc_r+0xa8>
 80031ee:	bf00      	nop
 80031f0:	20000620 	.word	0x20000620

080031f4 <__malloc_lock>:
 80031f4:	4801      	ldr	r0, [pc, #4]	@ (80031fc <__malloc_lock+0x8>)
 80031f6:	f7ff bf0f 	b.w	8003018 <__retarget_lock_acquire_recursive>
 80031fa:	bf00      	nop
 80031fc:	20000618 	.word	0x20000618

08003200 <__malloc_unlock>:
 8003200:	4801      	ldr	r0, [pc, #4]	@ (8003208 <__malloc_unlock+0x8>)
 8003202:	f7ff bf0a 	b.w	800301a <__retarget_lock_release_recursive>
 8003206:	bf00      	nop
 8003208:	20000618 	.word	0x20000618

0800320c <__ssputs_r>:
 800320c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003210:	688e      	ldr	r6, [r1, #8]
 8003212:	461f      	mov	r7, r3
 8003214:	42be      	cmp	r6, r7
 8003216:	680b      	ldr	r3, [r1, #0]
 8003218:	4682      	mov	sl, r0
 800321a:	460c      	mov	r4, r1
 800321c:	4690      	mov	r8, r2
 800321e:	d82d      	bhi.n	800327c <__ssputs_r+0x70>
 8003220:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003224:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003228:	d026      	beq.n	8003278 <__ssputs_r+0x6c>
 800322a:	6965      	ldr	r5, [r4, #20]
 800322c:	6909      	ldr	r1, [r1, #16]
 800322e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003232:	eba3 0901 	sub.w	r9, r3, r1
 8003236:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800323a:	1c7b      	adds	r3, r7, #1
 800323c:	444b      	add	r3, r9
 800323e:	106d      	asrs	r5, r5, #1
 8003240:	429d      	cmp	r5, r3
 8003242:	bf38      	it	cc
 8003244:	461d      	movcc	r5, r3
 8003246:	0553      	lsls	r3, r2, #21
 8003248:	d527      	bpl.n	800329a <__ssputs_r+0x8e>
 800324a:	4629      	mov	r1, r5
 800324c:	f7ff ff52 	bl	80030f4 <_malloc_r>
 8003250:	4606      	mov	r6, r0
 8003252:	b360      	cbz	r0, 80032ae <__ssputs_r+0xa2>
 8003254:	6921      	ldr	r1, [r4, #16]
 8003256:	464a      	mov	r2, r9
 8003258:	f000 fae8 	bl	800382c <memcpy>
 800325c:	89a3      	ldrh	r3, [r4, #12]
 800325e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003262:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003266:	81a3      	strh	r3, [r4, #12]
 8003268:	6126      	str	r6, [r4, #16]
 800326a:	6165      	str	r5, [r4, #20]
 800326c:	444e      	add	r6, r9
 800326e:	eba5 0509 	sub.w	r5, r5, r9
 8003272:	6026      	str	r6, [r4, #0]
 8003274:	60a5      	str	r5, [r4, #8]
 8003276:	463e      	mov	r6, r7
 8003278:	42be      	cmp	r6, r7
 800327a:	d900      	bls.n	800327e <__ssputs_r+0x72>
 800327c:	463e      	mov	r6, r7
 800327e:	6820      	ldr	r0, [r4, #0]
 8003280:	4632      	mov	r2, r6
 8003282:	4641      	mov	r1, r8
 8003284:	f000 faa8 	bl	80037d8 <memmove>
 8003288:	68a3      	ldr	r3, [r4, #8]
 800328a:	1b9b      	subs	r3, r3, r6
 800328c:	60a3      	str	r3, [r4, #8]
 800328e:	6823      	ldr	r3, [r4, #0]
 8003290:	4433      	add	r3, r6
 8003292:	6023      	str	r3, [r4, #0]
 8003294:	2000      	movs	r0, #0
 8003296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800329a:	462a      	mov	r2, r5
 800329c:	f000 fad4 	bl	8003848 <_realloc_r>
 80032a0:	4606      	mov	r6, r0
 80032a2:	2800      	cmp	r0, #0
 80032a4:	d1e0      	bne.n	8003268 <__ssputs_r+0x5c>
 80032a6:	6921      	ldr	r1, [r4, #16]
 80032a8:	4650      	mov	r0, sl
 80032aa:	f7ff feb7 	bl	800301c <_free_r>
 80032ae:	230c      	movs	r3, #12
 80032b0:	f8ca 3000 	str.w	r3, [sl]
 80032b4:	89a3      	ldrh	r3, [r4, #12]
 80032b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032ba:	81a3      	strh	r3, [r4, #12]
 80032bc:	f04f 30ff 	mov.w	r0, #4294967295
 80032c0:	e7e9      	b.n	8003296 <__ssputs_r+0x8a>
	...

080032c4 <_svfiprintf_r>:
 80032c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032c8:	4698      	mov	r8, r3
 80032ca:	898b      	ldrh	r3, [r1, #12]
 80032cc:	061b      	lsls	r3, r3, #24
 80032ce:	b09d      	sub	sp, #116	@ 0x74
 80032d0:	4607      	mov	r7, r0
 80032d2:	460d      	mov	r5, r1
 80032d4:	4614      	mov	r4, r2
 80032d6:	d510      	bpl.n	80032fa <_svfiprintf_r+0x36>
 80032d8:	690b      	ldr	r3, [r1, #16]
 80032da:	b973      	cbnz	r3, 80032fa <_svfiprintf_r+0x36>
 80032dc:	2140      	movs	r1, #64	@ 0x40
 80032de:	f7ff ff09 	bl	80030f4 <_malloc_r>
 80032e2:	6028      	str	r0, [r5, #0]
 80032e4:	6128      	str	r0, [r5, #16]
 80032e6:	b930      	cbnz	r0, 80032f6 <_svfiprintf_r+0x32>
 80032e8:	230c      	movs	r3, #12
 80032ea:	603b      	str	r3, [r7, #0]
 80032ec:	f04f 30ff 	mov.w	r0, #4294967295
 80032f0:	b01d      	add	sp, #116	@ 0x74
 80032f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032f6:	2340      	movs	r3, #64	@ 0x40
 80032f8:	616b      	str	r3, [r5, #20]
 80032fa:	2300      	movs	r3, #0
 80032fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80032fe:	2320      	movs	r3, #32
 8003300:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003304:	f8cd 800c 	str.w	r8, [sp, #12]
 8003308:	2330      	movs	r3, #48	@ 0x30
 800330a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80034a8 <_svfiprintf_r+0x1e4>
 800330e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003312:	f04f 0901 	mov.w	r9, #1
 8003316:	4623      	mov	r3, r4
 8003318:	469a      	mov	sl, r3
 800331a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800331e:	b10a      	cbz	r2, 8003324 <_svfiprintf_r+0x60>
 8003320:	2a25      	cmp	r2, #37	@ 0x25
 8003322:	d1f9      	bne.n	8003318 <_svfiprintf_r+0x54>
 8003324:	ebba 0b04 	subs.w	fp, sl, r4
 8003328:	d00b      	beq.n	8003342 <_svfiprintf_r+0x7e>
 800332a:	465b      	mov	r3, fp
 800332c:	4622      	mov	r2, r4
 800332e:	4629      	mov	r1, r5
 8003330:	4638      	mov	r0, r7
 8003332:	f7ff ff6b 	bl	800320c <__ssputs_r>
 8003336:	3001      	adds	r0, #1
 8003338:	f000 80a7 	beq.w	800348a <_svfiprintf_r+0x1c6>
 800333c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800333e:	445a      	add	r2, fp
 8003340:	9209      	str	r2, [sp, #36]	@ 0x24
 8003342:	f89a 3000 	ldrb.w	r3, [sl]
 8003346:	2b00      	cmp	r3, #0
 8003348:	f000 809f 	beq.w	800348a <_svfiprintf_r+0x1c6>
 800334c:	2300      	movs	r3, #0
 800334e:	f04f 32ff 	mov.w	r2, #4294967295
 8003352:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003356:	f10a 0a01 	add.w	sl, sl, #1
 800335a:	9304      	str	r3, [sp, #16]
 800335c:	9307      	str	r3, [sp, #28]
 800335e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003362:	931a      	str	r3, [sp, #104]	@ 0x68
 8003364:	4654      	mov	r4, sl
 8003366:	2205      	movs	r2, #5
 8003368:	f814 1b01 	ldrb.w	r1, [r4], #1
 800336c:	484e      	ldr	r0, [pc, #312]	@ (80034a8 <_svfiprintf_r+0x1e4>)
 800336e:	f7fc ff3f 	bl	80001f0 <memchr>
 8003372:	9a04      	ldr	r2, [sp, #16]
 8003374:	b9d8      	cbnz	r0, 80033ae <_svfiprintf_r+0xea>
 8003376:	06d0      	lsls	r0, r2, #27
 8003378:	bf44      	itt	mi
 800337a:	2320      	movmi	r3, #32
 800337c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003380:	0711      	lsls	r1, r2, #28
 8003382:	bf44      	itt	mi
 8003384:	232b      	movmi	r3, #43	@ 0x2b
 8003386:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800338a:	f89a 3000 	ldrb.w	r3, [sl]
 800338e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003390:	d015      	beq.n	80033be <_svfiprintf_r+0xfa>
 8003392:	9a07      	ldr	r2, [sp, #28]
 8003394:	4654      	mov	r4, sl
 8003396:	2000      	movs	r0, #0
 8003398:	f04f 0c0a 	mov.w	ip, #10
 800339c:	4621      	mov	r1, r4
 800339e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80033a2:	3b30      	subs	r3, #48	@ 0x30
 80033a4:	2b09      	cmp	r3, #9
 80033a6:	d94b      	bls.n	8003440 <_svfiprintf_r+0x17c>
 80033a8:	b1b0      	cbz	r0, 80033d8 <_svfiprintf_r+0x114>
 80033aa:	9207      	str	r2, [sp, #28]
 80033ac:	e014      	b.n	80033d8 <_svfiprintf_r+0x114>
 80033ae:	eba0 0308 	sub.w	r3, r0, r8
 80033b2:	fa09 f303 	lsl.w	r3, r9, r3
 80033b6:	4313      	orrs	r3, r2
 80033b8:	9304      	str	r3, [sp, #16]
 80033ba:	46a2      	mov	sl, r4
 80033bc:	e7d2      	b.n	8003364 <_svfiprintf_r+0xa0>
 80033be:	9b03      	ldr	r3, [sp, #12]
 80033c0:	1d19      	adds	r1, r3, #4
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	9103      	str	r1, [sp, #12]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	bfbb      	ittet	lt
 80033ca:	425b      	neglt	r3, r3
 80033cc:	f042 0202 	orrlt.w	r2, r2, #2
 80033d0:	9307      	strge	r3, [sp, #28]
 80033d2:	9307      	strlt	r3, [sp, #28]
 80033d4:	bfb8      	it	lt
 80033d6:	9204      	strlt	r2, [sp, #16]
 80033d8:	7823      	ldrb	r3, [r4, #0]
 80033da:	2b2e      	cmp	r3, #46	@ 0x2e
 80033dc:	d10a      	bne.n	80033f4 <_svfiprintf_r+0x130>
 80033de:	7863      	ldrb	r3, [r4, #1]
 80033e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80033e2:	d132      	bne.n	800344a <_svfiprintf_r+0x186>
 80033e4:	9b03      	ldr	r3, [sp, #12]
 80033e6:	1d1a      	adds	r2, r3, #4
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	9203      	str	r2, [sp, #12]
 80033ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80033f0:	3402      	adds	r4, #2
 80033f2:	9305      	str	r3, [sp, #20]
 80033f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80034b8 <_svfiprintf_r+0x1f4>
 80033f8:	7821      	ldrb	r1, [r4, #0]
 80033fa:	2203      	movs	r2, #3
 80033fc:	4650      	mov	r0, sl
 80033fe:	f7fc fef7 	bl	80001f0 <memchr>
 8003402:	b138      	cbz	r0, 8003414 <_svfiprintf_r+0x150>
 8003404:	9b04      	ldr	r3, [sp, #16]
 8003406:	eba0 000a 	sub.w	r0, r0, sl
 800340a:	2240      	movs	r2, #64	@ 0x40
 800340c:	4082      	lsls	r2, r0
 800340e:	4313      	orrs	r3, r2
 8003410:	3401      	adds	r4, #1
 8003412:	9304      	str	r3, [sp, #16]
 8003414:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003418:	4824      	ldr	r0, [pc, #144]	@ (80034ac <_svfiprintf_r+0x1e8>)
 800341a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800341e:	2206      	movs	r2, #6
 8003420:	f7fc fee6 	bl	80001f0 <memchr>
 8003424:	2800      	cmp	r0, #0
 8003426:	d036      	beq.n	8003496 <_svfiprintf_r+0x1d2>
 8003428:	4b21      	ldr	r3, [pc, #132]	@ (80034b0 <_svfiprintf_r+0x1ec>)
 800342a:	bb1b      	cbnz	r3, 8003474 <_svfiprintf_r+0x1b0>
 800342c:	9b03      	ldr	r3, [sp, #12]
 800342e:	3307      	adds	r3, #7
 8003430:	f023 0307 	bic.w	r3, r3, #7
 8003434:	3308      	adds	r3, #8
 8003436:	9303      	str	r3, [sp, #12]
 8003438:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800343a:	4433      	add	r3, r6
 800343c:	9309      	str	r3, [sp, #36]	@ 0x24
 800343e:	e76a      	b.n	8003316 <_svfiprintf_r+0x52>
 8003440:	fb0c 3202 	mla	r2, ip, r2, r3
 8003444:	460c      	mov	r4, r1
 8003446:	2001      	movs	r0, #1
 8003448:	e7a8      	b.n	800339c <_svfiprintf_r+0xd8>
 800344a:	2300      	movs	r3, #0
 800344c:	3401      	adds	r4, #1
 800344e:	9305      	str	r3, [sp, #20]
 8003450:	4619      	mov	r1, r3
 8003452:	f04f 0c0a 	mov.w	ip, #10
 8003456:	4620      	mov	r0, r4
 8003458:	f810 2b01 	ldrb.w	r2, [r0], #1
 800345c:	3a30      	subs	r2, #48	@ 0x30
 800345e:	2a09      	cmp	r2, #9
 8003460:	d903      	bls.n	800346a <_svfiprintf_r+0x1a6>
 8003462:	2b00      	cmp	r3, #0
 8003464:	d0c6      	beq.n	80033f4 <_svfiprintf_r+0x130>
 8003466:	9105      	str	r1, [sp, #20]
 8003468:	e7c4      	b.n	80033f4 <_svfiprintf_r+0x130>
 800346a:	fb0c 2101 	mla	r1, ip, r1, r2
 800346e:	4604      	mov	r4, r0
 8003470:	2301      	movs	r3, #1
 8003472:	e7f0      	b.n	8003456 <_svfiprintf_r+0x192>
 8003474:	ab03      	add	r3, sp, #12
 8003476:	9300      	str	r3, [sp, #0]
 8003478:	462a      	mov	r2, r5
 800347a:	4b0e      	ldr	r3, [pc, #56]	@ (80034b4 <_svfiprintf_r+0x1f0>)
 800347c:	a904      	add	r1, sp, #16
 800347e:	4638      	mov	r0, r7
 8003480:	f3af 8000 	nop.w
 8003484:	1c42      	adds	r2, r0, #1
 8003486:	4606      	mov	r6, r0
 8003488:	d1d6      	bne.n	8003438 <_svfiprintf_r+0x174>
 800348a:	89ab      	ldrh	r3, [r5, #12]
 800348c:	065b      	lsls	r3, r3, #25
 800348e:	f53f af2d 	bmi.w	80032ec <_svfiprintf_r+0x28>
 8003492:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003494:	e72c      	b.n	80032f0 <_svfiprintf_r+0x2c>
 8003496:	ab03      	add	r3, sp, #12
 8003498:	9300      	str	r3, [sp, #0]
 800349a:	462a      	mov	r2, r5
 800349c:	4b05      	ldr	r3, [pc, #20]	@ (80034b4 <_svfiprintf_r+0x1f0>)
 800349e:	a904      	add	r1, sp, #16
 80034a0:	4638      	mov	r0, r7
 80034a2:	f000 f879 	bl	8003598 <_printf_i>
 80034a6:	e7ed      	b.n	8003484 <_svfiprintf_r+0x1c0>
 80034a8:	08003b4c 	.word	0x08003b4c
 80034ac:	08003b56 	.word	0x08003b56
 80034b0:	00000000 	.word	0x00000000
 80034b4:	0800320d 	.word	0x0800320d
 80034b8:	08003b52 	.word	0x08003b52

080034bc <_printf_common>:
 80034bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034c0:	4616      	mov	r6, r2
 80034c2:	4698      	mov	r8, r3
 80034c4:	688a      	ldr	r2, [r1, #8]
 80034c6:	690b      	ldr	r3, [r1, #16]
 80034c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80034cc:	4293      	cmp	r3, r2
 80034ce:	bfb8      	it	lt
 80034d0:	4613      	movlt	r3, r2
 80034d2:	6033      	str	r3, [r6, #0]
 80034d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80034d8:	4607      	mov	r7, r0
 80034da:	460c      	mov	r4, r1
 80034dc:	b10a      	cbz	r2, 80034e2 <_printf_common+0x26>
 80034de:	3301      	adds	r3, #1
 80034e0:	6033      	str	r3, [r6, #0]
 80034e2:	6823      	ldr	r3, [r4, #0]
 80034e4:	0699      	lsls	r1, r3, #26
 80034e6:	bf42      	ittt	mi
 80034e8:	6833      	ldrmi	r3, [r6, #0]
 80034ea:	3302      	addmi	r3, #2
 80034ec:	6033      	strmi	r3, [r6, #0]
 80034ee:	6825      	ldr	r5, [r4, #0]
 80034f0:	f015 0506 	ands.w	r5, r5, #6
 80034f4:	d106      	bne.n	8003504 <_printf_common+0x48>
 80034f6:	f104 0a19 	add.w	sl, r4, #25
 80034fa:	68e3      	ldr	r3, [r4, #12]
 80034fc:	6832      	ldr	r2, [r6, #0]
 80034fe:	1a9b      	subs	r3, r3, r2
 8003500:	42ab      	cmp	r3, r5
 8003502:	dc26      	bgt.n	8003552 <_printf_common+0x96>
 8003504:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003508:	6822      	ldr	r2, [r4, #0]
 800350a:	3b00      	subs	r3, #0
 800350c:	bf18      	it	ne
 800350e:	2301      	movne	r3, #1
 8003510:	0692      	lsls	r2, r2, #26
 8003512:	d42b      	bmi.n	800356c <_printf_common+0xb0>
 8003514:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003518:	4641      	mov	r1, r8
 800351a:	4638      	mov	r0, r7
 800351c:	47c8      	blx	r9
 800351e:	3001      	adds	r0, #1
 8003520:	d01e      	beq.n	8003560 <_printf_common+0xa4>
 8003522:	6823      	ldr	r3, [r4, #0]
 8003524:	6922      	ldr	r2, [r4, #16]
 8003526:	f003 0306 	and.w	r3, r3, #6
 800352a:	2b04      	cmp	r3, #4
 800352c:	bf02      	ittt	eq
 800352e:	68e5      	ldreq	r5, [r4, #12]
 8003530:	6833      	ldreq	r3, [r6, #0]
 8003532:	1aed      	subeq	r5, r5, r3
 8003534:	68a3      	ldr	r3, [r4, #8]
 8003536:	bf0c      	ite	eq
 8003538:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800353c:	2500      	movne	r5, #0
 800353e:	4293      	cmp	r3, r2
 8003540:	bfc4      	itt	gt
 8003542:	1a9b      	subgt	r3, r3, r2
 8003544:	18ed      	addgt	r5, r5, r3
 8003546:	2600      	movs	r6, #0
 8003548:	341a      	adds	r4, #26
 800354a:	42b5      	cmp	r5, r6
 800354c:	d11a      	bne.n	8003584 <_printf_common+0xc8>
 800354e:	2000      	movs	r0, #0
 8003550:	e008      	b.n	8003564 <_printf_common+0xa8>
 8003552:	2301      	movs	r3, #1
 8003554:	4652      	mov	r2, sl
 8003556:	4641      	mov	r1, r8
 8003558:	4638      	mov	r0, r7
 800355a:	47c8      	blx	r9
 800355c:	3001      	adds	r0, #1
 800355e:	d103      	bne.n	8003568 <_printf_common+0xac>
 8003560:	f04f 30ff 	mov.w	r0, #4294967295
 8003564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003568:	3501      	adds	r5, #1
 800356a:	e7c6      	b.n	80034fa <_printf_common+0x3e>
 800356c:	18e1      	adds	r1, r4, r3
 800356e:	1c5a      	adds	r2, r3, #1
 8003570:	2030      	movs	r0, #48	@ 0x30
 8003572:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003576:	4422      	add	r2, r4
 8003578:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800357c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003580:	3302      	adds	r3, #2
 8003582:	e7c7      	b.n	8003514 <_printf_common+0x58>
 8003584:	2301      	movs	r3, #1
 8003586:	4622      	mov	r2, r4
 8003588:	4641      	mov	r1, r8
 800358a:	4638      	mov	r0, r7
 800358c:	47c8      	blx	r9
 800358e:	3001      	adds	r0, #1
 8003590:	d0e6      	beq.n	8003560 <_printf_common+0xa4>
 8003592:	3601      	adds	r6, #1
 8003594:	e7d9      	b.n	800354a <_printf_common+0x8e>
	...

08003598 <_printf_i>:
 8003598:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800359c:	7e0f      	ldrb	r7, [r1, #24]
 800359e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80035a0:	2f78      	cmp	r7, #120	@ 0x78
 80035a2:	4691      	mov	r9, r2
 80035a4:	4680      	mov	r8, r0
 80035a6:	460c      	mov	r4, r1
 80035a8:	469a      	mov	sl, r3
 80035aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80035ae:	d807      	bhi.n	80035c0 <_printf_i+0x28>
 80035b0:	2f62      	cmp	r7, #98	@ 0x62
 80035b2:	d80a      	bhi.n	80035ca <_printf_i+0x32>
 80035b4:	2f00      	cmp	r7, #0
 80035b6:	f000 80d2 	beq.w	800375e <_printf_i+0x1c6>
 80035ba:	2f58      	cmp	r7, #88	@ 0x58
 80035bc:	f000 80b9 	beq.w	8003732 <_printf_i+0x19a>
 80035c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80035c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80035c8:	e03a      	b.n	8003640 <_printf_i+0xa8>
 80035ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80035ce:	2b15      	cmp	r3, #21
 80035d0:	d8f6      	bhi.n	80035c0 <_printf_i+0x28>
 80035d2:	a101      	add	r1, pc, #4	@ (adr r1, 80035d8 <_printf_i+0x40>)
 80035d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80035d8:	08003631 	.word	0x08003631
 80035dc:	08003645 	.word	0x08003645
 80035e0:	080035c1 	.word	0x080035c1
 80035e4:	080035c1 	.word	0x080035c1
 80035e8:	080035c1 	.word	0x080035c1
 80035ec:	080035c1 	.word	0x080035c1
 80035f0:	08003645 	.word	0x08003645
 80035f4:	080035c1 	.word	0x080035c1
 80035f8:	080035c1 	.word	0x080035c1
 80035fc:	080035c1 	.word	0x080035c1
 8003600:	080035c1 	.word	0x080035c1
 8003604:	08003745 	.word	0x08003745
 8003608:	0800366f 	.word	0x0800366f
 800360c:	080036ff 	.word	0x080036ff
 8003610:	080035c1 	.word	0x080035c1
 8003614:	080035c1 	.word	0x080035c1
 8003618:	08003767 	.word	0x08003767
 800361c:	080035c1 	.word	0x080035c1
 8003620:	0800366f 	.word	0x0800366f
 8003624:	080035c1 	.word	0x080035c1
 8003628:	080035c1 	.word	0x080035c1
 800362c:	08003707 	.word	0x08003707
 8003630:	6833      	ldr	r3, [r6, #0]
 8003632:	1d1a      	adds	r2, r3, #4
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	6032      	str	r2, [r6, #0]
 8003638:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800363c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003640:	2301      	movs	r3, #1
 8003642:	e09d      	b.n	8003780 <_printf_i+0x1e8>
 8003644:	6833      	ldr	r3, [r6, #0]
 8003646:	6820      	ldr	r0, [r4, #0]
 8003648:	1d19      	adds	r1, r3, #4
 800364a:	6031      	str	r1, [r6, #0]
 800364c:	0606      	lsls	r6, r0, #24
 800364e:	d501      	bpl.n	8003654 <_printf_i+0xbc>
 8003650:	681d      	ldr	r5, [r3, #0]
 8003652:	e003      	b.n	800365c <_printf_i+0xc4>
 8003654:	0645      	lsls	r5, r0, #25
 8003656:	d5fb      	bpl.n	8003650 <_printf_i+0xb8>
 8003658:	f9b3 5000 	ldrsh.w	r5, [r3]
 800365c:	2d00      	cmp	r5, #0
 800365e:	da03      	bge.n	8003668 <_printf_i+0xd0>
 8003660:	232d      	movs	r3, #45	@ 0x2d
 8003662:	426d      	negs	r5, r5
 8003664:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003668:	4859      	ldr	r0, [pc, #356]	@ (80037d0 <_printf_i+0x238>)
 800366a:	230a      	movs	r3, #10
 800366c:	e011      	b.n	8003692 <_printf_i+0xfa>
 800366e:	6821      	ldr	r1, [r4, #0]
 8003670:	6833      	ldr	r3, [r6, #0]
 8003672:	0608      	lsls	r0, r1, #24
 8003674:	f853 5b04 	ldr.w	r5, [r3], #4
 8003678:	d402      	bmi.n	8003680 <_printf_i+0xe8>
 800367a:	0649      	lsls	r1, r1, #25
 800367c:	bf48      	it	mi
 800367e:	b2ad      	uxthmi	r5, r5
 8003680:	2f6f      	cmp	r7, #111	@ 0x6f
 8003682:	4853      	ldr	r0, [pc, #332]	@ (80037d0 <_printf_i+0x238>)
 8003684:	6033      	str	r3, [r6, #0]
 8003686:	bf14      	ite	ne
 8003688:	230a      	movne	r3, #10
 800368a:	2308      	moveq	r3, #8
 800368c:	2100      	movs	r1, #0
 800368e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003692:	6866      	ldr	r6, [r4, #4]
 8003694:	60a6      	str	r6, [r4, #8]
 8003696:	2e00      	cmp	r6, #0
 8003698:	bfa2      	ittt	ge
 800369a:	6821      	ldrge	r1, [r4, #0]
 800369c:	f021 0104 	bicge.w	r1, r1, #4
 80036a0:	6021      	strge	r1, [r4, #0]
 80036a2:	b90d      	cbnz	r5, 80036a8 <_printf_i+0x110>
 80036a4:	2e00      	cmp	r6, #0
 80036a6:	d04b      	beq.n	8003740 <_printf_i+0x1a8>
 80036a8:	4616      	mov	r6, r2
 80036aa:	fbb5 f1f3 	udiv	r1, r5, r3
 80036ae:	fb03 5711 	mls	r7, r3, r1, r5
 80036b2:	5dc7      	ldrb	r7, [r0, r7]
 80036b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80036b8:	462f      	mov	r7, r5
 80036ba:	42bb      	cmp	r3, r7
 80036bc:	460d      	mov	r5, r1
 80036be:	d9f4      	bls.n	80036aa <_printf_i+0x112>
 80036c0:	2b08      	cmp	r3, #8
 80036c2:	d10b      	bne.n	80036dc <_printf_i+0x144>
 80036c4:	6823      	ldr	r3, [r4, #0]
 80036c6:	07df      	lsls	r7, r3, #31
 80036c8:	d508      	bpl.n	80036dc <_printf_i+0x144>
 80036ca:	6923      	ldr	r3, [r4, #16]
 80036cc:	6861      	ldr	r1, [r4, #4]
 80036ce:	4299      	cmp	r1, r3
 80036d0:	bfde      	ittt	le
 80036d2:	2330      	movle	r3, #48	@ 0x30
 80036d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80036d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80036dc:	1b92      	subs	r2, r2, r6
 80036de:	6122      	str	r2, [r4, #16]
 80036e0:	f8cd a000 	str.w	sl, [sp]
 80036e4:	464b      	mov	r3, r9
 80036e6:	aa03      	add	r2, sp, #12
 80036e8:	4621      	mov	r1, r4
 80036ea:	4640      	mov	r0, r8
 80036ec:	f7ff fee6 	bl	80034bc <_printf_common>
 80036f0:	3001      	adds	r0, #1
 80036f2:	d14a      	bne.n	800378a <_printf_i+0x1f2>
 80036f4:	f04f 30ff 	mov.w	r0, #4294967295
 80036f8:	b004      	add	sp, #16
 80036fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036fe:	6823      	ldr	r3, [r4, #0]
 8003700:	f043 0320 	orr.w	r3, r3, #32
 8003704:	6023      	str	r3, [r4, #0]
 8003706:	4833      	ldr	r0, [pc, #204]	@ (80037d4 <_printf_i+0x23c>)
 8003708:	2778      	movs	r7, #120	@ 0x78
 800370a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800370e:	6823      	ldr	r3, [r4, #0]
 8003710:	6831      	ldr	r1, [r6, #0]
 8003712:	061f      	lsls	r7, r3, #24
 8003714:	f851 5b04 	ldr.w	r5, [r1], #4
 8003718:	d402      	bmi.n	8003720 <_printf_i+0x188>
 800371a:	065f      	lsls	r7, r3, #25
 800371c:	bf48      	it	mi
 800371e:	b2ad      	uxthmi	r5, r5
 8003720:	6031      	str	r1, [r6, #0]
 8003722:	07d9      	lsls	r1, r3, #31
 8003724:	bf44      	itt	mi
 8003726:	f043 0320 	orrmi.w	r3, r3, #32
 800372a:	6023      	strmi	r3, [r4, #0]
 800372c:	b11d      	cbz	r5, 8003736 <_printf_i+0x19e>
 800372e:	2310      	movs	r3, #16
 8003730:	e7ac      	b.n	800368c <_printf_i+0xf4>
 8003732:	4827      	ldr	r0, [pc, #156]	@ (80037d0 <_printf_i+0x238>)
 8003734:	e7e9      	b.n	800370a <_printf_i+0x172>
 8003736:	6823      	ldr	r3, [r4, #0]
 8003738:	f023 0320 	bic.w	r3, r3, #32
 800373c:	6023      	str	r3, [r4, #0]
 800373e:	e7f6      	b.n	800372e <_printf_i+0x196>
 8003740:	4616      	mov	r6, r2
 8003742:	e7bd      	b.n	80036c0 <_printf_i+0x128>
 8003744:	6833      	ldr	r3, [r6, #0]
 8003746:	6825      	ldr	r5, [r4, #0]
 8003748:	6961      	ldr	r1, [r4, #20]
 800374a:	1d18      	adds	r0, r3, #4
 800374c:	6030      	str	r0, [r6, #0]
 800374e:	062e      	lsls	r6, r5, #24
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	d501      	bpl.n	8003758 <_printf_i+0x1c0>
 8003754:	6019      	str	r1, [r3, #0]
 8003756:	e002      	b.n	800375e <_printf_i+0x1c6>
 8003758:	0668      	lsls	r0, r5, #25
 800375a:	d5fb      	bpl.n	8003754 <_printf_i+0x1bc>
 800375c:	8019      	strh	r1, [r3, #0]
 800375e:	2300      	movs	r3, #0
 8003760:	6123      	str	r3, [r4, #16]
 8003762:	4616      	mov	r6, r2
 8003764:	e7bc      	b.n	80036e0 <_printf_i+0x148>
 8003766:	6833      	ldr	r3, [r6, #0]
 8003768:	1d1a      	adds	r2, r3, #4
 800376a:	6032      	str	r2, [r6, #0]
 800376c:	681e      	ldr	r6, [r3, #0]
 800376e:	6862      	ldr	r2, [r4, #4]
 8003770:	2100      	movs	r1, #0
 8003772:	4630      	mov	r0, r6
 8003774:	f7fc fd3c 	bl	80001f0 <memchr>
 8003778:	b108      	cbz	r0, 800377e <_printf_i+0x1e6>
 800377a:	1b80      	subs	r0, r0, r6
 800377c:	6060      	str	r0, [r4, #4]
 800377e:	6863      	ldr	r3, [r4, #4]
 8003780:	6123      	str	r3, [r4, #16]
 8003782:	2300      	movs	r3, #0
 8003784:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003788:	e7aa      	b.n	80036e0 <_printf_i+0x148>
 800378a:	6923      	ldr	r3, [r4, #16]
 800378c:	4632      	mov	r2, r6
 800378e:	4649      	mov	r1, r9
 8003790:	4640      	mov	r0, r8
 8003792:	47d0      	blx	sl
 8003794:	3001      	adds	r0, #1
 8003796:	d0ad      	beq.n	80036f4 <_printf_i+0x15c>
 8003798:	6823      	ldr	r3, [r4, #0]
 800379a:	079b      	lsls	r3, r3, #30
 800379c:	d413      	bmi.n	80037c6 <_printf_i+0x22e>
 800379e:	68e0      	ldr	r0, [r4, #12]
 80037a0:	9b03      	ldr	r3, [sp, #12]
 80037a2:	4298      	cmp	r0, r3
 80037a4:	bfb8      	it	lt
 80037a6:	4618      	movlt	r0, r3
 80037a8:	e7a6      	b.n	80036f8 <_printf_i+0x160>
 80037aa:	2301      	movs	r3, #1
 80037ac:	4632      	mov	r2, r6
 80037ae:	4649      	mov	r1, r9
 80037b0:	4640      	mov	r0, r8
 80037b2:	47d0      	blx	sl
 80037b4:	3001      	adds	r0, #1
 80037b6:	d09d      	beq.n	80036f4 <_printf_i+0x15c>
 80037b8:	3501      	adds	r5, #1
 80037ba:	68e3      	ldr	r3, [r4, #12]
 80037bc:	9903      	ldr	r1, [sp, #12]
 80037be:	1a5b      	subs	r3, r3, r1
 80037c0:	42ab      	cmp	r3, r5
 80037c2:	dcf2      	bgt.n	80037aa <_printf_i+0x212>
 80037c4:	e7eb      	b.n	800379e <_printf_i+0x206>
 80037c6:	2500      	movs	r5, #0
 80037c8:	f104 0619 	add.w	r6, r4, #25
 80037cc:	e7f5      	b.n	80037ba <_printf_i+0x222>
 80037ce:	bf00      	nop
 80037d0:	08003b5d 	.word	0x08003b5d
 80037d4:	08003b6e 	.word	0x08003b6e

080037d8 <memmove>:
 80037d8:	4288      	cmp	r0, r1
 80037da:	b510      	push	{r4, lr}
 80037dc:	eb01 0402 	add.w	r4, r1, r2
 80037e0:	d902      	bls.n	80037e8 <memmove+0x10>
 80037e2:	4284      	cmp	r4, r0
 80037e4:	4623      	mov	r3, r4
 80037e6:	d807      	bhi.n	80037f8 <memmove+0x20>
 80037e8:	1e43      	subs	r3, r0, #1
 80037ea:	42a1      	cmp	r1, r4
 80037ec:	d008      	beq.n	8003800 <memmove+0x28>
 80037ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80037f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80037f6:	e7f8      	b.n	80037ea <memmove+0x12>
 80037f8:	4402      	add	r2, r0
 80037fa:	4601      	mov	r1, r0
 80037fc:	428a      	cmp	r2, r1
 80037fe:	d100      	bne.n	8003802 <memmove+0x2a>
 8003800:	bd10      	pop	{r4, pc}
 8003802:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003806:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800380a:	e7f7      	b.n	80037fc <memmove+0x24>

0800380c <_sbrk_r>:
 800380c:	b538      	push	{r3, r4, r5, lr}
 800380e:	4d06      	ldr	r5, [pc, #24]	@ (8003828 <_sbrk_r+0x1c>)
 8003810:	2300      	movs	r3, #0
 8003812:	4604      	mov	r4, r0
 8003814:	4608      	mov	r0, r1
 8003816:	602b      	str	r3, [r5, #0]
 8003818:	f7fd ff10 	bl	800163c <_sbrk>
 800381c:	1c43      	adds	r3, r0, #1
 800381e:	d102      	bne.n	8003826 <_sbrk_r+0x1a>
 8003820:	682b      	ldr	r3, [r5, #0]
 8003822:	b103      	cbz	r3, 8003826 <_sbrk_r+0x1a>
 8003824:	6023      	str	r3, [r4, #0]
 8003826:	bd38      	pop	{r3, r4, r5, pc}
 8003828:	20000614 	.word	0x20000614

0800382c <memcpy>:
 800382c:	440a      	add	r2, r1
 800382e:	4291      	cmp	r1, r2
 8003830:	f100 33ff 	add.w	r3, r0, #4294967295
 8003834:	d100      	bne.n	8003838 <memcpy+0xc>
 8003836:	4770      	bx	lr
 8003838:	b510      	push	{r4, lr}
 800383a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800383e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003842:	4291      	cmp	r1, r2
 8003844:	d1f9      	bne.n	800383a <memcpy+0xe>
 8003846:	bd10      	pop	{r4, pc}

08003848 <_realloc_r>:
 8003848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800384c:	4680      	mov	r8, r0
 800384e:	4615      	mov	r5, r2
 8003850:	460c      	mov	r4, r1
 8003852:	b921      	cbnz	r1, 800385e <_realloc_r+0x16>
 8003854:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003858:	4611      	mov	r1, r2
 800385a:	f7ff bc4b 	b.w	80030f4 <_malloc_r>
 800385e:	b92a      	cbnz	r2, 800386c <_realloc_r+0x24>
 8003860:	f7ff fbdc 	bl	800301c <_free_r>
 8003864:	2400      	movs	r4, #0
 8003866:	4620      	mov	r0, r4
 8003868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800386c:	f000 f81a 	bl	80038a4 <_malloc_usable_size_r>
 8003870:	4285      	cmp	r5, r0
 8003872:	4606      	mov	r6, r0
 8003874:	d802      	bhi.n	800387c <_realloc_r+0x34>
 8003876:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800387a:	d8f4      	bhi.n	8003866 <_realloc_r+0x1e>
 800387c:	4629      	mov	r1, r5
 800387e:	4640      	mov	r0, r8
 8003880:	f7ff fc38 	bl	80030f4 <_malloc_r>
 8003884:	4607      	mov	r7, r0
 8003886:	2800      	cmp	r0, #0
 8003888:	d0ec      	beq.n	8003864 <_realloc_r+0x1c>
 800388a:	42b5      	cmp	r5, r6
 800388c:	462a      	mov	r2, r5
 800388e:	4621      	mov	r1, r4
 8003890:	bf28      	it	cs
 8003892:	4632      	movcs	r2, r6
 8003894:	f7ff ffca 	bl	800382c <memcpy>
 8003898:	4621      	mov	r1, r4
 800389a:	4640      	mov	r0, r8
 800389c:	f7ff fbbe 	bl	800301c <_free_r>
 80038a0:	463c      	mov	r4, r7
 80038a2:	e7e0      	b.n	8003866 <_realloc_r+0x1e>

080038a4 <_malloc_usable_size_r>:
 80038a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038a8:	1f18      	subs	r0, r3, #4
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	bfbc      	itt	lt
 80038ae:	580b      	ldrlt	r3, [r1, r0]
 80038b0:	18c0      	addlt	r0, r0, r3
 80038b2:	4770      	bx	lr

080038b4 <_init>:
 80038b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038b6:	bf00      	nop
 80038b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038ba:	bc08      	pop	{r3}
 80038bc:	469e      	mov	lr, r3
 80038be:	4770      	bx	lr

080038c0 <_fini>:
 80038c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038c2:	bf00      	nop
 80038c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038c6:	bc08      	pop	{r3}
 80038c8:	469e      	mov	lr, r3
 80038ca:	4770      	bx	lr
