module counter (count, up_dn, en, clk, rst_n);
parameter N = 31;
output logic count[N:0];
input logic clk
input logic rst_n , en, up_dn;

always_ff @(posedge clk) begin
if(!rst_n) begin
count <= '0;
end
else if(en) begin
if(up_dn)
count <= count + 1;
else
count <= count - 1;
end
end
endmodule