<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver hwicap v10_0: XHwIcap_ClbFf Struct Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XHwIcap_ClbFf Struct Reference</h1><!-- doxytag: class="XHwIcap_ClbFf" -->
<p><code>#include &lt;xhwicap_clb_ff.h&gt;</code></p>

<p><a href="struct_x_hw_icap___clb_ff-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_ff.html#a71a37ed0b047ead34394da374f48cc85">LATCH</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_ff.html#a57feba86eac886a0d83ebfcc9bdc3b81">FF</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_ff.html#aff3764f43d34a0ca5bb7023c8b438e34">INIT0</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_ff.html#ae5b9f10f9818c3120787de00e6002ad2">INIT1</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_ff.html#a0bdd42a6ddad6d814176ad7e8eee0091">ZERO</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_ff.html#a56bfb3a1cd147f793c1c65ea4fb4f27b">ONE</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_ff.html#a97213c13dd9bd5ffd5b534575dd9f0cf">SRLOW</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_ff.html#a64b6a3a5fcba7627d54f2f579afabb41">SRHIGH</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_ff.html#af1ee5fa45228ef80a15998b3191cc081">SYNC</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_ff.html#ad9263771417e5868620085de3fb8b5fa">ASYNC</a> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_ff.html#a672a2919875e61c62b2e04ca20d94052">MODE</a> [4][1][2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_ff.html#a868150e2cfbfaaed59dab7b0fe17b228">SYNCMODE</a> [4][1][2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_ff.html#a0cb69d4ee1699fd7985da6d375fdaf20">CONTENTS</a> [4][2][1][2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_ff.html#a5ea633b65c0b0366e2f217821a170231">SRMODE</a> [4][2][1][2]</td></tr>
</table>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="ad9263771417e5868620085de3fb8b5fa"></a><!-- doxytag: member="XHwIcap_ClbFf::ASYNC" ref="ad9263771417e5868620085de3fb8b5fa" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u8 <a class="el" href="struct_x_hw_icap___clb_ff.html#ad9263771417e5868620085de3fb8b5fa">XHwIcap_ClbFf::ASYNC</a>[1]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Puts XQ and YQ in asynchronous set/reset mode </p>

</div>
</div>
<a class="anchor" id="a0cb69d4ee1699fd7985da6d375fdaf20"></a><!-- doxytag: member="XHwIcap_ClbFf::CONTENTS" ref="a0cb69d4ee1699fd7985da6d375fdaf20" args="[4][2][1][2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u8 <a class="el" href="struct_x_hw_icap___clb_ff.html#a0cb69d4ee1699fd7985da6d375fdaf20">XHwIcap_ClbFf::CONTENTS</a>[4][2][1][2]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>INIT0, INIT1, ONE, or ZERO. Indexed by the slice basis (0-3). And then indexed by the element (XHI_CLB_XQ or XHI_CLB_YQ). INIT0 and ZERO are equivalent as well as INIT1 and ONE. There are two values there only as to not confuse the values given in FPGA_EDITOR which are INIT0 and INIT1. They both can either initialize or directly set the Register contents (assuming a GRESTORE packet command is used after doing a configuration on a device). </p>

</div>
</div>
<a class="anchor" id="a57feba86eac886a0d83ebfcc9bdc3b81"></a><!-- doxytag: member="XHwIcap_ClbFf::FF" ref="a57feba86eac886a0d83ebfcc9bdc3b81" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u8 <a class="el" href="struct_x_hw_icap___clb_ff.html#a57feba86eac886a0d83ebfcc9bdc3b81">XHwIcap_ClbFf::FF</a>[1]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Value to put register into FF mode </p>

</div>
</div>
<a class="anchor" id="aff3764f43d34a0ca5bb7023c8b438e34"></a><!-- doxytag: member="XHwIcap_ClbFf::INIT0" ref="aff3764f43d34a0ca5bb7023c8b438e34" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u8 <a class="el" href="struct_x_hw_icap___clb_ff.html#aff3764f43d34a0ca5bb7023c8b438e34">XHwIcap_ClbFf::INIT0</a>[1]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CONTENTS values. Value to initialize register CONTENTS to 0 </p>

</div>
</div>
<a class="anchor" id="ae5b9f10f9818c3120787de00e6002ad2"></a><!-- doxytag: member="XHwIcap_ClbFf::INIT1" ref="ae5b9f10f9818c3120787de00e6002ad2" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u8 <a class="el" href="struct_x_hw_icap___clb_ff.html#ae5b9f10f9818c3120787de00e6002ad2">XHwIcap_ClbFf::INIT1</a>[1]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Value to initialize register CONTENTS to 1 </p>

</div>
</div>
<a class="anchor" id="a71a37ed0b047ead34394da374f48cc85"></a><!-- doxytag: member="XHwIcap_ClbFf::LATCH" ref="a71a37ed0b047ead34394da374f48cc85" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u8 <a class="el" href="struct_x_hw_icap___clb_ff.html#a71a37ed0b047ead34394da374f48cc85">XHwIcap_ClbFf::LATCH</a>[1]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MODE values. Value to put register into LATCH mode </p>

</div>
</div>
<a class="anchor" id="a672a2919875e61c62b2e04ca20d94052"></a><!-- doxytag: member="XHwIcap_ClbFf::MODE" ref="a672a2919875e61c62b2e04ca20d94052" args="[4][1][2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u8 <a class="el" href="struct_x_hw_icap___clb_ff.html#a672a2919875e61c62b2e04ca20d94052">XHwIcap_ClbFf::MODE</a>[4][1][2]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LATCH or FF mode. Indexed by slice (0-3) only. It affects both XQ and YQ registers. </p>

</div>
</div>
<a class="anchor" id="a56bfb3a1cd147f793c1c65ea4fb4f27b"></a><!-- doxytag: member="XHwIcap_ClbFf::ONE" ref="a56bfb3a1cd147f793c1c65ea4fb4f27b" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u8 <a class="el" href="struct_x_hw_icap___clb_ff.html#a56bfb3a1cd147f793c1c65ea4fb4f27b">XHwIcap_ClbFf::ONE</a>[1]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Same as INIT1 </p>

</div>
</div>
<a class="anchor" id="a64b6a3a5fcba7627d54f2f579afabb41"></a><!-- doxytag: member="XHwIcap_ClbFf::SRHIGH" ref="a64b6a3a5fcba7627d54f2f579afabb41" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u8 <a class="el" href="struct_x_hw_icap___clb_ff.html#a64b6a3a5fcba7627d54f2f579afabb41">XHwIcap_ClbFf::SRHIGH</a>[1]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>When SR is asserted register goes to 1-Set </p>

</div>
</div>
<a class="anchor" id="a97213c13dd9bd5ffd5b534575dd9f0cf"></a><!-- doxytag: member="XHwIcap_ClbFf::SRLOW" ref="a97213c13dd9bd5ffd5b534575dd9f0cf" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u8 <a class="el" href="struct_x_hw_icap___clb_ff.html#a97213c13dd9bd5ffd5b534575dd9f0cf">XHwIcap_ClbFf::SRLOW</a>[1]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SRMODE values. When SR is asserted register goes to 0-Reset </p>

</div>
</div>
<a class="anchor" id="a5ea633b65c0b0366e2f217821a170231"></a><!-- doxytag: member="XHwIcap_ClbFf::SRMODE" ref="a5ea633b65c0b0366e2f217821a170231" args="[4][2][1][2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u8 <a class="el" href="struct_x_hw_icap___clb_ff.html#a5ea633b65c0b0366e2f217821a170231">XHwIcap_ClbFf::SRMODE</a>[4][2][1][2]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SRHIGH or SRLOW. Indexed by the slice (0-3). And then indexed by the element (XHI_CLB_XQ or XHI_CLB_YQ) </p>

</div>
</div>
<a class="anchor" id="af1ee5fa45228ef80a15998b3191cc081"></a><!-- doxytag: member="XHwIcap_ClbFf::SYNC" ref="af1ee5fa45228ef80a15998b3191cc081" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u8 <a class="el" href="struct_x_hw_icap___clb_ff.html#af1ee5fa45228ef80a15998b3191cc081">XHwIcap_ClbFf::SYNC</a>[1]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYNCMODE values. Puts XQ and YQ in synchronous set/reset mode </p>

</div>
</div>
<a class="anchor" id="a868150e2cfbfaaed59dab7b0fe17b228"></a><!-- doxytag: member="XHwIcap_ClbFf::SYNCMODE" ref="a868150e2cfbfaaed59dab7b0fe17b228" args="[4][1][2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u8 <a class="el" href="struct_x_hw_icap___clb_ff.html#a868150e2cfbfaaed59dab7b0fe17b228">XHwIcap_ClbFf::SYNCMODE</a>[4][1][2]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYNC or ASYNC mode. Indexed by slice (0-3) only. It affects both XQ and YQ registers. </p>

</div>
</div>
<a class="anchor" id="a0bdd42a6ddad6d814176ad7e8eee0091"></a><!-- doxytag: member="XHwIcap_ClbFf::ZERO" ref="a0bdd42a6ddad6d814176ad7e8eee0091" args="[1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const u8 <a class="el" href="struct_x_hw_icap___clb_ff.html#a0bdd42a6ddad6d814176ad7e8eee0091">XHwIcap_ClbFf::ZERO</a>[1]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Same as INIT0 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="xhwicap__clb__ff_8h.html">xhwicap_clb_ff.h</a></li>
</ul>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
