/* THIS FILE WAS GENERATED AUTOMATICALLY */
#define _ASM_CP_SCTLR_OFFSET 124 /* pos(tzmachine, core.vcpu_regs_cp15.c1_SCTLR) */
#define _ASM_MON_SPSR_OFFSET 52 /* pos(tzmachine, core.vcpu_regs_core.spsr_mon) */
#define _ASM_MON_LR_OFFSET 56 /* pos(tzmachine, core.vcpu_regs_core.lr_mon) */
#define _ASM_R4_OFFSET 16 /* pos(tzmachine, core.vcpu_regs_core.r4) */
#define _ASM_SP_OFFSET 76 /* pos(tzmachine, core.vcpu_regs_core.r13_sys) */
#define _ASM_ARCH_REGS_OFFSET 0 /* pos(tzmachine, core.vcpu_regs_core) */
#define _ASM_GIC_INT_ID 12 /* pos(Cpu_Interface, ICCIAR) */
