{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 22 16:05:48 2014 " "Info: Processing started: Wed Jan 22 16:05:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g35_lab1 -c g35_lab1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g35_lab1 -c g35_lab1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[4\] AeqB 12.467 ns Longest " "Info: Longest tpd from source pin \"A\[4\]\" to destination pin \"AeqB\" is 12.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns A\[4\] 1 PIN PIN_L8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_L8; Fanout = 1; PIN Node = 'A\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "g35_lab1.bdf" "" { Schematic "C:/Users/kchoy/Documents/DSD/g35_lab1.bdf" { { 64 232 400 80 "A\[6..0\]" "" } { 176 112 240 192 "A\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.198 ns) + CELL(0.541 ns) 7.583 ns g35_comp7:inst\|inst9~1 2 COMB LCCOMB_X7_Y7_N2 1 " "Info: 2: + IC(6.198 ns) + CELL(0.541 ns) = 7.583 ns; Loc. = LCCOMB_X7_Y7_N2; Fanout = 1; COMB Node = 'g35_comp7:inst\|inst9~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.739 ns" { A[4] g35_comp7:inst|inst9~1 } "NODE_NAME" } } { "g35_comp7.bdf" "" { Schematic "C:/Users/kchoy/Documents/DSD/g35_comp7.bdf" { { 224 416 480 272 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.485 ns) 8.358 ns g35_comp7:inst\|inst9~3 3 COMB LCCOMB_X7_Y7_N8 1 " "Info: 3: + IC(0.290 ns) + CELL(0.485 ns) = 8.358 ns; Loc. = LCCOMB_X7_Y7_N8; Fanout = 1; COMB Node = 'g35_comp7:inst\|inst9~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.775 ns" { g35_comp7:inst|inst9~1 g35_comp7:inst|inst9~3 } "NODE_NAME" } } { "g35_comp7.bdf" "" { Schematic "C:/Users/kchoy/Documents/DSD/g35_comp7.bdf" { { 224 416 480 272 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(3.016 ns) 12.467 ns AeqB 4 PIN PIN_AB6 0 " "Info: 4: + IC(1.093 ns) + CELL(3.016 ns) = 12.467 ns; Loc. = PIN_AB6; Fanout = 0; PIN Node = 'AeqB'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.109 ns" { g35_comp7:inst|inst9~3 AeqB } "NODE_NAME" } } { "g35_lab1.bdf" "" { Schematic "C:/Users/kchoy/Documents/DSD/g35_lab1.bdf" { { 64 472 648 80 "AeqB" "" } { 176 360 472 192 "AeqB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.886 ns ( 39.19 % ) " "Info: Total cell delay = 4.886 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.581 ns ( 60.81 % ) " "Info: Total interconnect delay = 7.581 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.467 ns" { A[4] g35_comp7:inst|inst9~1 g35_comp7:inst|inst9~3 AeqB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.467 ns" { A[4] {} A[4]~combout {} g35_comp7:inst|inst9~1 {} g35_comp7:inst|inst9~3 {} AeqB {} } { 0.000ns 0.000ns 6.198ns 0.290ns 1.093ns } { 0.000ns 0.844ns 0.541ns 0.485ns 3.016ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 22 16:05:48 2014 " "Info: Processing ended: Wed Jan 22 16:05:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
