INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/vivado/cpu/lab1/lab1.srcs/sources_1/new/non_stall_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simplePipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/vivado/cpu/lab1/lab1.srcs/sim_1/new/tb_non_stall_pipleline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simSimplePipeline
