srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "C:/Xilinx/Vivado/2019.1/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "C:/Xilinx/Vivado/2019.1/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "C:/Xilinx/Vivado/2019.1/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "C:/Xilinx/Vivado/2019.1/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "C:/Xilinx/Vivado/2019.1/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "C:/Xilinx/Vivado/2019.1/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "C:/Xilinx/Vivado/2019.1/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
INFO: analyzing module bg_gen (VERI-9002)
INFO: analyzing module clock_divider (VERI-9002)
INFO: analyzing module debounce (VERI-9002)
INFO: analyzing module dec_bcd (VERI-9002)
INFO: analyzing module game (VERI-9002)
INFO: analyzing module increment_one (VERI-9002)
INFO: analyzing module menu_screen (VERI-9002)
INFO: analyzing module num_hex (VERI-9002)
INFO: analyzing module paddle (VERI-9002)
INFO: analyzing module score_to_7seg (VERI-9002)
INFO: analyzing module square (VERI-9002)
INFO: analyzing module sram (VERI-9002)
INFO: analyzing module start_square (VERI-9002)
INFO: analyzing module XADCdemo (VERI-9002)
INFO: analyzing module top (VERI-9002)
INFO: analyzing module vga640x480 (VERI-9002)
INFO: analyzing module top_new (VERI-9002)
INFO: analyzing module DigitToSeg (VERI-9002)
INFO: analyzing module counter3bit (VERI-9002)
INFO: analyzing module decoder_3_8 (VERI-9002)
X:/EC551/FinalProject/Working Copy/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v(27): ERROR: concurrent assignment to a non-net 'an' is not permitted (VERI-1195)
X:/EC551/FinalProject/Working Copy/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v(28): ERROR: concurrent assignment to a non-net 'an' is not permitted (VERI-1195)
X:/EC551/FinalProject/Working Copy/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v(30): ERROR: concurrent assignment to a non-net 'an' is not permitted (VERI-1195)
X:/EC551/FinalProject/Working Copy/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v(31): ERROR: concurrent assignment to a non-net 'an' is not permitted (VERI-1195)
X:/EC551/FinalProject/Working Copy/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v(33): ERROR: concurrent assignment to a non-net 'an' is not permitted (VERI-1195)
X:/EC551/FinalProject/Working Copy/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v(34): ERROR: concurrent assignment to a non-net 'an' is not permitted (VERI-1195)
X:/EC551/FinalProject/Working Copy/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v(35): ERROR: concurrent assignment to a non-net 'an' is not permitted (VERI-1195)
X:/EC551/FinalProject/Working Copy/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v(36): ERROR: concurrent assignment to a non-net 'an' is not permitted (VERI-1195)
INFO: analyzing module mux4_4bus (VERI-9002)
INFO: analyzing module segClkDevider (VERI-9002)
INFO: analyzing module sevensegdecoder (VERI-9002)
-- Analyzing VHDL file "X:/EC551/FinalProject/Working Copy/EC551_FinalProject/Analog_Pong_Game/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/UART_TX_CTRL.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'UART_TX_CTRL' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'uart_tx_ctrl' (VHDL-9006)
srcscan exits with return value 0
