 
                              Fusion Compiler (TM)

                Version V-2023.12-SP3 for linux64 - May 07, 2024
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
# Based on Lab 5 run.tcl - works for 4-Port Switch
# Run with: fc_shell -f run_synth_simple.tcl
set_host_options -max_cores 4
1
set TECH_FILE "/data/synopsys/lib/saed32nm/ref/tech/saed32nm_1p9m.tf"
/data/synopsys/lib/saed32nm/ref/tech/saed32nm_1p9m.tf
########################################################################
### Physical Library Settings
########################################################################
create_lib -technology $TECH_FILE -ref_libs { \
    /data/synopsys/lib/saed32nm/ref/CLIBs/saed32_hvt.ndm \
    /data/synopsys/lib/saed32nm/ref/CLIBs/saed32_lvt.ndm \
    /data/synopsys/lib/saed32nm/ref/CLIBs/saed32_rvt.ndm \
} switch.dlib
Information: Loading technology file '/data/synopsys/lib/saed32nm/ref/tech/saed32nm_1p9m.tf' (FILE-007)
{switch.dlib}
open_lib switch.dlib
Information: Incrementing open_count of library 'switch.dlib' to 2. (LIB-017)
{switch.dlib}
report_ref_libs
****************************************
Report : Reference Library Report
Library: switch.dlib
Version: V-2023.12-SP3
Date   : Thu Jan 15 11:40:08 2026
****************************************

    Name       Path                                                 Location
    ------------------------------------------------------------------------
*+  saed32_hvt /data/synopsys/lib/saed32nm/ref/CLIBs/saed32_hvt.ndm /data/synopsys/lib/saed32nm/ref/CLIBs/saed32_hvt.ndm
*+  saed32_lvt /data/synopsys/lib/saed32nm/ref/CLIBs/saed32_lvt.ndm /data/synopsys/lib/saed32nm/ref/CLIBs/saed32_lvt.ndm
*+  saed32_rvt /data/synopsys/lib/saed32nm/ref/CLIBs/saed32_rvt.ndm /data/synopsys/lib/saed32nm/ref/CLIBs/saed32_rvt.ndm
    "*" = Library currently open
    "+" = Library has technology information
1
read_parasitic_tech -tlu /data/synopsys/lib/saed32nm/ref/tech/saed32nm_1p9m_Cmax.lv.tluplus -name Cmax
1
read_parasitic_tech -tlu /data/synopsys/lib/saed32nm/ref/tech/saed32nm_1p9m_Cmin.lv.tluplus -name Cmin
1
save_lib
Saving library 'switch.dlib'
1
########################################################################
### Read RTL
########################################################################
analyze -format sverilog {switch_port_synth.sv switch_4port_synth.sv}
Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Compiling source file ./switch_port_synth.sv
Compiling source file ./switch_4port_synth.sv
Presto compilation completed successfully.
Elapsed = 00:00:00.02, CPU = 00:00:00.01
1
elaborate switch_4port_synth
Warning:  ./switch_4port_synth.sv:158: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 143 in file
        './switch_4port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           145            |    auto/auto     |
===============================================
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)
Warning:  ./switch_4port_synth.sv:159: Division by 0 evaluates to 'x'. (ELAB-347)

Statistics for case statements in always block at line 180 in file
        './switch_4port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           188            |    auto/auto     |
===============================================
  state register: arb_state

Inferred memory devices in process
        in routine switch_4port_synth line 138 in file
                './switch_4port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    arb_state_reg    | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_4port_synth line 180 in file
                './switch_4port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  internal_data_reg  | Flip-flop |  64   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      grant_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
| internal_valid_reg  | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   rr_priority_reg   | Flip-flop |   8   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (switch_4port_synth)
Information: Elaborating HDL template WORK:switch_port_synth instantiated from 'switch_4port_synth' with the parameters {FIFO_DEPTH=16,PORT_ID=0}. (ELAB-193)

Statistics for case statements in always block at line 102 in file
        './switch_port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           106            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 138 in file
        './switch_port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 153 in file
        './switch_port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           160            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 177 in file
        './switch_port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           179            |    auto/auto     |
===============================================
  state register: ingress_state
  state register: egress_state

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID0 line 83 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ingress_state_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID0 line 88 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  captured_data_reg  | Flip-flop |   8   |  Y  | Y  | Y  | N  | N  | N  | N  |
| captured_source_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
| captured_target_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID0 line 117 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_ptr_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    fifo_mem_reg     | Flip-flop |  256  |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID0 line 133 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID0 line 138 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID0 line 148 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  egress_state_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID0 line 153 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   source_out_reg    | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   target_out_reg    | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    data_out_reg     | Flip-flop |   8   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (switch_port_synth_FIFO_DEPTH16_PORT_ID0)
Information: Elaborating HDL template WORK:switch_port_synth instantiated from 'switch_4port_synth' with the parameters {FIFO_DEPTH=16,PORT_ID=1}. (ELAB-193)

Statistics for case statements in always block at line 102 in file
        './switch_port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           106            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 138 in file
        './switch_port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 153 in file
        './switch_port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           160            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 177 in file
        './switch_port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           179            |    auto/auto     |
===============================================
  state register: ingress_state
  state register: egress_state

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID1 line 83 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ingress_state_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID1 line 88 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  captured_data_reg  | Flip-flop |   8   |  Y  | Y  | Y  | N  | N  | N  | N  |
| captured_source_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
| captured_target_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID1 line 117 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_ptr_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    fifo_mem_reg     | Flip-flop |  256  |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID1 line 133 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID1 line 138 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID1 line 148 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  egress_state_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID1 line 153 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   source_out_reg    | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   target_out_reg    | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    data_out_reg     | Flip-flop |   8   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (switch_port_synth_FIFO_DEPTH16_PORT_ID1)
Information: Elaborating HDL template WORK:switch_port_synth instantiated from 'switch_4port_synth' with the parameters {FIFO_DEPTH=16,PORT_ID=2}. (ELAB-193)

Statistics for case statements in always block at line 102 in file
        './switch_port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           106            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 138 in file
        './switch_port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 153 in file
        './switch_port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           160            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 177 in file
        './switch_port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           179            |    auto/auto     |
===============================================
  state register: ingress_state
  state register: egress_state

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID2 line 83 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ingress_state_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID2 line 88 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  captured_data_reg  | Flip-flop |   8   |  Y  | Y  | Y  | N  | N  | N  | N  |
| captured_source_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
| captured_target_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID2 line 117 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_ptr_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    fifo_mem_reg     | Flip-flop |  256  |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID2 line 133 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID2 line 138 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID2 line 148 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  egress_state_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID2 line 153 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   source_out_reg    | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   target_out_reg    | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    data_out_reg     | Flip-flop |   8   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (switch_port_synth_FIFO_DEPTH16_PORT_ID2)
Information: Elaborating HDL template WORK:switch_port_synth instantiated from 'switch_4port_synth' with the parameters {FIFO_DEPTH=16,PORT_ID=3}. (ELAB-193)

Statistics for case statements in always block at line 102 in file
        './switch_port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           106            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 138 in file
        './switch_port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 153 in file
        './switch_port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           160            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 177 in file
        './switch_port_synth.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           179            |    auto/auto     |
===============================================
  state register: ingress_state
  state register: egress_state

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID3 line 83 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ingress_state_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID3 line 88 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  captured_data_reg  | Flip-flop |   8   |  Y  | Y  | Y  | N  | N  | N  | N  |
| captured_source_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
| captured_target_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID3 line 117 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_ptr_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    fifo_mem_reg     | Flip-flop |  256  |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID3 line 133 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID3 line 138 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID3 line 148 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  egress_state_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine switch_port_synth_FIFO_DEPTH16_PORT_ID3 line 153 in file
                './switch_port_synth.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   source_out_reg    | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   target_out_reg    | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    data_out_reg     | Flip-flop |   8   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (switch_port_synth_FIFO_DEPTH16_PORT_ID3)
Information: Design elaboration summary: (FLW-8550)
Number of modules read: 5
Top level ports:        138
Total in all modules
  Ports:                442
  Nets:                 3035
  Instances:            2236
Design summary end. (FLW-8551)
Elapsed = 00:00:00.54, CPU = 00:00:00.49
1
set_top_module switch_4port_synth
Information: User units loaded from library 'saed32_hvt|saed32_hvt_std' (LNK-040)
Information: Added key list 'DesignWare' to design 'switch_4port_synth'. (DWS-0216)
Elapsed = 00:00:00.82, CPU = 00:00:00.70
1
set_app_options -name compile.flow.autoungroup -value false
compile.flow.autoungroup false
save_block -as switch/elaborate
Information: Saving 'switch.dlib:switch_4port_synth.design' to 'switch.dlib:switch/elaborate.design'. (DES-028)
1
########################################################################
### MCMM Setup
########################################################################
remove_corners -all
1
remove_modes -all
1
remove_scenarios -all
1
create_corner Fast
1
create_corner Slow
1
set_parasitics_parameters -early_spec Cmin -late_spec Cmin -corners {Fast}
1
set_parasitics_parameters -early_spec Cmax -late_spec Cmax -corners {Slow}
1
create_mode FUNC
1
current_mode FUNC
{FUNC}
create_scenario -mode FUNC -corner Fast -name FUNC_Fast
Created scenario FUNC_Fast for mode FUNC and corner Fast
All analysis types are activated.
{FUNC_Fast}
create_scenario -mode FUNC -corner Slow -name FUNC_Slow
Created scenario FUNC_Slow for mode FUNC and corner Slow
All analysis types are activated.
{FUNC_Slow}
########################################################################
### Timing Constraints
########################################################################
current_scenario FUNC_Fast
{FUNC_Fast}
source switch.sdc
Removing any SDC constraints from design
Information: Timer using 4 threads
Warning: The 'set_max_fanout' command is not supported in this program.  The command will be ignored. (CSTR-011)
1
current_scenario FUNC_Slow
{FUNC_Slow}
source switch.sdc
Removing any SDC constraints from design
Warning: Redefining clock 'clk'.  
        Previously defined at: /project/verif/users/mahmoodi/ws/ex_vlsi_12/switch.sdc, line 8 (UIC-034)
1
########################################################################
### Synthesis
########################################################################
set_auto_floorplan_constraints -core_utilization 0.7 -side_ratio {1 1} -core_offset 2
1
compile_fusion -to logic_opto
Warning: No site rows found in floorplan. (LGL-397)
INFO: compile_fusion is running in balanced flow mode.
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Starting 'compile_fusion -to logic_opto' (FLW-8000)
Information: Time: 2026-01-15 11:40:10 / Session:  00:00:11 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 633 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB
****************************************
Report : report_tbcs
Version: V-2023.12-SP3
Date   : Thu Jan 15 11:40:10 2026
****************************************
Warning: No site rows found in floorplan. (LGL-397)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: Corner Fast:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 448 cells affected for early, 448 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Slow:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 448 cells affected for early, 448 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2026-01-15 11:40:14 / Session:  00:00:15 / Command:  00:00:03 / CPU:  00:00:04 / Memory: 741 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map / Load Design (FLW-8000)
Information: Time: 2026-01-15 11:40:14 / Session:  00:00:15 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 741 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Ending   compile_fusion / initial_map / Load Design (FLW-8001)
Information: Time: 2026-01-15 11:40:15 / Session:  00:00:16 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 751 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2026-01-15 11:40:15 / Session:  00:00:16 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 751 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
MV related app options set by user:
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2026-01-15 11:40:15 / Session:  00:00:16 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 751 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Constant and Equal Register Detection (FLW-8000)
Information: Time: 2026-01-15 11:40:15 / Session:  00:00:16 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 751 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: The register gen_ports[0].port_inst/tx_done_reg is removed because it is unloaded. (SQM-4101)
Information: The register gen_ports[1].port_inst/tx_done_reg is removed because it is unloaded. (SQM-4101)
Information: The register gen_ports[2].port_inst/tx_done_reg is removed because it is unloaded. (SQM-4101)
Information: The register gen_ports[3].port_inst/tx_done_reg is removed because it is unloaded. (SQM-4101)
Information: 4 registers are removed as unloaded. Use report_transformed_registers for a list. (SQM-3101)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: The register gen_ports[2].port_inst/rd_ptr_reg[3] is removed as constant '0'. (SQM-4100)
Information: The register gen_ports[2].port_inst/rd_ptr_reg[2] is removed as constant '0'. (SQM-4100)
Information: The register gen_ports[2].port_inst/rd_ptr_reg[1] is removed as constant '0'. (SQM-4100)
Information: The register gen_ports[2].port_inst/rd_ptr_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register gen_ports[3].port_inst/rd_ptr_reg[3] is removed as constant '0'. (SQM-4100)
Information: The register gen_ports[3].port_inst/rd_ptr_reg[2] is removed as constant '0'. (SQM-4100)
Information: The register gen_ports[3].port_inst/rd_ptr_reg[1] is removed as constant '0'. (SQM-4100)
Information: The register gen_ports[3].port_inst/rd_ptr_reg[0] is removed as constant '0'. (SQM-4100)
Information: The register grant_reg[3] is removed as constant '0'. (SQM-4100)
Information: The register grant_reg[2] is removed as constant '0'. (SQM-4100)
Information: The register gen_ports[1].port_inst/valid_out_reg is removed because it is merged to register gen_ports[1].port_inst/egress_state_reg. (SQM-4102)
Information: The register gen_ports[0].port_inst/valid_out_reg is removed because it is merged to register gen_ports[0].port_inst/egress_state_reg. (SQM-4102)
Information: The register gen_ports[3].port_inst/valid_out_reg is removed because it is merged to register gen_ports[3].port_inst/egress_state_reg. (SQM-4102)
Information: The register gen_ports[2].port_inst/valid_out_reg is removed because it is merged to register gen_ports[2].port_inst/egress_state_reg. (SQM-4102)
Information: 14 registers were removed as constant. Use report_transformed_registers for a list. (SQM-3100)
Information: Register Bits Before Sharing = 1284, After Sharing = 1280, Savings = 4 (SQM-2000)
Information: 4 registers were merged. Use report_transformed_registers for a list. (SQM-4106)
Information: 4 out of 14 SQM-4100 messages were not printed due to limit 10 (after 'compile_fusion' at run_synth_simple.tcl:61) (MSG-3913)
Information: Ending   compile_fusion / initial_map / Constant and Equal Register Detection (FLW-8001)
Information: Time: 2026-01-15 11:40:16 / Session:  00:00:17 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 789 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Register Merging (FLW-8000)
Information: Time: 2026-01-15 11:40:16 / Session:  00:00:17 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 789 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Register Merging (FLW-8001)
Information: Time: 2026-01-15 11:40:16 / Session:  00:00:17 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 789 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2026-01-15 11:40:16 / Session:  00:00:17 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 789 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Ending   compile_fusion / initial_map / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2026-01-15 11:40:16 / Session:  00:00:17 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 789 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (1) (FLW-8000)
Information: Time: 2026-01-15 11:40:16 / Session:  00:00:17 / Command:  00:00:05 / CPU:  00:00:06 / Memory: 789 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Identified 4 crossbars in module 'switch_4port_synth'. 0 out of 0 potentially congested crossbars amongst these are candidates for mux tree implementation. (MUX-6091)
Information: Timer using 4 threads
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (1) (FLW-8001)
Information: Time: 2026-01-15 11:40:20 / Session:  00:00:21 / Command:  00:00:09 / CPU:  00:00:19 / Memory: 925 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (2) (FLW-8000)
Information: Time: 2026-01-15 11:40:20 / Session:  00:00:21 / Command:  00:00:09 / CPU:  00:00:19 / Memory: 925 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Added key list 'DesignWare' to design 'switch_4port_synth'. (DWS-0216)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Information: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: 4 register's output was inverted. Use report_transformed_registers for a list. (SQM-2014)
Information: 4 out of 5 SQM-1040 messages were not printed due to limit 1  (MSG-3913)
Information: 4 out of 5 SQM-1074 messages were not printed due to limit 1  (MSG-3913)
Information: 1 out of 2 SQM-2014 messages were not printed due to limit 1  (MSG-3913)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (2) (FLW-8001)
Information: Time: 2026-01-15 11:40:22 / Session:  00:00:23 / Command:  00:00:11 / CPU:  00:00:24 / Memory: 925 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / DFT Core Wrapper Analysis (FLW-8000)
Information: Time: 2026-01-15 11:40:22 / Session:  00:00:23 / Command:  00:00:11 / CPU:  00:00:24 / Memory: 925 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / DFT Core Wrapper Analysis (FLW-8001)
Information: Time: 2026-01-15 11:40:22 / Session:  00:00:23 / Command:  00:00:11 / CPU:  00:00:24 / Memory: 925 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2026-01-15 11:40:22 / Session:  00:00:23 / Command:  00:00:11 / CPU:  00:00:24 / Memory: 925 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Register Bits Before Sharing = 1280, After Sharing = 1280, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2026-01-15 11:40:22 / Session:  00:00:24 / Command:  00:00:12 / CPU:  00:00:25 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: The register gen_ports[2].port_inst/captured_data_reg[6] is removed because it is unloaded. (SQM-4101)
Information: The register gen_ports[2].port_inst/captured_data_reg[5] is removed because it is unloaded. (SQM-4101)
Information: The register gen_ports[2].port_inst/captured_data_reg[4] is removed because it is unloaded. (SQM-4101)
Information: The register gen_ports[2].port_inst/captured_data_reg[3] is removed because it is unloaded. (SQM-4101)
Information: The register gen_ports[2].port_inst/captured_data_reg[2] is removed because it is unloaded. (SQM-4101)
Information: The register gen_ports[2].port_inst/captured_data_reg[1] is removed because it is unloaded. (SQM-4101)
Information: The register gen_ports[2].port_inst/captured_data_reg[0] is removed because it is unloaded. (SQM-4101)
Information: The register gen_ports[2].port_inst/fifo_mem_reg[0][7] is removed because it is unloaded. (SQM-4101)
Information: The register gen_ports[2].port_inst/captured_source_reg[2] is removed because it is unloaded. (SQM-4101)
Information: The register gen_ports[2].port_inst/captured_source_reg[1] is removed because it is unloaded. (SQM-4101)
Information: 558 registers are removed as unloaded. Use report_transformed_registers for a list. (SQM-3101)
Information: 548 out of 558 SQM-4101 messages were not printed due to limit 10  (MSG-3913)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2026-01-15 11:40:23 / Session:  00:00:24 / Command:  00:00:12 / CPU:  00:00:25 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2026-01-15 11:40:23 / Session:  00:00:24 / Command:  00:00:12 / CPU:  00:00:25 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 12
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          54 |            736 |        736 |    97.87%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    14 |       14
 Minimum Bitwidth Not Met.                                 |     2 |        2
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       8842.43           -        1458              0.01       943

Information: Runtime Summary (compile_fusion / initial_map)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              6.7%         Load Design 
       00:00:00              0.1%         MV Cell Insertion 
       00:00:00              9.2%         Constant and Equal Register Detection 
       00:00:00              0.0%         Register Merging 
       00:00:00              3.9%         Constant Propagation and Register Optimization 
       00:00:03             45.5%         High-Level Optimization and Technology Mapping (1) 
       00:00:01             21.1%         High-Level Optimization and Technology Mapping (2) 
       00:00:00              0.0%         DFT Core Wrapper Analysis 
       00:00:00              6.6%         Logic Simplification (2) 
       00:00:00              1.6%         Logic Simplification (2)/Constant Propagation and Register Optimization 
       00:00:00              5.3%         Other 
----------------------------------------------------------------------------
       00:00:08            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 6348 CPU @ 2.60GHz / 112 CPUs  
Sockets: 2, Cores: 28, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2026-01-15 11:40:23 / Session:  00:00:24 / Command:  00:00:12 / CPU:  00:00:25 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Information: >>>>>>> 5 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  1 SQM-1040  WARNING   No cell bus will be mapped to multibit because there is no m... (MSG-3032)
Information:     2     1  0 PVT-030   WARNING   Corner %s:  %d process number, %d process label, %d voltage,... (MSG-3032)
Information:     2     1  0 PVT-031   WARNING   %d cells affected for early, %d for late.                       (MSG-3032)
Information:    48    37  0 LGL-397   WARNING   Warning: No site rows found in floorplan. (LGL-397)             (MSG-3032)
Information:     2     1  0 PVT-034   WARNING   %d port driving_cells affected for early, %d for late.          (MSG-3032)
Information:    55    41  1        5  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 41 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2026-01-15 11:40:23 / Session:  00:00:24 / Command:  00:00:12 / CPU:  00:00:25 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto / Load Design (FLW-8000)
Information: Time: 2026-01-15 11:40:23 / Session:  00:00:24 / Command:  00:00:12 / CPU:  00:00:25 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Warning: Auto deriving 'horizontal' routing direction for layer 'M1'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M2'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M3'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M4'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M5'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M6'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M7'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M8'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M9'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'MRDL'. (DMM-115)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 12583.431641 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 114.024} {114.328 114.024} {114.328 2} } (AFP-2022)
Information: Change threshold for extractor is reset. (FLW-1300)
Warning: Corner Slow:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1458 cells affected for early, 1458 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Fast:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1458 cells affected for early, 1458 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
Information: Ending   compile_fusion / logic_opto / Load Design (FLW-8001)
Information: Time: 2026-01-15 11:40:23 / Session:  00:00:25 / Command:  00:00:13 / CPU:  00:00:26 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2026-01-15 11:40:23 / Session:  00:00:25 / Command:  00:00:13 / CPU:  00:00:26 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 12
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          54 |            736 |        736 |    97.87%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    14 |       14
 Minimum Bitwidth Not Met.                                 |     2 |        2
--------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2026-01-15 11:40:23 / Session:  00:00:25 / Command:  00:00:13 / CPU:  00:00:26 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2026-01-15 11:40:23 / Session:  00:00:25 / Command:  00:00:13 / CPU:  00:00:26 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (1) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-15 11:40:24 / Session:  00:00:25 / Command:  00:00:13 / CPU:  00:00:26 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-15 11:40:24 / Session:  00:00:25 / Command:  00:00:13 / CPU:  00:00:27 / Memory: 944 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8000)
Information: Time: 2026-01-15 11:40:25 / Session:  00:00:26 / Command:  00:00:14 / CPU:  00:00:28 / Memory: 948 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8001)
Information: Time: 2026-01-15 11:40:26 / Session:  00:00:27 / Command:  00:00:15 / CPU:  00:00:29 / Memory: 1028 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2026-01-15 11:40:26 / Session:  00:00:27 / Command:  00:00:15 / CPU:  00:00:29 / Memory: 1028 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2026-01-15 11:40:26 / Session:  00:00:27 / Command:  00:00:15 / CPU:  00:00:29 / Memory: 1028 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2026-01-15 11:40:36 / Session:  00:00:37 / Command:  00:00:25 / CPU:  00:00:39 / Memory: 1028 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Register Bits Before Sharing = 4, After Sharing = 4, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2026-01-15 11:40:39 / Session:  00:00:40 / Command:  00:00:28 / CPU:  00:00:42 / Memory: 1028 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2026-01-15 11:40:40 / Session:  00:00:41 / Command:  00:00:29 / CPU:  00:00:43 / Memory: 1028 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2026-01-15 11:40:40 / Session:  00:00:41 / Command:  00:00:29 / CPU:  00:00:43 / Memory: 1028 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 12583.431641 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 114.024} {114.328 114.024} {114.328 2} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan        12583.4   { {2 2} {2 114.024} {114.328 114.024} {114.328 2} }
die   auto-floorplan        13496.8   { {0 0} {0 116.024} {116.328 116.024} {116.328 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  138               138               138                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2026-01-15 11:40:40 / Session:  00:00:41 / Command:  00:00:29 / CPU:  00:00:43 / Memory: 1028 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2026-01-15 11:40:40 / Session:  00:00:41 / Command:  00:00:29 / CPU:  00:00:43 / Memory: 1028 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = 0.300000  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 1551
Timing factor = 1
Non-default weight range: (0.925182, 2.77555)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 3.47266e+08
Information: Coarse placer active wire length estimate = 0
Information: Coarse placer weighted wire length estimate = 3.42799e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2026-01-15 11:40:41 / Session:  00:00:42 / Command:  00:00:31 / CPU:  00:00:45 / Memory: 1028 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2026-01-15 11:40:41 / Session:  00:00:43 / Command:  00:00:31 / CPU:  00:00:46 / Memory: 1028 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (3) / Timing Optimization (FLW-8000)
Information: Time: 2026-01-15 11:40:41 / Session:  00:00:43 / Command:  00:00:31 / CPU:  00:00:46 / Memory: 1028 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (3) / Timing Optimization (FLW-8001)
Information: Time: 2026-01-15 11:40:42 / Session:  00:00:43 / Command:  00:00:31 / CPU:  00:00:46 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2026-01-15 11:40:42 / Session:  00:00:43 / Command:  00:00:31 / CPU:  00:00:46 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2026-01-15 11:40:42 / Session:  00:00:43 / Command:  00:00:31 / CPU:  00:00:46 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (4) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-15 11:40:42 / Session:  00:00:43 / Command:  00:00:31 / CPU:  00:00:46 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (4) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-15 11:40:42 / Session:  00:00:43 / Command:  00:00:31 / CPU:  00:00:46 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2026-01-15 11:40:43 / Session:  00:00:44 / Command:  00:00:32 / CPU:  00:00:48 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (5) (FLW-8000)
Information: Time: 2026-01-15 11:40:43 / Session:  00:00:44 / Command:  00:00:32 / CPU:  00:00:48 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (5) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-15 11:40:43 / Session:  00:00:44 / Command:  00:00:32 / CPU:  00:00:48 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (5) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-15 11:40:43 / Session:  00:00:44 / Command:  00:00:32 / CPU:  00:00:48 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (5) (FLW-8001)
Information: Time: 2026-01-15 11:40:43 / Session:  00:00:44 / Command:  00:00:32 / CPU:  00:00:48 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2026-01-15 11:40:43 / Session:  00:00:44 / Command:  00:00:32 / CPU:  00:00:48 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.43%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: Generated core area = 12617.487305 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 114.024} {114.632 114.024} {114.632 2} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
switch_4port_synth     M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell switch_4port_synth has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port_synth has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port_synth has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port_synth has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port_synth has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port_synth has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port_synth has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port_synth has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port_synth has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port_synth has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Warning: Cell gen_ports[0].port_inst/captured_data_reg[3] is placed overlapping with other cells at {{7.376 2.309} {13.152 3.981}}. (ZRT-763)
Warning: Cell gen_ports[1].port_inst/fifo_mem_reg[11][2] is placed overlapping with other cells at {{83.713 4.760} {89.185 6.432}}. (ZRT-763)
Warning: Cell gen_ports[3].port_inst/ctmi_854 is placed overlapping with other cells at {{2.001 85.095} {3.521 86.768}}. (ZRT-763)
Warning: Cell gen_ports[1].port_inst/fifo_mem_reg[5][14] is placed overlapping with other cells at {{86.608 85.366} {92.080 87.038}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   46  Alloctr   47  Proc 12848 
Printing options for 'route.common.*'
common.clock_topology                                   :        normal              
common.single_connection_to_pins                        :        off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,118.30um,117.70um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   51  Alloctr   52  Proc 12848 
Net statistics:
Total number of nets to route for block pin placement     = 122
Number of interface nets to route for block pin placement = 122
Net length statistics: 
Net Count(Ignore Fully Rted) 244, Total Half Perimeter Wire Length (HPWL) 15197 microns
HPWL   0 ~   50 microns: Net Count      120     Total HPWL          546 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count      122     Total HPWL        14229 microns
HPWL 200 ~  300 microns: Net Count        2     Total HPWL          422 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   52  Proc 12848 
Number of partitions: 1 (1 x 1)
Size of partitions: 37 gCells x 37 gCells
Average gCell capacity  21.19    on layer (1)    M1
Average gCell capacity  21.30    on layer (2)    M2
Average gCell capacity  10.59    on layer (3)    M3
Average gCell capacity  10.65    on layer (4)    M4
Average gCell capacity  5.27     on layer (5)    M5
Average gCell capacity  5.30     on layer (6)    M6
Average gCell capacity  2.62     on layer (7)    M7
Average gCell capacity  2.65     on layer (8)    M8
Average gCell capacity  1.32     on layer (9)    M9
Average gCell capacity  0.62     on layer (10)   MRDL
Average number of tracks per gCell 21.24         on layer (1)    M1
Average number of tracks per gCell 21.35         on layer (2)    M2
Average number of tracks per gCell 10.65         on layer (3)    M3
Average number of tracks per gCell 10.70         on layer (4)    M4
Average number of tracks per gCell 5.35  on layer (5)    M5
Average number of tracks per gCell 5.38  on layer (6)    M6
Average number of tracks per gCell 2.70  on layer (7)    M7
Average number of tracks per gCell 2.70  on layer (8)    M8
Average number of tracks per gCell 1.38  on layer (9)    M9
Average number of tracks per gCell 0.68  on layer (10)   MRDL
Number of gCells = 13690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   52  Alloctr   53  Proc 12848 
Number of partitions: 1 (1 x 1)
Size of partitions: 37 gCells x 37 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   53  Alloctr   53  Proc 12848 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   53  Alloctr   53  Proc 12848 
Number of partitions: 1 (1 x 1)
Size of partitions: 37 gCells x 37 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   65  Alloctr   65  Proc 12848 
Information: Using 4 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 37 gCells x 37 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   65  Alloctr   65  Proc 12848 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 899.82
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 420.03
Initial. Layer M3 wire length = 479.79
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 182
Initial. Via VIA12SQ_C count = 122
Initial. Via VIA23SQ_C count = 60
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   65  Alloctr   65  Proc 12848 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   13  Alloctr   14  Proc    0 
[End of Global Routing] Total (MB): Used   64  Alloctr   65  Proc 12848 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   55  Alloctr   56  Proc 12848 
CPU Time for Global Route: 00:00:00.34u 00:00:00.02s 00:00:00.33e: 
Number of block ports: 138
Number of block pin locations assigned from router: 122
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 138
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.35u 00:00:00.02s 00:00:00.34e: 
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan        12617.5   { {2 2} {2 114.024} {114.632 114.024} {114.632 2} }
die   auto-floorplan        13532.1   { {0 0} {0 116.024} {116.632 116.024} {116.632 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  138               138               137                 1
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2026-01-15 11:40:44 / Session:  00:00:45 / Command:  00:00:33 / CPU:  00:00:48 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Secondary PG connections (FLW-8000)
Information: Time: 2026-01-15 11:40:44 / Session:  00:00:45 / Command:  00:00:33 / CPU:  00:00:48 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Information: Ending   compile_fusion / logic_opto / Secondary PG connections (FLW-8001)
Information: Time: 2026-01-15 11:40:44 / Session:  00:00:45 / Command:  00:00:33 / CPU:  00:00:48 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       8885.89           -        1458              0.01      1034

Information: Runtime Summary (compile_fusion / logic_opto)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              2.8%         Load Design 
       00:00:00              0.3%         Clock Gate Re-structuring 
       00:00:01              7.7%         Optimization (1) 
       00:00:00              0.8%         Optimization (1)/Logic Simplification and Register Optimization 
       00:00:00              3.4%         Optimization (1)/Timing Optimization and DesignWare Reselection 
       00:00:10             49.5%         Register Retiming 
       00:00:00              4.5%         Optimization (2) 
       00:00:00              0.1%         Auto-Floorplan (1) 
       00:00:01              6.6%         Early Placement 
       00:00:00              0.4%         Optimization (3) 
       00:00:00              2.3%         Optimization (3)/Timing Optimization 
       00:00:00              4.5%         Optimization (4) 
       00:00:00              0.6%         Optimization (4)/Logic Simplification and Register Optimization 
       00:00:00              0.0%         Optimization (5) 
       00:00:00              0.2%         Optimization (5)/Logic Simplification and Register Optimization 
       00:00:00              1.7%         Auto-Floorplan (2) 
       00:00:00              0.0%         Secondary PG connections 
       00:00:03             14.5%         Other 
----------------------------------------------------------------------------
       00:00:20            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 6348 CPU @ 2.60GHz / 112 CPUs  
Sockets: 2, Cores: 28, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2026-01-15 11:40:44 / Session:  00:00:45 / Command:  00:00:33 / CPU:  00:00:48 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Information: >>>>>>> 9 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     1     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    10    10  0 DMM-115   WARNING   Warning: Auto deriving 'vertical' routing direction for laye... (MSG-3032)
Information:     4     4  0 ZRT-763   WARNING   Warning: Cell gen_ports[1].port_inst/fifo_mem_reg[5][14] is ... (MSG-3032)
Information:     4     1  0 PVT-030   WARNING   Warning: Corner Slow:  0 process number, 1 process label, 0 ... (MSG-3032)
Information:     4     1  0 PVT-031   WARNING   Warning: 1458 cells affected for early, 1458 for late. (PVT-... (MSG-3032)
Information:    10    10  0 ZRT-625   WARNING   Warning: Master cell switch_4port_synth has duplicated redun... (MSG-3032)
Information:     6     6  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:     4     1  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:    44    35  0        9  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 35 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
Information: Summary of UPF Cells (UPF-532)
*******************************************************************************
                            Summary of UPF Cells                               
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: Timer using 4 threads
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 8 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 11 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  1 SQM-1040  WARNING   No cell bus will be mapped to multibit because there is no m... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     1     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    10    10  0 DMM-115   WARNING   Warning: Auto deriving 'vertical' routing direction for laye... (MSG-3032)
Information:     4     4  0 ZRT-763   WARNING   Warning: Cell gen_ports[1].port_inst/fifo_mem_reg[5][14] is ... (MSG-3032)
Information:     4     2  0 PVT-030   WARNING   Warning: Corner Slow:  0 process number, 1 process label, 0 ... (MSG-3032)
Information:     4     2  0 PVT-031   WARNING   Warning: 1458 cells affected for early, 1458 for late. (PVT-... (MSG-3032)
Information:    48    49  0 LGL-397   WARNING   Warning: No site rows found in floorplan. (LGL-397)             (MSG-3032)
Information:    10    10  0 ZRT-625   WARNING   Warning: Master cell switch_4port_synth has duplicated redun... (MSG-3032)
Information:     9     8  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:     4     2  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:    96    90  1       11  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 90 error&warning MSGs observed during fusion (MSG-3103)

  Block: switch.dlib:switch_4port_synth.design
  Current State: is mapped; is placed; 
  Events:
        - initial_map                   01/15/26 11:40 -->     0.003 hours
        - logic_opto                    01/15/26 11:40 -->     0.006 hours

1
Information: Ending   'compile_fusion -to logic_opto' (FLW-8001)
Information: Time: 2026-01-15 11:40:46 / Session:  00:00:47 / Command:  00:00:35 / CPU:  00:00:51 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
1
compile_fusion -to final_opto
INFO: compile_fusion is running in balanced flow mode.
Information: Starting 'compile_fusion -to final_opto' (FLW-8000)
Information: Time: 2026-01-15 11:40:46 / Session:  00:00:47 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB
****************************************
Report : report_tbcs
Version: V-2023.12-SP3
Date   : Thu Jan 15 11:40:46 2026
****************************************
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Warning: Corner Slow:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1458 cells affected for early, 1458 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Fast:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1458 cells affected for early, 1458 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2026-01-15 11:40:47 / Session:  00:00:48 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map / Load Design (FLW-8000)
Information: Time: 2026-01-15 11:40:47 / Session:  00:00:48 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Load Design (FLW-8001)
Information: Time: 2026-01-15 11:40:48 / Session:  00:00:49 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2026-01-15 11:40:48 / Session:  00:00:49 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
MV related app options set by user:
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2026-01-15 11:40:48 / Session:  00:00:49 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Constant and Equal Register Detection (FLW-8000)
Information: Time: 2026-01-15 11:40:48 / Session:  00:00:49 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Register Bits Before Sharing = 752, After Sharing = 752, Savings = 0 (SQM-2000)
Information: Ending   compile_fusion / initial_map / Constant and Equal Register Detection (FLW-8001)
Information: Time: 2026-01-15 11:40:51 / Session:  00:00:52 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Register Merging (FLW-8000)
Information: Time: 2026-01-15 11:40:51 / Session:  00:00:52 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Register Merging (FLW-8001)
Information: Time: 2026-01-15 11:40:51 / Session:  00:00:52 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2026-01-15 11:40:51 / Session:  00:00:52 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2026-01-15 11:40:51 / Session:  00:00:53 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (1) (FLW-8000)
Information: Time: 2026-01-15 11:40:52 / Session:  00:00:53 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Extraction observers are detached as design net change threshold is reached.
Information: Timer using 4 threads
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (1) (FLW-8001)
Information: Time: 2026-01-15 11:40:56 / Session:  00:00:57 / Command:  00:00:09 / CPU:  00:00:16 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (2) (FLW-8000)
Information: Time: 2026-01-15 11:40:56 / Session:  00:00:57 / Command:  00:00:09 / CPU:  00:00:16 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Information: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: 4 out of 5 SQM-1040 messages were not printed due to limit 1 (after 'compile_fusion' at run_synth_simple.tcl:62) (MSG-3913)
Information: 4 out of 5 SQM-1074 messages were not printed due to limit 1 (after 'compile_fusion' at run_synth_simple.tcl:62) (MSG-3913)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (2) (FLW-8001)
Information: Time: 2026-01-15 11:40:56 / Session:  00:00:57 / Command:  00:00:09 / CPU:  00:00:17 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / DFT Core Wrapper Analysis (FLW-8000)
Information: Time: 2026-01-15 11:40:56 / Session:  00:00:57 / Command:  00:00:09 / CPU:  00:00:17 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / DFT Core Wrapper Analysis (FLW-8001)
Information: Time: 2026-01-15 11:40:56 / Session:  00:00:57 / Command:  00:00:09 / CPU:  00:00:17 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2026-01-15 11:40:56 / Session:  00:00:57 / Command:  00:00:09 / CPU:  00:00:17 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Register Bits Before Sharing = 752, After Sharing = 752, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2026-01-15 11:40:56 / Session:  00:00:58 / Command:  00:00:10 / CPU:  00:00:17 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2026-01-15 11:40:57 / Session:  00:00:58 / Command:  00:00:10 / CPU:  00:00:17 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2026-01-15 11:40:57 / Session:  00:00:58 / Command:  00:00:10 / CPU:  00:00:17 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 12
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          64 |            736 |        736 |    97.87%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    14 |       14
 Minimum Bitwidth Not Met.                                 |     2 |        2
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       8941.80           -        1476              0.02      1034

Information: Runtime Summary (compile_fusion / initial_map)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              7.3%         Load Design 
       00:00:00              0.0%         MV Cell Insertion 
       00:00:03             35.4%         Constant and Equal Register Detection 
       00:00:00              0.0%         Register Merging 
       00:00:00              3.3%         Constant Propagation and Register Optimization 
       00:00:03             40.5%         High-Level Optimization and Technology Mapping (1) 
       00:00:00              2.6%         High-Level Optimization and Technology Mapping (2) 
       00:00:00              0.0%         DFT Core Wrapper Analysis 
       00:00:00              5.9%         Logic Simplification (2) 
       00:00:00              0.6%         Logic Simplification (2)/Constant Propagation and Register Optimization 
       00:00:00              4.3%         Other 
----------------------------------------------------------------------------
       00:00:09            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 6348 CPU @ 2.60GHz / 112 CPUs  
Sockets: 2, Cores: 28, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2026-01-15 11:40:57 / Session:  00:00:58 / Command:  00:00:10 / CPU:  00:00:18 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Information: >>>>>>> 4 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     1  1 SQM-1040  WARNING   No cell bus will be mapped to multibit because there is no m... (MSG-3032)
Information:     6     1  0 PVT-030   WARNING   Warning: Corner Slow:  0 process number, 2 process label, 0 ... (MSG-3032)
Information:     6     1  0 PVT-031   WARNING   Warning: 1458 cells affected for early, 1458 for late. (PVT-... (MSG-3032)
Information:     6     1  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:    20     4  1        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 4 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2026-01-15 11:40:57 / Session:  00:00:58 / Command:  00:00:10 / CPU:  00:00:18 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto / Load Design (FLW-8000)
Information: Time: 2026-01-15 11:40:57 / Session:  00:00:58 / Command:  00:00:10 / CPU:  00:00:18 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 12651.541992 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 114.024} {114.936 114.024} {114.936 2} } (AFP-2022)
Information: Change threshold for extractor is reset. (FLW-1300)
Warning: Corner Slow:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1476 cells affected for early, 1476 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Fast:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1476 cells affected for early, 1476 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
Information: Ending   compile_fusion / logic_opto / Load Design (FLW-8001)
Information: Time: 2026-01-15 11:40:57 / Session:  00:00:58 / Command:  00:00:11 / CPU:  00:00:19 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2026-01-15 11:40:57 / Session:  00:00:58 / Command:  00:00:11 / CPU:  00:00:19 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 12
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          64 |            736 |        736 |    97.87%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    14 |       14
 Minimum Bitwidth Not Met.                                 |     2 |        2
--------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2026-01-15 11:40:57 / Session:  00:00:58 / Command:  00:00:11 / CPU:  00:00:19 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2026-01-15 11:40:57 / Session:  00:00:58 / Command:  00:00:11 / CPU:  00:00:19 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (1) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-15 11:40:57 / Session:  00:00:59 / Command:  00:00:11 / CPU:  00:00:19 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-15 11:40:58 / Session:  00:00:59 / Command:  00:00:11 / CPU:  00:00:19 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8000)
Information: Time: 2026-01-15 11:40:59 / Session:  00:01:00 / Command:  00:00:13 / CPU:  00:00:21 / Memory: 1034 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8001)
Information: Time: 2026-01-15 11:41:00 / Session:  00:01:01 / Command:  00:00:13 / CPU:  00:00:22 / Memory: 1047 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2026-01-15 11:41:00 / Session:  00:01:01 / Command:  00:00:13 / CPU:  00:00:22 / Memory: 1047 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2026-01-15 11:41:00 / Session:  00:01:01 / Command:  00:00:13 / CPU:  00:00:22 / Memory: 1047 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2026-01-15 11:41:12 / Session:  00:01:13 / Command:  00:00:26 / CPU:  00:00:34 / Memory: 1047 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Register Bits Before Sharing = 4, After Sharing = 4, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2026-01-15 11:41:15 / Session:  00:01:16 / Command:  00:00:28 / CPU:  00:00:37 / Memory: 1047 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2026-01-15 11:41:16 / Session:  00:01:17 / Command:  00:00:29 / CPU:  00:00:38 / Memory: 1047 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2026-01-15 11:41:16 / Session:  00:01:17 / Command:  00:00:29 / CPU:  00:00:38 / Memory: 1047 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 12651.541992 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 114.024} {114.936 114.024} {114.936 2} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell gen_ports[0].port_inst/captured_data_reg[3] is placed overlapping with other cells at {{7.376 2.309} {12.848 3.981}}. (ZRT-763)
Warning: Cell gen_ports[1].port_inst/fifo_mem_reg[11][2] is placed overlapping with other cells at {{83.713 4.760} {89.185 6.432}}. (ZRT-763)
Warning: Cell gen_ports[0].port_inst/fifo_mem_reg[4][13] is placed overlapping with other cells at {{41.124 83.230} {46.596 84.902}}. (ZRT-763)
Warning: Cell gen_ports[1].port_inst/fifo_mem_reg[5][14] is placed overlapping with other cells at {{86.608 85.366} {92.080 87.038}}. (ZRT-763)
Information: The net parasitics of block switch_4port_synth are cleared. (TIM-123)
Information: Using 4 threads for routing. (ZRT-444)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan        12651.5   { {2 2} {2 114.024} {114.936 114.024} {114.936 2} }
die   auto-floorplan        13567.4   { {0 0} {0 116.024} {116.936 116.024} {116.936 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  138               138                32               106
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2026-01-15 11:41:16 / Session:  00:01:17 / Command:  00:00:30 / CPU:  00:00:38 / Memory: 1047 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2026-01-15 11:41:16 / Session:  00:01:17 / Command:  00:00:30 / CPU:  00:00:38 / Memory: 1047 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = 0.300000  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 1567
Timing factor = 1
Non-default weight range: (0.922287, 2.76686)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 3.37371e+08
Information: Coarse placer active wire length estimate = 0
Information: Coarse placer weighted wire length estimate = 3.35027e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2026-01-15 11:41:18 / Session:  00:01:19 / Command:  00:00:31 / CPU:  00:00:40 / Memory: 1047 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2026-01-15 11:41:18 / Session:  00:01:19 / Command:  00:00:31 / CPU:  00:00:41 / Memory: 1047 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (3) / Timing Optimization (FLW-8000)
Information: Time: 2026-01-15 11:41:18 / Session:  00:01:19 / Command:  00:00:31 / CPU:  00:00:41 / Memory: 1047 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (3) / Timing Optimization (FLW-8001)
Information: Time: 2026-01-15 11:41:18 / Session:  00:01:20 / Command:  00:00:32 / CPU:  00:00:41 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2026-01-15 11:41:19 / Session:  00:01:20 / Command:  00:00:32 / CPU:  00:00:42 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2026-01-15 11:41:19 / Session:  00:01:20 / Command:  00:00:32 / CPU:  00:00:42 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (4) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-15 11:41:19 / Session:  00:01:20 / Command:  00:00:32 / CPU:  00:00:42 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (4) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-15 11:41:19 / Session:  00:01:20 / Command:  00:00:32 / CPU:  00:00:42 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2026-01-15 11:41:20 / Session:  00:01:21 / Command:  00:00:33 / CPU:  00:00:43 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (5) (FLW-8000)
Information: Time: 2026-01-15 11:41:20 / Session:  00:01:21 / Command:  00:00:33 / CPU:  00:00:43 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (5) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-15 11:41:20 / Session:  00:01:21 / Command:  00:00:33 / CPU:  00:00:43 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (5) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-15 11:41:20 / Session:  00:01:21 / Command:  00:00:33 / CPU:  00:00:43 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (5) (FLW-8001)
Information: Time: 2026-01-15 11:41:20 / Session:  00:01:21 / Command:  00:00:33 / CPU:  00:00:43 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2026-01-15 11:41:20 / Session:  00:01:21 / Command:  00:00:33 / CPU:  00:00:43 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.76%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: Generated core area = 12651.541992 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 114.024} {114.936 114.024} {114.936 2} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
switch_4port_synth     M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell gen_ports[0].port_inst/captured_source_reg[1] is placed overlapping with other cells at {{53.801 5.713} {59.577 7.385}}. (ZRT-763)
Warning: Cell gen_ports[1].port_inst/fifo_mem_reg[13][0] is placed overlapping with other cells at {{78.394 6.979} {83.866 8.651}}. (ZRT-763)
Warning: Cell gen_ports[3].port_inst/target_out_reg[2] is placed overlapping with other cells at {{7.147 79.933} {12.619 81.605}}. (ZRT-763)
Warning: Cell gen_ports[0].port_inst/data_out_reg[0] is placed overlapping with other cells at {{97.526 98.721} {102.998 100.393}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   47  Proc 12867 
Printing options for 'route.common.*'
common.clock_topology                                   :        normal              
common.single_connection_to_pins                        :        off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,118.61um,117.70um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   51  Alloctr   52  Proc 12867 
Net statistics:
Total number of nets to route for block pin placement     = 122
Number of interface nets to route for block pin placement = 122
Net length statistics: 
Net Count(Ignore Fully Rted) 244, Total Half Perimeter Wire Length (HPWL) 15162 microns
HPWL   0 ~   50 microns: Net Count      120     Total HPWL          494 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count      123     Total HPWL        14449 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          219 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 12867 
Number of partitions: 1 (1 x 1)
Size of partitions: 37 gCells x 37 gCells
Average gCell capacity  21.19    on layer (1)    M1
Average gCell capacity  21.35    on layer (2)    M2
Average gCell capacity  10.59    on layer (3)    M3
Average gCell capacity  10.68    on layer (4)    M4
Average gCell capacity  5.27     on layer (5)    M5
Average gCell capacity  5.32     on layer (6)    M6
Average gCell capacity  2.62     on layer (7)    M7
Average gCell capacity  2.65     on layer (8)    M8
Average gCell capacity  1.32     on layer (9)    M9
Average gCell capacity  0.62     on layer (10)   MRDL
Average number of tracks per gCell 21.24         on layer (1)    M1
Average number of tracks per gCell 21.41         on layer (2)    M2
Average number of tracks per gCell 10.65         on layer (3)    M3
Average number of tracks per gCell 10.73         on layer (4)    M4
Average number of tracks per gCell 5.35  on layer (5)    M5
Average number of tracks per gCell 5.38  on layer (6)    M6
Average number of tracks per gCell 2.70  on layer (7)    M7
Average number of tracks per gCell 2.70  on layer (8)    M8
Average number of tracks per gCell 1.38  on layer (9)    M9
Average number of tracks per gCell 0.68  on layer (10)   MRDL
Number of gCells = 13690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   52  Alloctr   53  Proc 12867 
Number of partitions: 1 (1 x 1)
Size of partitions: 37 gCells x 37 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   53  Alloctr   53  Proc 12867 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   53  Alloctr   53  Proc 12867 
Number of partitions: 1 (1 x 1)
Size of partitions: 37 gCells x 37 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   65  Alloctr   65  Proc 12867 
Information: Using 4 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 37 gCells x 37 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   65  Alloctr   65  Proc 12867 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 971.66
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 464.12
Initial. Layer M3 wire length = 507.54
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 180
Initial. Via VIA12SQ_C count = 122
Initial. Via VIA23SQ_C count = 58
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   65  Alloctr   65  Proc 12867 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Global Routing] Total (MB): Used   64  Alloctr   65  Proc 12867 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   55  Alloctr   56  Proc 12867 
CPU Time for Global Route: 00:00:00.32u 00:00:00.02s 00:00:00.32e: 
Number of block ports: 138
Number of block pin locations assigned from router: 122
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 138
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.33u 00:00:00.02s 00:00:00.33e: 
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan        12651.5   { {2 2} {2 114.024} {114.936 114.024} {114.936 2} }
die   auto-floorplan        13567.4   { {0 0} {0 116.024} {116.936 116.024} {116.936 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  138               138               135                 3
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2026-01-15 11:41:20 / Session:  00:01:21 / Command:  00:00:34 / CPU:  00:00:44 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Secondary PG connections (FLW-8000)
Information: Time: 2026-01-15 11:41:20 / Session:  00:01:21 / Command:  00:00:34 / CPU:  00:00:44 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Information: Ending   compile_fusion / logic_opto / Secondary PG connections (FLW-8001)
Information: Time: 2026-01-15 11:41:20 / Session:  00:01:21 / Command:  00:00:34 / CPU:  00:00:44 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       8951.97           -        1472              0.02      1051
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)

Information: Runtime Summary (compile_fusion / logic_opto)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              2.2%         Load Design 
       00:00:00              0.3%         Clock Gate Re-structuring 
       00:00:01              6.6%         Optimization (1) 
       00:00:00              0.8%         Optimization (1)/Logic Simplification and Register Optimization 
       00:00:00              2.7%         Optimization (1)/Timing Optimization and DesignWare Reselection 
       00:00:12             50.9%         Register Retiming 
       00:00:00              4.0%         Optimization (2) 
       00:00:00              1.4%         Auto-Floorplan (1) 
       00:00:01              6.1%         Early Placement 
       00:00:00              0.4%         Optimization (3) 
       00:00:00              1.9%         Optimization (3)/Timing Optimization 
       00:00:00              3.7%         Optimization (4) 
       00:00:00              0.6%         Optimization (4)/Logic Simplification and Register Optimization 
       00:00:00              0.0%         Optimization (5) 
       00:00:00              0.2%         Optimization (5)/Logic Simplification and Register Optimization 
       00:00:00              1.4%         Auto-Floorplan (2) 
       00:00:00              0.0%         Secondary PG connections 
       00:00:04             16.9%         Other 
----------------------------------------------------------------------------
       00:00:24            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 6348 CPU @ 2.60GHz / 112 CPUs  
Sockets: 2, Cores: 28, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2026-01-15 11:41:21 / Session:  00:01:22 / Command:  00:00:35 / CPU:  00:00:45 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Information: >>>>>>> 7 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     3     2  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     3     2  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    12     8  0 ZRT-763   WARNING   Warning: Cell gen_ports[0].port_inst/data_out_reg[0] is plac... (MSG-3032)
Information:     8     1  0 PVT-030   WARNING   Warning: Corner Slow:  0 process number, 2 process label, 0 ... (MSG-3032)
Information:     8     1  0 PVT-031   WARNING   Warning: 1476 cells affected for early, 1476 for late. (PVT-... (MSG-3032)
Information:    18     8  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:     8     1  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:    60    23  0        7  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 23 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_place (FLW-8000)
Information: Time: 2026-01-15 11:41:21 / Session:  00:01:22 / Command:  00:00:35 / CPU:  00:00:45 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Timer using 4 threads
Warning: Corner Slow:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1472 cells affected for early, 1472 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Fast:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1472 cells affected for early, 1472 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1149360 1140240)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Starting compile_fusion / initial_place / Load Design (FLW-8000)
Information: Time: 2026-01-15 11:41:22 / Session:  00:01:23 / Command:  00:00:35 / CPU:  00:00:46 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / initial_place / Load Design (FLW-8001)
Information: Time: 2026-01-15 11:41:22 / Session:  00:01:23 / Command:  00:00:35 / CPU:  00:00:46 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_place / pre-placement setup (FLW-8000)
Information: Time: 2026-01-15 11:41:22 / Session:  00:01:23 / Command:  00:00:35 / CPU:  00:00:46 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / initial_place / pre-placement setup (FLW-8001)
Information: Time: 2026-01-15 11:41:22 / Session:  00:01:23 / Command:  00:00:35 / CPU:  00:00:46 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_place / Initial Placement (FLW-8000)
Information: Time: 2026-01-15 11:41:22 / Session:  00:01:23 / Command:  00:00:35 / CPU:  00:00:46 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = 0.300000  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Information: Activity propagation will be performed for scenario FUNC_Slow.
Information: Doing activity propagation for mode 'FUNC' and corner 'Slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Fast identical to that on FUNC_Slow (POW-006)
****** eLpp estimated wire length 
15.459% of the net wire length are clock nets
42.646% of the clock net wire length has no activity
Clock net wire length: 4.86508e+07
Total net wire length: 3.1471e+08
****** eLpp weights (no caps) (no lengths)
Number of nets: 1567, of which 1502 non-clock nets
Number of nets with 0 toggle rate: 560
Max toggle rate = 0.2, average toggle rate = 0.00145892
Max non-clock toggle rate = 0.0186558
eLpp weight range = (0, 137.088)
*** 5 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 1567
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.828442, 14.5372)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 17% done.
coarse place 33% done.
Information: Coarse placer wire length estimate = 2.34836e+08
Information: Coarse placer active wire length estimate = 827748
Information: Coarse placer weighted wire length estimate = 2.67858e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
----------------------------------------------------------------
running create_placement
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = 0.300000  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** eLpp estimated wire length 
17.2081% of the net wire length are clock nets
46.9091% of the clock net wire length has no activity
Clock net wire length: 3.97369e+07
Total net wire length: 2.3092e+08
****** eLpp weights (no caps) (no lengths)
Number of nets: 1567, of which 1502 non-clock nets
Number of nets with 0 toggle rate: 560
Max toggle rate = 0.2, average toggle rate = 0.00145892
Max non-clock toggle rate = 0.0186558
eLpp weight range = (0, 137.088)
*** 5 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 1567
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.828442, 14.5372)
Information: Automatic repeater spreading is enabled.
Restructuring in 5 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Using worst RC corner 'Slow' for buffer aware analysis.
DTDP placement: scenario=FUNC_Slow
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 0% done.
Selected 703 sequential cells for slack balancing.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 3.19856e+08
Information: Coarse placer active wire length estimate = 1.33126e+06
Information: Coarse placer weighted wire length estimate = 3.54038e+08
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: Ending   compile_fusion / initial_place / Initial Placement (FLW-8001)
Information: Time: 2026-01-15 11:41:27 / Session:  00:01:28 / Command:  00:00:40 / CPU:  00:00:54 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Placing unplaced pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
switch_4port_synth     M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell gen_ports[0].port_inst/captured_data_reg[4] is placed overlapping with other cells at {{8.328 2.397} {14.104 4.069}}. (ZRT-763)
Warning: Cell gen_ports[1].port_inst/fifo_mem_reg[8][14] is placed overlapping with other cells at {{78.680 15.202} {84.152 16.874}}. (ZRT-763)
Warning: Cell gen_ports[2].port_inst/egress_state_reg is placed overlapping with other cells at {{31.065 82.146} {36.537 83.818}}. (ZRT-763)
Warning: Cell gen_ports[1].port_inst/fifo_mem_reg[1][7] is placed overlapping with other cells at {{92.085 93.470} {97.557 95.142}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   47  Proc 12867 
Printing options for 'route.common.*'
common.clock_topology                                   :        normal              
common.single_connection_to_pins                        :        off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,118.61um,117.70um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   51  Alloctr   52  Proc 12867 
Net statistics:
Total number of nets to route for block pin placement     = 122
Number of interface nets to route for block pin placement = 122
Net length statistics: 
Net Count(Ignore Fully Rted) 244, Total Half Perimeter Wire Length (HPWL) 15035 microns
HPWL   0 ~   50 microns: Net Count      120     Total HPWL          461 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           95 microns
HPWL 100 ~  200 microns: Net Count      122     Total HPWL        14261 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          219 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 12867 
Number of partitions: 1 (1 x 1)
Size of partitions: 37 gCells x 37 gCells
Average gCell capacity  21.19    on layer (1)    M1
Average gCell capacity  21.35    on layer (2)    M2
Average gCell capacity  10.59    on layer (3)    M3
Average gCell capacity  10.68    on layer (4)    M4
Average gCell capacity  5.27     on layer (5)    M5
Average gCell capacity  5.32     on layer (6)    M6
Average gCell capacity  2.62     on layer (7)    M7
Average gCell capacity  2.65     on layer (8)    M8
Average gCell capacity  1.32     on layer (9)    M9
Average gCell capacity  0.62     on layer (10)   MRDL
Average number of tracks per gCell 21.24         on layer (1)    M1
Average number of tracks per gCell 21.41         on layer (2)    M2
Average number of tracks per gCell 10.65         on layer (3)    M3
Average number of tracks per gCell 10.73         on layer (4)    M4
Average number of tracks per gCell 5.35  on layer (5)    M5
Average number of tracks per gCell 5.38  on layer (6)    M6
Average number of tracks per gCell 2.70  on layer (7)    M7
Average number of tracks per gCell 2.70  on layer (8)    M8
Average number of tracks per gCell 1.38  on layer (9)    M9
Average number of tracks per gCell 0.68  on layer (10)   MRDL
Number of gCells = 13690
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   52  Alloctr   53  Proc 12867 
Number of partitions: 1 (1 x 1)
Size of partitions: 37 gCells x 37 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   53  Alloctr   53  Proc 12867 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   53  Alloctr   53  Proc 12867 
Number of partitions: 1 (1 x 1)
Size of partitions: 37 gCells x 37 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   65  Alloctr   65  Proc 12867 
Information: Using 4 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 37 gCells x 37 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   65  Alloctr   65  Proc 12867 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1039.49
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 638.91
Initial. Layer M3 wire length = 400.58
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 168
Initial. Via VIA12SQ_C count = 122
Initial. Via VIA23SQ_C count = 46
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   65  Alloctr   65  Proc 12867 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Global Routing] Total (MB): Used   64  Alloctr   65  Proc 12867 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   55  Alloctr   56  Proc 12867 
CPU Time for Global Route: 00:00:00.35u 00:00:00.01s 00:00:00.34e: 
Number of block ports: 138
Number of block pin locations assigned from router: 122
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 138
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.37u 00:00:00.01s 00:00:00.35e: 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)

Information: Runtime Summary (compile_fusion / initial_place)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              0.2%         Load Design 
       00:00:00              0.7%         pre-placement setup 
       00:00:04             67.0%         Initial Placement 
       00:00:02             32.0%         Other 
----------------------------------------------------------------------------
       00:00:07            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 6348 CPU @ 2.60GHz / 112 CPUs  
Sockets: 2, Cores: 28, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_place (FLW-8001)
Information: Time: 2026-01-15 11:41:29 / Session:  00:01:30 / Command:  00:00:42 / CPU:  00:00:55 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Information: >>>>>>> 7 unique error and warning message tags while observing compile_fusion / initial_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     4     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     4     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    16     4  0 ZRT-763   WARNING   Warning: Cell gen_ports[1].port_inst/fifo_mem_reg[1][7] is p... (MSG-3032)
Information:    10     1  0 PVT-030   WARNING   Warning: Corner Slow:  0 process number, 2 process label, 0 ... (MSG-3032)
Information:    10     1  0 PVT-031   WARNING   Warning: 1472 cells affected for early, 1472 for late. (PVT-... (MSG-3032)
Information:    25     6  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    10     1  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:    79    15  0        7  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 15 error&warning MSGs observed during compile_fusion / initial_place (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_drc (FLW-8000)
Information: Time: 2026-01-15 11:41:29 / Session:  00:01:30 / Command:  00:00:42 / CPU:  00:00:55 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 4 threads
Warning: Corner Slow:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1472 cells affected for early, 1472 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Fast:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1472 cells affected for early, 1472 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Information: Starting compile_fusion / initial_drc / Load Design (FLW-8000)
Information: Time: 2026-01-15 11:41:29 / Session:  00:01:30 / Command:  00:00:42 / CPU:  00:00:56 / Memory: 1051 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1149360 1140240)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0323 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
Total 0.0176 seconds to load 1472 cell instances into cellmap, 1472 cells are off site row
Moveable cells: 1472; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.6373, cell height 1.6720, cell area 6.0815 for total 1472 placed and application fixed cells
Information: Ending   compile_fusion / initial_drc / Load Design (FLW-8001)
Information: Time: 2026-01-15 11:41:31 / Session:  00:01:32 / Command:  00:00:44 / CPU:  00:01:01 / Memory: 1118 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
Information: Starting compile_fusion / initial_drc / Global Route (FLW-8000)
Information: Time: 2026-01-15 11:41:31 / Session:  00:01:32 / Command:  00:00:44 / CPU:  00:01:01 / Memory: 1129 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / initial_drc / Global Route (FLW-8001)
Information: Time: 2026-01-15 11:41:31 / Session:  00:01:32 / Command:  00:00:44 / CPU:  00:01:01 / Memory: 1129 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_drc / Automatic Register Splitting (FLW-8000)
Information: Time: 2026-01-15 11:41:31 / Session:  00:01:32 / Command:  00:00:44 / CPU:  00:01:01 / Memory: 1129 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / initial_drc / Automatic Register Splitting (FLW-8001)
Information: Time: 2026-01-15 11:41:31 / Session:  00:01:32 / Command:  00:00:44 / CPU:  00:01:01 / Memory: 1129 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2026-01-15 11:41:31 / Session:  00:01:32 / Command:  00:00:44 / CPU:  00:01:01 / Memory: 1129 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
min assign layer = M5
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = 0.300000  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
Collecting Drivers ...  
Design max_transition = 0.300
Design max_capacitance = inf
GRE layer bins: None, M5, M7, M9
WINFO: [count] 1567 None; 0 M5; 0 M7; 0 M9; 0 Total
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 92 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1229.496826)

Processing Buffer Trees  (ROI) ... 

    [10]  10% ...
    [20]  20% ...
    [30]  30% ...
    [40]  40% ...
    [50]  50% ...
    [60]  60% ...
    [70]  70% ...
    [80]  80% ...
    [90]  90% ...
    [92] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0           68
  Inverters:            4            4
------------ ------------ ------------
      Total:            4           72
------------ ------------ ------------

Number of Drivers Sized: 53 [57.61%]

                      P: 50 [54.35%]
                      N: 3 [3.26%]

WINFO: [count] 1635 None; 0 M5; 0 M7; 0 M9; 0 Total
Information: The net parasitics of block switch_4port_synth are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
Found 1 net drivers

Processing Buffer Trees  (ROI-INCR) ... 

    [1]  10% ...
    [1] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            1
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            1
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

WINFO: [count] 1636 None; 0 M5; 0 M7; 0 M9; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 2.39 sec ELAPSE 0 hr : 0 min : 0.92 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1176592 K / inuse 1165528 K
Information: Result of compile_fusion / initial_drc / High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       9193.41  81252216.00        1541              0.03      1149
Information: Ending   compile_fusion / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2026-01-15 11:41:32 / Session:  00:01:33 / Command:  00:00:45 / CPU:  00:01:04 / Memory: 1179 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: The net parasitics of block switch_4port_synth are cleared. (TIM-123)

Information: Runtime Summary (compile_fusion / initial_drc)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:01             46.5%         Load Design 
       00:00:00              0.1%         Global Route 
       00:00:00              0.2%         Automatic Register Splitting 
       00:00:01             35.8%         High Fanout Synthesis 
       00:00:00             17.4%         Other 
----------------------------------------------------------------------------
       00:00:03            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 6348 CPU @ 2.60GHz / 112 CPUs  
Sockets: 2, Cores: 28, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_drc (FLW-8001)
Information: Time: 2026-01-15 11:41:32 / Session:  00:01:33 / Command:  00:00:46 / CPU:  00:01:05 / Memory: 1179 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Information: >>>>>>> 3 unique error and warning message tags while observing compile_fusion / initial_drc: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    12     1  0 PVT-030   WARNING   Warning: Corner Fast:  0 process number, 2 process label, 0 ... (MSG-3032)
Information:    12     1  0 PVT-031   WARNING   Warning: 1472 cells affected for early, 1472 for late. (PVT-... (MSG-3032)
Information:    12     1  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:    36     3  0        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 3 error&warning MSGs observed during compile_fusion / initial_drc (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_opto (FLW-8000)
Information: Time: 2026-01-15 11:41:32 / Session:  00:01:33 / Command:  00:00:46 / CPU:  00:01:05 / Memory: 1179 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 4 threads
Warning: Corner Slow:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1541 cells affected for early, 1541 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Fast:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1541 cells affected for early, 1541 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
flowStepUpsInPbo:: using optEnvMonitor()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0337 seconds to build cellmap data
INFO: compile_fusion is running in balanced flow mode
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1149360 1140240)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
compile command begin                   CPU:   129 s (  0.04 hr )  ELAPSE:    95 s (  0.03 hr )  MEM-PEAK:  1179 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Info: update em.

compile timing update complete          CPU:   130 s (  0.04 hr )  ELAPSE:    95 s (  0.03 hr )  MEM-PEAK:  1179 MB

compile initial QoR
___________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 81252216.0
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 81252216.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 81252216.0      9193.41       1541         69         34
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

compile initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
compile initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 81252216.0      9193.41       1541
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
compile initialization complete         CPU:   133 s (  0.04 hr )  ELAPSE:    96 s (  0.03 hr )  MEM-PEAK:  1189 MB
compile optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
Total 0.0186 seconds to load 1541 cell instances into cellmap, 1468 cells are off site row
Moveable cells: 1541; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.5681, cell height 1.6720, cell area 5.9659 for total 1541 placed and application fixed cells
Information: Starting compile_fusion / initial_opto / Optimization (1) (FLW-8000)
Information: Time: 2026-01-15 11:41:36 / Session:  00:01:37 / Command:  00:00:50 / CPU:  00:01:15 / Memory: 1189 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Optimization (1) / Timing Optimization (FLW-8000)
Information: Time: 2026-01-15 11:41:36 / Session:  00:01:37 / Command:  00:00:50 / CPU:  00:01:15 / Memory: 1189 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (1) / Timing Optimization (FLW-8001)
Information: Time: 2026-01-15 11:41:39 / Session:  00:01:40 / Command:  00:00:52 / CPU:  00:01:18 / Memory: 1234 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (1) (FLW-8001)
Information: Time: 2026-01-15 11:41:39 / Session:  00:01:40 / Command:  00:00:53 / CPU:  00:01:19 / Memory: 1244 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = 0.300000  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
Added 0 bounds for preserving balanced registers
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 1616
Timing factor = 1
Non-default weight range: (0.918596, 2.75579)
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block switch_4port_synth are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 3.2473e+08
Information: Coarse placer active wire length estimate = 0
Information: Coarse placer weighted wire length estimate = 3.31858e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: Starting compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8000)
Information: Time: 2026-01-15 11:41:40 / Session:  00:01:41 / Command:  00:00:54 / CPU:  00:01:20 / Memory: 1244 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.72240', effective utilization is '0.72453'. (OPT-055)
chip utilization before DTDP: 0.72
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0412 seconds to build cellmap data
Snapped 1521 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 13316 
Printing options for 'route.common.*'
common.clock_topology                                   :        normal              
common.single_connection_to_pins                        :        off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell gen_ports[0].port_inst/fifo_mem_reg[8][14] is placed overlapping with other cells at {{56.872 10.360} {62.344 12.032}}. (ZRT-763)
Warning: Cell gen_ports[1].port_inst/fifo_mem_reg[12][12] is placed overlapping with other cells at {{82.256 27.080} {87.728 28.752}}. (ZRT-763)
Warning: Cell gen_ports[0].port_inst/egress_state_reg is placed overlapping with other cells at {{63.408 85.600} {68.880 87.272}}. (ZRT-763)
Warning: Cell gen_ports[1].port_inst/fifo_mem_reg[5][5] is placed overlapping with other cells at {{100.648 90.616} {106.120 92.288}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   25  Alloctr   25  Proc    0 
[End of Read DB] Total (MB): Used   32  Alloctr   33  Proc 13316 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,116.94um,116.02um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   33  Alloctr   34  Proc 13316 
Net statistics:
Total number of nets     = 1621
Number of nets to route  = 1615
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1620, Total Half Perimeter Wire Length (HPWL) 27900 microns
HPWL   0 ~   50 microns: Net Count     1468     Total HPWL        16833 microns
HPWL  50 ~  100 microns: Net Count      139     Total HPWL         9475 microns
HPWL 100 ~  200 microns: Net Count       12     Total HPWL         1380 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          212 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   34  Alloctr   36  Proc 13316 
Number of partitions: 1 (1 x 1)
Size of partitions: 70 gCells x 69 gCells
Average gCell capacity  3.43     on layer (1)    M1
Average gCell capacity  10.96    on layer (2)    M2
Average gCell capacity  5.51     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.75     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.38     on layer (7)    M7
Average gCell capacity  1.37     on layer (8)    M8
Average gCell capacity  0.68     on layer (9)    M9
Average gCell capacity  0.31     on layer (10)   MRDL
Average number of tracks per gCell 11.07         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.55  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.80  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.41  on layer (7)    M7
Average number of tracks per gCell 1.40  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 48300
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   36  Alloctr   37  Proc 13316 
Number of partitions: 1 (1 x 1)
Size of partitions: 70 gCells x 69 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   36  Alloctr   37  Proc 13316 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   36  Alloctr   37  Proc 13316 
Number of partitions: 1 (1 x 1)
Size of partitions: 70 gCells x 69 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   85 
[End of Blocked Pin Detection] Total (MB): Used  140  Alloctr  141  Proc 13401 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 70 gCells x 69 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  141  Alloctr  142  Proc 13401 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    45 Max = 2 GRCs =   101 (1.05%)
Initial. H routing: Overflow =    33 Max = 2 (GRCs =  4) GRCs =    83 (1.72%)
Initial. V routing: Overflow =    12 Max = 2 (GRCs =  4) GRCs =    18 (0.37%)
Initial. M1         Overflow =    20 Max = 1 (GRCs = 20) GRCs =    20 (0.41%)
Initial. M2         Overflow =    12 Max = 2 (GRCs =  4) GRCs =    18 (0.37%)
Initial. M3         Overflow =    13 Max = 2 (GRCs =  4) GRCs =    63 (1.30%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 30720.28
Initial. Layer M1 wire length = 319.66
Initial. Layer M2 wire length = 16165.51
Initial. Layer M3 wire length = 13495.61
Initial. Layer M4 wire length = 292.84
Initial. Layer M5 wire length = 446.68
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 11940
Initial. Via VIA12SQ_C count = 6361
Initial. Via VIA23SQ_C count = 5459
Initial. Via VIA34SQ_C count = 72
Initial. Via VIA45SQ_C count = 48
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Jan 15 11:41:41 2026
Number of partitions: 1 (1 x 1)
Size of partitions: 70 gCells x 69 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 70 gCells x 69 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  141  Alloctr  143  Proc 13401 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     6 Max = 1 GRCs =     6 (0.06%)
phase1. H routing: Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.12%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.12%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 30865.97
phase1. Layer M1 wire length = 315.88
phase1. Layer M2 wire length = 16133.09
phase1. Layer M3 wire length = 13399.01
phase1. Layer M4 wire length = 458.43
phase1. Layer M5 wire length = 540.89
phase1. Layer M6 wire length = 1.67
phase1. Layer M7 wire length = 17.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 12024
phase1. Via VIA12SQ_C count = 6364
phase1. Via VIA23SQ_C count = 5474
phase1. Via VIA34SQ_C count = 111
phase1. Via VIA45SQ_C count = 71
phase1. Via VIA56SQ_C count = 2
phase1. Via VIA67SQ_C count = 2
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  108  Alloctr  109  Proc   85 
[End of Whole Chip Routing] Total (MB): Used  141  Alloctr  142  Proc 13401 

Congestion utilization per direction:
Average vertical track utilization   = 14.55 %
Peak    vertical track utilization   = 63.16 %
Average horizontal track utilization = 16.44 %
Peak    horizontal track utilization = 81.82 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  107  Alloctr  108  Proc   85 
[End of Global Routing] Total (MB): Used  140  Alloctr  141  Proc 13401 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -25  Alloctr  -26  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 13401 
Using per-layer congestion maps for congestion reduction.
Information: 5.76% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 100% done.
Information: Reducing cell density for 2.2% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.722 to 0.723. (PLACE-030)
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
Moved 0 out of 1521 cells, ratio = 0.000000
----------------------------------------------------------------
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = 0.300000  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Information: Activity propagation will be performed for scenario FUNC_Slow.
Information: Doing activity propagation for mode 'FUNC' and corner 'Slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Fast identical to that on FUNC_Slow (POW-006)
****** eLpp estimated wire length 
17.0797% of the net wire length are clock nets
45.9119% of the clock net wire length has no activity
Clock net wire length: 5.31602e+07
Total net wire length: 3.11248e+08
****** eLpp weights (with caps) (no lengths)
Number of nets: 1616, of which 1551 non-clock nets
Number of nets with 0 toggle rate: 561
Max toggle rate = 0.2, average toggle rate = 0.00155744
Max non-clock toggle rate = 0.0186558
eLpp weight range = (0, 43.8086)
*** 31 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 1616
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.82589, 5.20675)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=FUNC_Slow
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: The net parasitics of block switch_4port_synth are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 3.04762e+08
Information: Coarse placer active wire length estimate = 1.20351e+06
Information: Coarse placer weighted wire length estimate = 3.24998e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
Moved 1521 out of 1521 cells, ratio = 1.000000
Total displacement = 5368.278320(um)
Max displacement = 15.494000(um), HFSINV_1146_1457 (53.359299, 79.173203, 0) => (54.783298, 94.459198, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.98(um)
  0 ~  20% cells displacement <=      1.56(um)
  0 ~  30% cells displacement <=      2.05(um)
  0 ~  40% cells displacement <=      2.54(um)
  0 ~  50% cells displacement <=      3.09(um)
  0 ~  60% cells displacement <=      3.65(um)
  0 ~  70% cells displacement <=      4.31(um)
  0 ~  80% cells displacement <=      5.24(um)
  0 ~  90% cells displacement <=      6.68(um)
  0 ~ 100% cells displacement <=     15.49(um)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8001)
Information: Time: 2026-01-15 11:41:43 / Session:  00:01:44 / Command:  00:00:57 / CPU:  00:01:25 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Scan Reordering (FLW-8000)
Information: Time: 2026-01-15 11:41:43 / Session:  00:01:44 / Command:  00:00:57 / CPU:  00:01:25 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Warning: SCANDEF based Optimization skipped: No ScanDEF chains found. (DFT-1991)
Information: Ending   compile_fusion / initial_opto / Scan Reordering (FLW-8001)
Information: Time: 2026-01-15 11:41:43 / Session:  00:01:44 / Command:  00:00:57 / CPU:  00:01:25 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
COST: WSV 1
Information: Starting compile_fusion / initial_opto / Optimization (2) (FLW-8000)
Information: Time: 2026-01-15 11:41:44 / Session:  00:01:45 / Command:  00:00:57 / CPU:  00:01:25 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: Ending   compile_fusion / initial_opto / Optimization (2) (FLW-8001)
Information: Time: 2026-01-15 11:41:44 / Session:  00:01:46 / Command:  00:00:58 / CPU:  00:01:26 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Scan Synthesis (FLW-8000)
Information: Time: 2026-01-15 11:41:44 / Session:  00:01:46 / Command:  00:00:58 / CPU:  00:01:26 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / initial_opto / Scan Synthesis (FLW-8001)
Information: Time: 2026-01-15 11:41:44 / Session:  00:01:46 / Command:  00:00:58 / CPU:  00:01:26 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / DRC Optimization (FLW-8000)
Information: Time: 2026-01-15 11:41:44 / Session:  00:01:46 / Command:  00:00:58 / CPU:  00:01:26 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
min assign layer = M5
Corner Scaling is off, multiplier is 1.000000
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0237 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
Total 0.0145 seconds to load 1521 cell instances into cellmap, 1521 cells are off site row
Moveable cells: 1521; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.5938, cell height 1.6720, cell area 6.0089 for total 1521 placed and application fixed cells
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = 0.300000  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
Collecting Drivers ...  
Design max_transition = 0.300
Design max_capacitance = inf
GRE layer bins: None, M5, M7, M9
WINFO: [count] 1616 None; 0 M5; 0 M7; 0 M9; 0 Total
Found 42 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1229.496826)

Processing Buffer Trees Incrementally (ROI) ... 

    [5]  10% ...
    [10]  20% ...
    [15]  30% ...
    [20]  40% ...
    [25]  50% ...
    [30]  60% ...
    [35]  70% ...
    [40]  80% ...
    [42] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            1
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            1
------------ ------------ ------------

Number of Drivers Sized: 41 [97.62%]

                      P: 41 [97.62%]
                      N: 0 [0.00%]

WINFO: [count] 1617 None; 0 M5; 0 M7; 0 M9; 0 Total
WINFO: [count] 1617 None; 0 M5; 0 M7; 0 M9; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 1.01 sec ELAPSE 0 hr : 0 min : 0.47 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1361072 K / inuse 1244696 K
Information: Result of compile_fusion / initial_opto / DRC Optimization (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       9159.35  68720184.00        1522              0.03      1329
Information: Ending   compile_fusion / initial_opto / DRC Optimization (FLW-8001)
Information: Time: 2026-01-15 11:41:45 / Session:  00:01:46 / Command:  00:00:59 / CPU:  00:01:28 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8000)
Information: Time: 2026-01-15 11:41:45 / Session:  00:01:46 / Command:  00:00:59 / CPU:  00:01:28 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
Warning: No tie cell is available for constant fixing. (OPT-200)
Information: Ending   compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8001)
Information: Time: 2026-01-15 11:41:45 / Session:  00:01:46 / Command:  00:00:59 / CPU:  00:01:28 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Optimization (3) (FLW-8000)
Information: Time: 2026-01-15 11:41:45 / Session:  00:01:46 / Command:  00:00:59 / CPU:  00:01:28 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Disable clock slack update for ideal clocks
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0242 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
Total 0.0138 seconds to load 1522 cell instances into cellmap, 1521 cells are off site row
Moveable cells: 1522; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.5993, cell height 1.6720, cell area 6.0180 for total 1522 placed and application fixed cells
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Global Sizing and Buffering (FLW-8000)
Information: Time: 2026-01-15 11:41:45 / Session:  00:01:47 / Command:  00:00:59 / CPU:  00:01:28 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Disable clock slack update for ideal clocks
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Global Sizing and Buffering (FLW-8001)
Information: Time: 2026-01-15 11:41:46 / Session:  00:01:47 / Command:  00:00:59 / CPU:  00:01:28 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8000)
Information: Time: 2026-01-15 11:41:46 / Session:  00:01:47 / Command:  00:00:59 / CPU:  00:01:28 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       9159.35  68720184.00        1522              0.03      1329
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8001)
Information: Time: 2026-01-15 11:41:46 / Session:  00:01:47 / Command:  00:00:59 / CPU:  00:01:28 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0       9159.35  68720184.00        1522              0.03      1329
Information: Result of compile_fusion / initial_opto / Clock Gate Re-structuring (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 12
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          64 |            736 |        736 |    97.87%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    14 |       14
 Minimum Bitwidth Not Met.                                 |     2 |        2
--------------------------------------------------------------------------------
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Timing Optimization (FLW-8000)
Information: Time: 2026-01-15 11:41:47 / Session:  00:01:49 / Command:  00:01:01 / CPU:  00:01:30 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Timing Optimization (FLW-8001)
Information: Time: 2026-01-15 11:41:47 / Session:  00:01:49 / Command:  00:01:01 / CPU:  00:01:30 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Ending   compile_fusion / initial_opto / Optimization (3) (FLW-8001)
Information: Time: 2026-01-15 11:41:47 / Session:  00:01:49 / Command:  00:01:01 / CPU:  00:01:30 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 818 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
Information: The net parasitics of block switch_4port_synth are cleared. (TIM-123)
Information: Timer using 4 threads
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: Skipping FTB cleanup in end of npo flow.
Enable dominated scenarios
Co-efficient Ratio Summary:
compile command statistics  CPU=26 sec (0.01 hr) ELAPSED=16 sec (0.00 hr) MEM-PEAK=1.298 GB
INFO: compile_fusion is running in balanced flow mode
INFO: Leakage Power Aware Optimization Enabled
Warning: Corner Slow:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1522 cells affected for early, 1522 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Fast:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1522 cells affected for early, 1522 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1149360 1140240)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion command begin                   CPU:   157 s (  0.04 hr )  ELAPSE:   111 s (  0.03 hr )  MEM-PEAK:  1329 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Info: update em.

Compile-fusion timing update complete          CPU:   157 s (  0.04 hr )  ELAPSE:   111 s (  0.03 hr )  MEM-PEAK:  1329 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 68720184.0
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 68720184.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 68720184.0      9159.35       1522         70         30
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 68720184.0      9159.35       1522
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
Compile-fusion initialization complete         CPU:   160 s (  0.04 hr )  ELAPSE:   112 s (  0.03 hr )  MEM-PEAK:  1329 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Starting compile_fusion / initial_opto / Optimization (4) (FLW-8000)
Information: Time: 2026-01-15 11:41:51 / Session:  00:01:52 / Command:  00:01:04 / CPU:  00:01:37 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0240 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
Total 0.0140 seconds to load 1522 cell instances into cellmap, 1521 cells are off site row
Moveable cells: 1522; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.5993, cell height 1.6720, cell area 6.0180 for total 1522 placed and application fixed cells
Compile-fusion optimization Phase 3 Iter  1          0.00        0.00      0.00         -       9159.35  68720184.00        1522              0.03      1329
INFO: New Levelizer turned on
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 4 Iter  1          0.00        0.00      0.00         -       9132.67  69970200.00        1522              0.03      1329
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Ending   compile_fusion / initial_opto / Optimization (4) (FLW-8001)
Information: Time: 2026-01-15 11:41:52 / Session:  00:01:53 / Command:  00:01:05 / CPU:  00:01:40 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Information: Starting compile_fusion / initial_opto / Legalization (FLW-8000)
Information: Time: 2026-01-15 11:41:52 / Session:  00:01:53 / Command:  00:01:05 / CPU:  00:01:40 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)

Legalizing Top Level Design switch_4port_synth ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0241 seconds to build cellmap data
=====> Processed 59 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     12651.5         1522        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1522
number of references:                59
number of site rows:                 67
number of locations attempted:    36564
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1522 (35931 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.529 um ( 0.32 row height)
rms weighted cell displacement:   0.529 um ( 0.32 row height)
max cell displacement:            2.471 um ( 1.48 row height)
avg cell displacement:            0.464 um ( 0.28 row height)
avg weighted cell displacement:   0.464 um ( 0.28 row height)
number of cells moved:             1475
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: gen_ports[2].port_inst/ctmTdsLR_1_1496 (AND4X1_RVT)
  Input location: (43.0267,96.431)
  Legal location: (43.04,93.96)
  Displacement:   2.471 um ( 1.48 row height)
Cell: gen_ports[1].port_inst/ctmi_2153 (NAND2X0_RVT)
  Input location: (86.2476,48.4424)
  Legal location: (86.208,50.488)
  Displacement:   2.046 um ( 1.22 row height)
Cell: gen_ports[1].port_inst/ctmi_1947 (NAND2X0_RVT)
  Input location: (69.404,58.2163)
  Legal location: (71.16,57.176)
  Displacement:   2.041 um ( 1.22 row height)
Cell: gen_ports[0].port_inst/ctmi_2085 (AO22X1_RVT)
  Input location: (40.5042,6.7272)
  Legal location: (40.912,8.688)
  Displacement:   2.003 um ( 1.20 row height)
Cell: gen_ports[0].port_inst/ctmi_2027 (AO22X1_RVT)
  Input location: (5.6545,49.5539)
  Legal location: (7.472,48.816)
  Displacement:   1.962 um ( 1.17 row height)
Cell: gen_ports[0].port_inst/A1351 (INVX0_HVT)
  Input location: (30.88,43.8)
  Legal location: (31.032,42.128)
  Displacement:   1.679 um ( 1.00 row height)
Cell: gen_ports[1].port_inst/phfnr_buf_1409 (INVX0_RVT)
  Input location: (72.528,57.176)
  Legal location: (72.68,55.504)
  Displacement:   1.679 um ( 1.00 row height)
Cell: gen_ports[0].port_inst/HFSBUF_443_1428 (NBUFFX2_RVT)
  Input location: (2.304,22.064)
  Legal location: (2.304,23.736)
  Displacement:   1.672 um ( 1.00 row height)
Cell: gen_ports[1].port_inst/HFSBUF_280_1455 (NBUFFX2_RVT)
  Input location: (109.312,53.832)
  Legal location: (109.312,52.16)
  Displacement:   1.672 um ( 1.00 row height)
Cell: gen_ports[3].port_inst/ctmi_1356 (INVX0_HVT)
  Input location: (9.144,105.664)
  Legal location: (7.624,105.664)
  Displacement:   1.520 um ( 0.91 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block switch_4port_synth are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_opto / Legalization (FLW-8001)
Information: Time: 2026-01-15 11:41:52 / Session:  00:01:53 / Command:  00:01:05 / CPU:  00:01:40 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 7 Iter  1          0.00        0.00      0.00         0       9131.65  69938336.00        1522              0.03      1329
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Starting compile_fusion / initial_opto / Optimization (5) (FLW-8000)
Information: Time: 2026-01-15 11:41:53 / Session:  00:01:55 / Command:  00:01:07 / CPU:  00:01:42 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 6%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0316 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
Total 0.0325 seconds to load 1522 cell instances into cellmap
Moveable cells: 1522; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.5884, cell height 1.6720, cell area 5.9998 for total 1522 placed and application fixed cells
Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00         0       9131.65  69938336.00        1522              0.03      1329
Warning: No tie cell is available for constant fixing. (OPT-200)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 10 Iter  1         0.00        0.00      0.00         0       9131.65  69938336.00        1522              0.03      1329
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00         0       9131.65  69938336.00        1522              0.03      1329
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 12 Iter  1         0.00        0.00      0.00         0       9131.65  69938336.00        1522              0.03      1329
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 13 Iter  1         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion optimization Phase 13 Iter  2         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 13 Iter  3         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 13 Iter  4         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 13 Iter  5         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 13 Iter  6         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 13 Iter  7         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 15 Iter  1         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 16 Iter  1         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        373.6          0.0             1614             1614           0
M5                          958.9         37.4                0                0           0
M7                         1454.6         37.4                0                0           0
M9                         1388.0         37.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Skipping dirty design check since timing is met or no cells in design
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 17 Iter  1         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion optimization Phase 17 Iter  2         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter  3         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter  4         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter  5         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter  6         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter  7         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter  8         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter  9         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter 10         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter 11         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion optimization Phase 17 Iter 12         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 17 Iter 13         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter 14         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter 15         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter 16         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter 17         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter 18         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter 19         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter 20         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter 21         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter 22         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter 23         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter 24         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
Compile-fusion optimization Phase 17 Iter 25         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 18 Iter  1         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00      0.00         0       9126.06  69716384.00        1519              0.03      1329
INFO: New Levelizer turned on
Compile-fusion optimization Phase 19 Iter  2         0.00        0.00      0.00         0       9125.55  69671456.00        1519              0.03      1329
INFO: New Levelizer turned on
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 20 Iter  1         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.03      1329
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 21 Iter  1         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.03      1329
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.03      1329
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.03      1329
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00824976 cumPct:    32.40 estdown: 0.01721094 cumUp:  129 numDown:  566 status= valid
Knee-Processing :  cumEst: 0.02269942 cumPct:    89.15 estdown: 0.00276127 cumUp:  558 numDown:  137 status= valid
Knee-Processing :  cumEst: 0.02410922 cumPct:    94.69 estdown: 0.00135147 cumUp:  603 numDown:   92 status= valid
Knee-Processing :  cumEst: 0.02546069 cumPct:   100.00 estdown: 0.00000000 cumUp:  703 numDown:    0 status= valid
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.03      1329
LAO is disable, refresh para
Information: The net parasitics of block switch_4port_synth are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.03      1329
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        373.6          0.0             1614             1614           0
M5                          958.9         37.4                0                0           0
M7                         1454.6         37.4                0                0           0
M9                         1388.0         37.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 27 Iter  1         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
Compile-fusion optimization Phase 27 Iter  2         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
Compile-fusion optimization Phase 27 Iter  3         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
Compile-fusion optimization Phase 27 Iter  4         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
Compile-fusion optimization Phase 27 Iter  5         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
Compile-fusion optimization Phase 27 Iter  6         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
Compile-fusion optimization Phase 27 Iter  7         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
Compile-fusion optimization Phase 27 Iter  8         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
Compile-fusion optimization Phase 27 Iter  9         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
Compile-fusion optimization Phase 27 Iter 10         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 27 Iter 11         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
Compile-fusion optimization Phase 27 Iter 12         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
Compile-fusion optimization Phase 27 Iter 13         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
Compile-fusion optimization Phase 27 Iter 14         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
Compile-fusion optimization Phase 27 Iter 15         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
Compile-fusion optimization Phase 27 Iter 16         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
INFO: New Levelizer turned on
Compile-fusion optimization Phase 29 Iter  2         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
Compile-fusion optimization Phase 29 Iter  3         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Ending   compile_fusion / initial_opto / Optimization (5) (FLW-8001)
Information: Time: 2026-01-15 11:42:05 / Session:  00:02:06 / Command:  00:01:19 / CPU:  00:02:03 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00         1       9125.04  69617408.00        1519              0.04      1329
DEBUG FLOWMSGPRINTER: HANDLER IS NULL


Compile-fusion optimization complete                 0.00        0.00      0.00         0       9125.04  69617408.00        1519              0.04      1329
Information: The net parasitics of block switch_4port_synth are cleared. (TIM-123)
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  9.976688200933  9.863344433712  6.078275164085  2.744205341123  8.318118604907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  6.735742541094  2.700053377742  3.840502264440  3.750203053169  7.663451842299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  9.221456408244  5.867512997126  7.173946585364  9.669816999761  7.591480347087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  7.167541189655  4.570659717807  5.624920008820  7.826854253678  4.759136418263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  3.379874422107  9.584475523590  2.041879587119  3.921167867338  0.650481682345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690155883  0.590926865224  8.244376858301  3.504922905451  1.682713012888  7.173436718510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947517690  6.532155809371  1.017944107357  5.811661866269  5.826737883342  4.349386292435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563551201  8.797956077518  1.265213116044  0.417812513533  1.833879465081  6.448550737188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216038770  7.444922589997  2.300411366469  0.754737230179  1.961428411696  2.781306341418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524084361  9.292743798619  7.452601360947  1.902979124529  5.623404259547  7.269366008696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730347963  5.170000374418  7.540314102349  0.000405517956  5.833781556721  4.754580289445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064238237  6.192854338718  4.029521919806  9.406710996875  2.789960361318  0.723297414657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967886224  9.927345440238  7.977062608848  5.095948959611  1.512377170128  7.396895720513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326083131  0.159268587880  5.817830928661  2.343680022627  0.037322405045  0.494783240392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834162614  8.409202038167  6.652821513301  4.022546951365  6.796627202757  0.618565611981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994589711  7.410658086014  9.244364805674  4.051742809534  5.907685919704  1.709515091590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683994677  8.508280516996  9.532619057558  6.656313209097  9.409791258072  6.136996113139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527831115  2.653732482351  9.141530630270  1.286744702201  9.569280960313  2.585847502480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033967149  0.085965221230  5.316522404766  7.270263230810  7.178458260747  1.109988851474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602013670  8.503285702020  9.208376491841  1.495268646745  7.734043017127  4.721424981592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702841133  2.017116494424  6.976562027950  5.921138380218  9.647388089440  1.463835453161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793850587  0.271107880093  3.986255454989  1.607963296408  5.274426534112  3.831814560490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113610369  2.957013214109  4.270926348382  1.384196906444  0.375026305316  9.766348884229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372619099  3.294183440824  4.586672477166  2.717430338536  4.966987699976  1.759141734708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021106611  6.088111658965  5.457986169300  3.562538780882  0.782681425367  8.475916341826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167636577  2.609344982210  7.958368740979  6.204223638711  9.392112786733  8.065041868234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269105588  9.321459126522  4.824358873450  7.350538970545  1.168277301288  8.717346371851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594841769  6.925672020937  1.101615608355  3.581202866626  9.582679788334  2.434931329243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756445120  7.141152147751  8.126442509224  0.041827931353  3.183383946508  1.644858773718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421793877  6.016859798999  7.230962324266  5.075519403017  9.196148841169  6.278133334141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352598436  7.291631819861  9.745181324614  3.190333692452  9.562346425954  7.726939300869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373124796  9.889467577441  8.754952608854  5.000186231795  6.583374155672  1.475451728944
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 69617408.0
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        1 69617408.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1 69617408.0      9125.04       1519         67         30
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        1 69617408.0      9125.04       1519

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion command complete                CPU:   189 s (  0.05 hr )  ELAPSE:   128 s (  0.04 hr )  MEM-PEAK:  1329 MB
Compile-fusion command statistics  CPU=32 sec (0.01 hr) ELAPSED=17 sec (0.00 hr) MEM-PEAK=1.298 GB
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: Summary of UPF Cells (UPF-532)
*******************************************************************************
                            Summary of UPF Cells                               
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************

Information: Runtime Summary (compile_fusion / initial_opto)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              1.7%         Optimization (1) 
       00:00:02              6.6%         Optimization (1)/Timing Optimization 
       00:00:03              8.8%         Timing and Congestion Driven Placement 
       00:00:00              0.0%         Scan Reordering 
       00:00:00              2.5%         Optimization (2) 
       00:00:00              0.0%         Scan Synthesis 
       00:00:00              2.0%         DRC Optimization 
       00:00:00              0.0%         Incremental High Fanout Synthesis 
       00:00:02              5.8%         Optimization (3) 
       00:00:00              0.6%         Optimization (3)/Global Sizing and Buffering 
       00:00:00              0.1%         Optimization (3)/Macro Skewing 
       00:00:00              0.0%         Optimization (3)/Timing Optimization 
       00:00:01              2.9%         Optimization (4) 
       00:00:00              0.3%         Legalization 
       00:00:11             33.8%         Optimization (5) 
       00:00:11             34.6%         Other 
----------------------------------------------------------------------------
       00:00:34            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) Gold 6348 CPU @ 2.60GHz / 112 CPUs  
Sockets: 2, Cores: 28, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_opto (FLW-8001)
Information: Time: 2026-01-15 11:42:07 / Session:  00:02:08 / Command:  00:01:20 / CPU:  00:02:05 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Information: >>>>>>> 10 unique error and warning message tags while observing compile_fusion / initial_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    15    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     5     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     5     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    20     4  0 ZRT-763   WARNING   Warning: Cell gen_ports[1].port_inst/fifo_mem_reg[5][5] is p... (MSG-3032)
Information:    16     2  0 PVT-030   WARNING   Warning: Corner Slow:  0 process number, 2 process label, 0 ... (MSG-3032)
Information:    16     2  0 PVT-031   WARNING   Warning: 1522 cells affected for early, 1522 for late. (PVT-... (MSG-3032)
Information:     2     2  0 OPT-200   WARNING   Warning: No tie cell is available for constant fixing. (OPT-... (MSG-3032)
Information:    50    20  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    16     2  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:   146    50  0       10  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 50 error&warning MSGs observed during compile_fusion / initial_opto (MSG-3103)

INFO: compile_fusion is running in balanced flow mode
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1149360 1140240)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_place (FLW-8000)
Information: Time: 2026-01-15 11:42:07 / Session:  00:02:08 / Command:  00:01:21 / CPU:  00:02:06 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------



Compile-fusion optimization Phase 4 Iter  1          0.00        0.00         -         -       9125.04  69617408.00        1519              0.04      1329


Information: Starting compile_fusion / final_place / Optimization (FLW-8000)
Information: Time: 2026-01-15 11:42:07 / Session:  00:02:09 / Command:  00:01:21 / CPU:  00:02:06 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Compile-fusion command begin                   CPU:   190 s (  0.05 hr )  ELAPSE:   129 s (  0.04 hr )  MEM-PEAK:  1329 MB
Info: update em.

Compile-fusion timing update complete          CPU:   190 s (  0.05 hr )  ELAPSE:   129 s (  0.04 hr )  MEM-PEAK:  1329 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 69617408.0
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        1 69617408.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1 69617408.0      9125.04       1519         67         30
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        1 69617408.0      9125.04       1519
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
Compile-fusion initialization complete         CPU:   194 s (  0.05 hr )  ELAPSE:   130 s (  0.04 hr )  MEM-PEAK:  1329 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0338 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
Total 0.0192 seconds to load 1519 cell instances into cellmap
Moveable cells: 1519; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.5929, cell height 1.6720, cell area 6.0073 for total 1519 placed and application fixed cells
Compile-fusion optimization Phase 8 Iter  1          0.00        0.00      0.00         1       9125.04  69617408.00        1519              0.04      1329
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 8 Iter  2          0.00        0.00      0.00         1       9125.04  69617408.00        1519              0.04      1329

Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00         1       9127.58  70050960.00        1520              0.04      1329

Information: Ending   compile_fusion / final_place / Optimization (FLW-8001)
Information: Time: 2026-01-15 11:42:10 / Session:  00:02:11 / Command:  00:01:24 / CPU:  00:02:13 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Information: Starting compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2026-01-15 11:42:10 / Session:  00:02:11 / Command:  00:01:24 / CPU:  00:02:13 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00         1       9127.58  70050960.00        1520              0.04      1329
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0337 seconds to build cellmap data
Snapped 1520 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 13660 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   24  Alloctr   25  Proc    0 
[End of Read DB] Total (MB): Used   32  Alloctr   33  Proc 13660 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,116.94um,116.02um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   33  Alloctr   34  Proc 13660 
Net statistics:
Total number of nets     = 1620
Number of nets to route  = 1620
Net length statistics: 
Net Count(Ignore Fully Rted) 1620, Total Half Perimeter Wire Length (HPWL) 26923 microns
HPWL   0 ~   50 microns: Net Count     1473     Total HPWL        15967 microns
HPWL  50 ~  100 microns: Net Count      129     Total HPWL         8816 microns
HPWL 100 ~  200 microns: Net Count       17     Total HPWL         1922 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          218 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   34  Alloctr   35  Proc 13660 
Number of partitions: 1 (1 x 1)
Size of partitions: 70 gCells x 69 gCells
Average gCell capacity  3.16     on layer (1)    M1
Average gCell capacity  10.96    on layer (2)    M2
Average gCell capacity  5.51     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.75     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.38     on layer (7)    M7
Average gCell capacity  1.37     on layer (8)    M8
Average gCell capacity  0.68     on layer (9)    M9
Average gCell capacity  0.31     on layer (10)   MRDL
Average number of tracks per gCell 11.07         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.55  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.80  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.41  on layer (7)    M7
Average number of tracks per gCell 1.40  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 48300
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   36  Alloctr   37  Proc 13660 
Number of partitions: 1 (1 x 1)
Size of partitions: 70 gCells x 69 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   36  Alloctr   37  Proc 13660 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   36  Alloctr   37  Proc 13660 
Number of partitions: 1 (1 x 1)
Size of partitions: 70 gCells x 69 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  140  Alloctr  141  Proc 13660 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 70 gCells x 69 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  141  Alloctr  143  Proc 13660 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    35 Max = 2 GRCs =    80 (0.83%)
Initial. H routing: Overflow =    27 Max = 2 (GRCs =  5) GRCs =    65 (1.35%)
Initial. V routing: Overflow =     8 Max = 1 (GRCs = 15) GRCs =    15 (0.31%)
Initial. M1         Overflow =    17 Max = 1 (GRCs = 19) GRCs =    19 (0.39%)
Initial. M2         Overflow =     8 Max = 1 (GRCs = 15) GRCs =    15 (0.31%)
Initial. M3         Overflow =     9 Max = 2 (GRCs =  5) GRCs =    46 (0.95%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 31794.80
Initial. Layer M1 wire length = 371.50
Initial. Layer M2 wire length = 17777.23
Initial. Layer M3 wire length = 12924.25
Initial. Layer M4 wire length = 244.62
Initial. Layer M5 wire length = 463.34
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 13.86
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 13407
Initial. Via VIA12SQ_C count = 7482
Initial. Via VIA23SQ_C count = 5793
Initial. Via VIA34SQ_C count = 73
Initial. Via VIA45SQ_C count = 55
Initial. Via VIA56SQ_C count = 2
Initial. Via VIA67SQ_C count = 2
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Jan 15 11:42:11 2026
Number of partitions: 1 (1 x 1)
Size of partitions: 70 gCells x 69 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 70 gCells x 69 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  141  Alloctr  143  Proc 13660 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     7 Max = 1 GRCs =     8 (0.08%)
phase1. H routing: Overflow =     7 Max = 1 (GRCs =  8) GRCs =     8 (0.17%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     7 Max = 1 (GRCs =  8) GRCs =     8 (0.17%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 31910.56
phase1. Layer M1 wire length = 380.00
phase1. Layer M2 wire length = 17648.35
phase1. Layer M3 wire length = 12846.40
phase1. Layer M4 wire length = 488.60
phase1. Layer M5 wire length = 533.36
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 13.86
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 13496
phase1. Via VIA12SQ_C count = 7489
phase1. Via VIA23SQ_C count = 5812
phase1. Via VIA34SQ_C count = 116
phase1. Via VIA45SQ_C count = 75
phase1. Via VIA56SQ_C count = 2
phase1. Via VIA67SQ_C count = 2
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  109  Alloctr  109  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  141  Alloctr  143  Proc 13660 

Congestion utilization per direction:
Average vertical track utilization   = 15.81 %
Peak    vertical track utilization   = 57.89 %
Average horizontal track utilization = 16.55 %
Peak    horizontal track utilization = 81.82 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used  108  Alloctr  108  Proc    0 
[End of Global Routing] Total (MB): Used  140  Alloctr  142  Proc 13660 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -25  Alloctr  -26  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 13660 
Using per-layer congestion maps for congestion reduction.
Information: 5.61% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 4.6% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.721 to 0.722. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = 0.300000  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Information: Activity propagation will be performed for scenario FUNC_Slow.
Information: Doing activity propagation for mode 'FUNC' and corner 'Slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Fast identical to that on FUNC_Slow (POW-006)
****** eLpp estimated wire length 
18.1493% of the net wire length are clock nets
46.9119% of the clock net wire length has no activity
Clock net wire length: 5.35308e+07
Total net wire length: 2.94947e+08
****** eLpp weights (with caps) (no lengths)
Number of nets: 1615, of which 1550 non-clock nets
Number of nets with 0 toggle rate: 561
Max toggle rate = 0.2, average toggle rate = 0.00155778
Max non-clock toggle rate = 0.0186558
eLpp weight range = (0, 47.81)
*** 5 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 1615
Amt power = 0.1
Non-default weight range: (0.9, 9.681)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Clustering: integrated legalization is off
DTDP placement: scenario=FUNC_Fast
Information: The net parasitics of block switch_4port_synth are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 3.11279e+08
Information: Coarse placer active wire length estimate = 1.43513e+06
Information: Coarse placer weighted wire length estimate = 4.32536e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 3 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0307 seconds to build cellmap data
INFO: creating 14(r) x 14(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (switch_4port_synth): 196
INFO: creating 14(r) x 14(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (switch_4port_synth): 196
Total 0.0192 seconds to load 1520 cell instances into cellmap, 1520 cells are off site row
Moveable cells: 1520; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.5915, cell height 1.6720, cell area 6.0050 for total 1520 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design switch_4port_synth ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 60 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     12651.5         1520        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1520
number of references:                60
number of site rows:                 67
number of locations attempted:    37119
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1520 (35915 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.536 um ( 0.32 row height)
rms weighted cell displacement:   0.536 um ( 0.32 row height)
max cell displacement:            2.500 um ( 1.50 row height)
avg cell displacement:            0.468 um ( 0.28 row height)
avg weighted cell displacement:   0.468 um ( 0.28 row height)
number of cells moved:             1520
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: gen_ports[1].port_inst/ctmi_2013 (AO22X1_RVT)
  Input location: (96.0025,6.189)
  Legal location: (95.936,8.688)
  Displacement:   2.500 um ( 1.50 row height)
Cell: gen_ports[1].port_inst/HFSBUF_289_1441 (NBUFFX2_RVT)
  Input location: (80.1941,46.3195)
  Legal location: (80.128,48.816)
  Displacement:   2.497 um ( 1.49 row height)
Cell: gen_ports[1].port_inst/HFSBUF_242_1453 (NBUFFX2_RVT)
  Input location: (111.259,36.3828)
  Legal location: (111.288,38.784)
  Displacement:   2.401 um ( 1.44 row height)
Cell: gen_ports[0].port_inst/ctmi_1991 (AO22X1_RVT)
  Input location: (9.1769,71.5318)
  Legal location: (9.144,73.896)
  Displacement:   2.364 um ( 1.41 row height)
Cell: ctmi_328 (OA21X1_RVT)
  Input location: (49.9615,79.572)
  Legal location: (50.032,77.24)
  Displacement:   2.333 um ( 1.40 row height)
Cell: gen_ports[1].port_inst/ctmi_1908 (OR2X1_RVT)
  Input location: (78.4244,58.0305)
  Legal location: (76.784,58.848)
  Displacement:   1.833 um ( 1.10 row height)
Cell: gen_ports[3].port_inst/ctmi_1356 (INVX0_HVT)
  Input location: (10.5855,106.427)
  Legal location: (8.992,105.664)
  Displacement:   1.767 um ( 1.06 row height)
Cell: gen_ports[1].port_inst/A1354 (INVX0_HVT)
  Input location: (87.369,53.6643)
  Legal location: (87.424,52.16)
  Displacement:   1.505 um ( 0.90 row height)
Cell: gen_ports[2].port_inst/ctmi_845 (NAND3X0_RVT)
  Input location: (46.737,105.381)
  Legal location: (46.688,103.992)
  Displacement:   1.390 um ( 0.83 row height)
Cell: gen_ports[3].port_inst/ctmi_789 (AND2X1_RVT)
  Input location: (16.3681,78.1798)
  Legal location: (17.504,78.912)
  Displacement:   1.351 um ( 0.81 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 1520 out of 1520 cells, ratio = 1.000000
Total displacement = 855.911682(um)
Max displacement = 2.565500(um), gen_ports[1].port_inst/ctmi_2013 (96.002502, 7.861000, 4) => (95.935997, 10.360000, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.16(um)
  0 ~  20% cells displacement <=      0.26(um)
  0 ~  30% cells displacement <=      0.35(um)
  0 ~  40% cells displacement <=      0.45(um)
  0 ~  50% cells displacement <=      0.54(um)
  0 ~  60% cells displacement <=      0.63(um)
  0 ~  70% cells displacement <=      0.72(um)
  0 ~  80% cells displacement <=      0.81(um)
  0 ~  90% cells displacement <=      0.93(um)
  0 ~ 100% cells displacement <=      2.57(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
Information: Ending   compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2026-01-15 11:42:14 / Session:  00:02:15 / Command:  00:01:28 / CPU:  00:02:19 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)


Compile-fusion optimization complete                 0.00        0.00      0.00         1       9127.58  70033464.00        1520              0.04      1329
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937605874  9.065310600933  9.863341003855  6.078274864085  2.744204041123  8.318118604907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135203696  6.824474941094  2.700050947885  3.840501964440  3.750202753169  7.663451842299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725290997  9.295176208244  5.867511235626  7.173945285364  9.669815699761  7.591480347087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  8.279704589655  4.570658301266  5.624920808820  7.826853053678  4.759136418263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  4.481037822107  9.584474117959  2.041879387119  3.921166667338  0.650481682345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  1.602189265224  8.244375442760  3.504922705451  1.682712812888  7.173436718510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515948017690  7.642668609371  1.017943791716  5.811661666269  5.826736683342  4.349386292435

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        2 70033464.0
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       16 70033464.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       16 70033464.0      9127.58       1520         68         30
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0       16 70033464.0      9127.58       1520

Compile-fusion command complete                CPU:   204 s (  0.06 hr )  ELAPSE:   137 s (  0.04 hr )  MEM-PEAK:  1329 MB
Compile-fusion command statistics  CPU=14 sec (0.00 hr) ELAPSED=8 sec (0.00 hr) MEM-PEAK=1.298 GB

Information: Ending   compile_fusion / final_place (FLW-8001)
Information: Time: 2026-01-15 11:42:16 / Session:  00:02:17 / Command:  00:01:29 / CPU:  00:02:21 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Information: >>>>>>> 4 unique error and warning message tags while observing compile_fusion / final_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     6     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     6     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     2     2  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    53     2  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    67     6  0        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 6 error&warning MSGs observed during compile_fusion / final_place (MSG-3103)


----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_opto (FLW-8000)
Information: Time: 2026-01-15 11:42:16 / Session:  00:02:17 / Command:  00:01:29 / CPU:  00:02:21 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------

Information: The net parasitics of block switch_4port_synth are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1149360 1140240)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting compile_fusion / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2026-01-15 11:42:16 / Session:  00:02:17 / Command:  00:01:29 / CPU:  00:02:21 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Info: update em.

Compile-fusion timing update complete          CPU:   205 s (  0.06 hr )  ELAPSE:   138 s (  0.04 hr )  MEM-PEAK:  1329 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        2 70033464.0
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000       16 70033464.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       16 70033464.0      9127.58       1520         68         30
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0       16 70033464.0      9127.58       1520
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
Compile-fusion initialization complete         CPU:   209 s (  0.06 hr )  ELAPSE:   139 s (  0.04 hr )  MEM-PEAK:  1329 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0303 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
Total 0.0195 seconds to load 1520 cell instances into cellmap
Moveable cells: 1520; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.5915, cell height 1.6720, cell area 6.0050 for total 1520 placed and application fixed cells
Compile-fusion optimization Phase 18 Iter  1         0.00        0.00      0.00        16       9127.58  70033464.00        1520              0.04      1329
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00      0.00        16       9127.58  70033464.00        1520              0.04      1329
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 19 Iter  2         0.00        0.00      0.00        16       9127.58  70033464.00        1520              0.04      1329
Compile-fusion optimization Phase 19 Iter  3         0.00        0.00      0.00         2       9151.73  77963424.00        1520              0.04      1329

CCL: Total Usage Adjustment : 1
INFO: Derive row count 17 from GR congestion map (69/4)
INFO: Derive col count 17 from GR congestion map (70/4)
Convert timing mode ...
Compile-fusion optimization Phase 20 Iter  1         0.00        0.00      0.00         1       9151.73  77963424.00        1529              0.04      1329
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 20 Iter  2         0.00        0.00      0.00         1       9151.73  77963424.00        1529              0.04      1329
Compile-fusion optimization Phase 20 Iter  3         0.00        0.00      0.00         1       9151.73  77963424.00        1529              0.04      1329
Compile-fusion optimization Phase 20 Iter  4         0.00        0.00      0.00         1       9151.73  77963424.00        1529              0.04      1329
Compile-fusion optimization Phase 20 Iter  5         0.00        0.00      0.00         1       9151.73  77963424.00        1529              0.04      1329
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 20 Iter  6         0.00        0.00      0.00         1       9151.73  77963424.00        1529              0.04      1329
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 20 Iter  7         0.00        0.00      0.00         1       9151.73  77963424.00        1529              0.04      1329
Compile-fusion optimization Phase 20 Iter  8         0.00        0.00      0.00         1       9151.73  77963424.00        1529              0.04      1329
Compile-fusion optimization Phase 20 Iter  9         0.00        0.00      0.00         1       9151.73  77963424.00        1529              0.04      1329
Compile-fusion optimization Phase 20 Iter 10         0.00        0.00      0.00         1       9151.73  77963424.00        1529              0.04      1329
Compile-fusion optimization Phase 20 Iter 11         0.00        0.00      0.00         1       9151.73  77963424.00        1529              0.04      1329

Compile-fusion optimization Phase 21 Iter  1         0.00        0.00      0.00         1       9151.73  77963424.00        1529              0.04      1329

CCL: Total Usage Adjustment : 1
INFO: Derive row count 17 from GR congestion map (69/4)
INFO: Derive col count 17 from GR congestion map (70/4)
Convert timing mode ...
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00      0.00         1       9136.99  69441944.00        1529              0.04      1329

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00         1       9136.99  69441944.00        1529              0.04      1329
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00         1       9136.99  69441944.00        1529              0.04      1329
CCL: Total Usage Adjustment : 1
INFO: Derive row count 17 from GR congestion map (69/4)
INFO: Derive col count 17 from GR congestion map (70/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        373.6          0.0             1624             1624           0
M5                          958.9         37.4                0                0           0
M7                         1454.6         37.4                0                0           0
M9                         1388.0         37.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00         1       9136.99  69441944.00        1529              0.04      1329

Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00         1       9125.80  68994824.00        1524              0.04      1329
INFO: New Levelizer turned on
Compile-fusion optimization Phase 26 Iter  2         0.00        0.00      0.00         1       9123.26  68751968.00        1524              0.04      1329
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 27 Iter  1         0.00        0.00      0.00         1       9123.26  68751968.00        1524              0.04      1329
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00         1       9123.26  68751968.00        1524              0.04      1329
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.9000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00710719 cumPct:    28.93 estdown: 0.01745567 cumUp:  126 numDown:  574 status= valid
Knee-Processing :  cumEst: 0.02178242 cumPct:    88.68 estdown: 0.00278043 cumUp:  562 numDown:  138 status= valid
Knee-Processing :  cumEst: 0.02319222 cumPct:    94.42 estdown: 0.00137063 cumUp:  607 numDown:   93 status= valid
Knee-Processing :  cumEst: 0.02456285 cumPct:   100.00 estdown: 0.00000000 cumUp:  708 numDown:    0 status= valid

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00         1       9123.26  68645928.00        1524              0.04      1329
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

CCL: Total Usage Adjustment : 1
INFO: Derive row count 17 from GR congestion map (69/4)
INFO: Derive col count 17 from GR congestion map (70/4)
Convert timing mode ...
Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00         1       9123.26  68645928.00        1524              0.04      1329

Compile-fusion optimization Phase 31 Iter  1         0.00        0.00      0.00         1       9123.26  68645928.00        1524              0.04      1329
Warning: No tie cell is available for constant fixing. (OPT-200)

Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00         1       9123.26  68645928.00        1524              0.04      1329

Compile-fusion optimization Phase 33 Iter  1         0.00        0.00      0.00         1       9123.26  68645928.00        1524              0.04      1329

Information: Ending   compile_fusion / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2026-01-15 11:42:26 / Session:  00:02:27 / Command:  00:01:40 / CPU:  00:02:42 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Information: Starting compile_fusion / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2026-01-15 11:42:26 / Session:  00:02:27 / Command:  00:01:40 / CPU:  00:02:42 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

START_FUNC : legalize_placement_pre_run_core CPU :    225 s ( 0.06 hr) ELAPSE :    147 s ( 0.04 hr) MEM-PEAK :  1329 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    225 s ( 0.06 hr) ELAPSE :    147 s ( 0.04 hr) MEM-PEAK :  1329 Mb
Compile-fusion optimization Phase 36 Iter  1         0.00        0.00      0.00         1       9123.26  68645928.00        1524              0.04      1329
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design switch_4port_synth ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0340 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 58 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     12651.5         1524        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1524
number of references:                58
number of site rows:                 67
number of locations attempted:    32431
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1524 (35898 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.069 um ( 0.04 row height)
rms weighted cell displacement:   0.069 um ( 0.04 row height)
max cell displacement:            1.982 um ( 1.19 row height)
avg cell displacement:            0.004 um ( 0.00 row height)
avg weighted cell displacement:   0.004 um ( 0.00 row height)
number of cells moved:               13
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: gen_ports[0].port_inst/ZBUF_26_inst_1520 (NBUFFX2_RVT)
  Input location: (50.032,52.16)
  Legal location: (51.096,50.488)
  Displacement:   1.982 um ( 1.19 row height)
Cell: gen_ports[0].port_inst/ZBUF_74_inst_1514 (NBUFFX2_RVT)
  Input location: (26.32,35.44)
  Legal location: (25.712,33.768)
  Displacement:   1.779 um ( 1.06 row height)
Cell: gen_ports[0].port_inst/ZBUF_32_inst_1522 (NBUFFX2_RVT)
  Input location: (8.08,17.048)
  Legal location: (7.472,18.72)
  Displacement:   1.779 um ( 1.06 row height)
Cell: gen_ports[0].port_inst/ZBUF_182_inst_1518 (NBUFFX2_RVT)
  Input location: (6.104,2)
  Legal location: (6.104,3.672)
  Displacement:   1.672 um ( 1.00 row height)
Cell: gen_ports[0].port_inst/ZBUF_69_inst_1516 (NBUFFX2_RVT)
  Input location: (59,17.048)
  Legal location: (59,15.376)
  Displacement:   1.672 um ( 1.00 row height)
Cell: gen_ports[0].port_inst/fifo_mem_reg[6][2] (SDFFARX1_HVT)
  Input location: (7.624,18.72)
  Legal location: (8.688,18.72)
  Displacement:   1.064 um ( 0.64 row height)
Cell: gen_ports[0].port_inst/ctmi_1946 (AND3X2_RVT)
  Input location: (26.472,33.768)
  Legal location: (26.928,33.768)
  Displacement:   0.456 um ( 0.27 row height)
Cell: gen_ports[1].port_inst/ctmi_1963 (AO221X1_RVT)
  Input location: (102.472,55.504)
  Legal location: (102.32,55.504)
  Displacement:   0.152 um ( 0.09 row height)
Cell: gen_ports[1].port_inst/ctmi_1973 (AO22X1_RVT)
  Input location: (105.512,55.504)
  Legal location: (105.664,55.504)
  Displacement:   0.152 um ( 0.09 row height)
Cell: gen_ports[1].port_inst/ctmi_1964 (AO22X1_RVT)
  Input location: (107.032,55.504)
  Legal location: (107.184,55.504)
  Displacement:   0.152 um ( 0.09 row height)

Information: The net parasitics of block switch_4port_synth are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)

Information: Ending   compile_fusion / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2026-01-15 11:42:27 / Session:  00:02:28 / Command:  00:01:40 / CPU:  00:02:43 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Information: Starting compile_fusion / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2026-01-15 11:42:27 / Session:  00:02:28 / Command:  00:01:40 / CPU:  00:02:43 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
INFO: Enabled CLO at stage after_LGL3.

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0301 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
Total 0.0197 seconds to load 1524 cell instances into cellmap
Moveable cells: 1524; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.5804, cell height 1.6720, cell area 5.9864 for total 1524 placed and application fixed cells
Compile-fusion optimization Phase 40 Iter  1         0.00        0.00      0.00        31       9123.26  68645928.00        1524              0.04      1329
CCL: Total Usage Adjustment : 1
INFO: Derive row count 17 from GR congestion map (69/4)
INFO: Derive col count 17 from GR congestion map (70/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        373.6          0.0             1619             1619           0
M5                          958.9         37.4                0                0           0
M7                         1454.6         37.4                0                0           0
M9                         1388.0         37.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


CCL: Total Usage Adjustment : 1
INFO: Derive row count 17 from GR congestion map (69/4)
INFO: Derive col count 17 from GR congestion map (70/4)
Convert timing mode ...
Compile-fusion optimization Phase 41 Iter  1         0.00        0.00      0.00        30       9123.26  68645928.00        1524              0.04      1329
Compile-fusion optimization Phase 41 Iter  2         0.00        0.00      0.00        30       9123.26  68645928.00        1524              0.04      1329
Compile-fusion optimization Phase 41 Iter  3         0.00        0.00      0.00        30       9123.26  68645928.00        1524              0.04      1329
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 41 Iter  4         0.00        0.00      0.00        30       9123.26  68645928.00        1524              0.04      1329
Compile-fusion optimization Phase 41 Iter  5         0.00        0.00      0.00        30       9123.26  68645928.00        1524              0.04      1329

Compile-fusion optimization Phase 42 Iter  1         0.00        0.00      0.00        30       9123.26  68645928.00        1524              0.04      1329

Compile-fusion optimization Phase 43 Iter  1         0.00        0.00      0.00        30       9123.26  68645928.00        1524              0.04      1329
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 43 Iter  2         0.00        0.00      0.00        30       9123.26  68645928.00        1524              0.04      1329
Compile-fusion optimization Phase 43 Iter  3         0.00        0.00      0.00         1       9141.81  77534672.00        1524              0.04      1329

Information: Ending   compile_fusion / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2026-01-15 11:42:29 / Session:  00:02:30 / Command:  00:01:42 / CPU:  00:02:47 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Information: Starting compile_fusion / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2026-01-15 11:42:29 / Session:  00:02:30 / Command:  00:01:42 / CPU:  00:02:47 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

START_FUNC : legalize_placement_pre_run_core CPU :    230 s ( 0.06 hr) ELAPSE :    150 s ( 0.04 hr) MEM-PEAK :  1329 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    230 s ( 0.06 hr) ELAPSE :    150 s ( 0.04 hr) MEM-PEAK :  1329 Mb
Compile-fusion optimization Phase 46 Iter  1         0.00        0.00      0.00         0       9141.81  77534672.00        1525              0.04      1329
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design switch_4port_synth ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0321 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 59 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     12651.5         1525        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1525
number of references:                59
number of site rows:                 67
number of locations attempted:    32399
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1525 (35971 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.030 um ( 0.02 row height)
rms weighted cell displacement:   0.030 um ( 0.02 row height)
max cell displacement:            0.912 um ( 0.55 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:               12
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: gen_ports[0].port_inst/HFSBUF_484_1424 (NBUFFX2_RVT)
  Input location: (16.744,22.064)
  Legal location: (15.832,22.064)
  Displacement:   0.912 um ( 0.55 row height)
Cell: gen_ports[0].port_inst/ZBUF_348_inst_1523 (NBUFFX8_LVT)
  Input location: (16.288,22.064)
  Legal location: (17.048,22.064)
  Displacement:   0.760 um ( 0.45 row height)
Cell: gen_ports[0].port_inst/fifo_mem_reg[9][9] (SDFFARX1_HVT)
  Input location: (44.712,33.768)
  Legal location: (45.016,33.768)
  Displacement:   0.304 um ( 0.18 row height)
Cell: gen_ports[0].port_inst/fifo_mem_reg[9][10] (SDFFARX1_HVT)
  Input location: (39.24,33.768)
  Legal location: (39.544,33.768)
  Displacement:   0.304 um ( 0.18 row height)
Cell: gen_ports[0].port_inst/ctmi_1974 (AO221X1_RVT)
  Input location: (33.92,33.768)
  Legal location: (34.224,33.768)
  Displacement:   0.304 um ( 0.18 row height)
Cell: gen_ports[0].port_inst/fifo_mem_reg[9][15] (SDFFARX1_HVT)
  Input location: (50.184,33.768)
  Legal location: (50.488,33.768)
  Displacement:   0.304 um ( 0.18 row height)
Cell: gen_ports[0].port_inst/rd_ptr_reg[3] (SDFFARX1_HVT)
  Input location: (28.448,33.768)
  Legal location: (28.752,33.768)
  Displacement:   0.304 um ( 0.18 row height)
Cell: gen_ports[0].port_inst/clock_gate_fifo_mem_reg_1 (CGLPPRX2_HVT)
  Input location: (35.744,33.768)
  Legal location: (36.048,33.768)
  Displacement:   0.304 um ( 0.18 row height)
Cell: gen_ports[0].port_inst/ctmi_1938 (AND3X4_LVT)
  Input location: (26.928,30.424)
  Legal location: (26.776,30.424)
  Displacement:   0.152 um ( 0.09 row height)
Cell: gen_ports[0].port_inst/ctmi_1944 (AND3X4_LVT)
  Input location: (28.752,30.424)
  Legal location: (28.6,30.424)
  Displacement:   0.152 um ( 0.09 row height)

Information: The net parasitics of block switch_4port_synth are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)

Information: Ending   compile_fusion / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2026-01-15 11:42:29 / Session:  00:02:30 / Command:  00:01:42 / CPU:  00:02:48 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
INFO: Enabled CLO at stage after_LGL4.

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0299 seconds to build cellmap data
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
INFO: creating 24(r) x 24(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port_synth): 576
Total 0.0191 seconds to load 1525 cell instances into cellmap
Moveable cells: 1525; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.5853, cell height 1.6720, cell area 5.9946 for total 1525 placed and application fixed cells
Compile-fusion optimization Phase 49 Iter  1         0.00        0.00      0.00         1       9141.81  77534672.00        1525              0.04      1329

Compile-fusion optimization Phase 50 Iter  1         0.00        0.00      0.00         1       9141.81  77534672.00        1525              0.04      1329

Information: Ending   compile_fusion / final_opto (FLW-8001)
Information: Time: 2026-01-15 11:42:29 / Session:  00:02:30 / Command:  00:01:43 / CPU:  00:02:48 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)

Information: >>>>>>> 3 unique error and warning message tags while observing compile_fusion / final_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     3     1  0 OPT-200   WARNING   Warning: No tie cell is available for constant fixing. (OPT-... (MSG-3032)
Information:     6     4  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    59     4  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    68     9  0        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 9 error&warning MSGs observed during compile_fusion / final_opto (MSG-3103)

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1149360 1140240)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Compile-fusion optimization complete                 0.00        0.00      0.00         0       9141.81  77534672.00        1525              0.04      1329
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017938105874  0.107916200933  9.863341257054  6.078275964085  2.744204141123  8.318118604907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191136703696  7.966070541094  2.700050191084  3.840502064440  3.750202853169  7.663451842299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183726790997  0.337772808244  5.867511489825  7.173946385364  9.669815799761  7.591480347087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100211666110  8.277054989655  4.570658301266  5.624920808820  7.826853053678  4.759136418263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581676965776  4.489387222107  9.584474117959  2.041879387119  3.921166667338  0.650481682345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142691655883  1.600439665224  8.244375442760  3.504922705451  1.682712812888  7.173436718510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515948017690  7.642668609371  1.017943791716  5.811661666269  5.826736683342  4.349386292435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563651201  9.590465877518  1.265215124759  0.417812213533  1.833879165081  6.448550737188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216138770  8.247431389997  2.300413374174  0.754737930179  1.961428111696  2.781306341418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413527084361  9.243004598619  7.452601894638  1.902979824529  5.623404959547  7.269366008696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173733347963  5.121361174418  7.540314636030  0.000405217956  5.833781256721  4.754580289445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950067238237  6.165310338718  4.029522902777  9.406711996875  2.789961361318  0.723297414657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473960886224  9.990801440238  7.977063691719  5.095949959611  1.512378170128  7.396895720513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063329083131  0.077012587880  5.817830803270  2.343681522627  0.037323905045  0.494783240392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652837162614  8.303760438167  6.652821234819  4.022547451365  6.796628702757  0.618565611981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394997589711  7.314116486014  9.244364526182  4.051743309534  5.907686419704  1.709515091590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772686994677  8.491144916996  9.532619778066  6.656314709097  9.409792758072  6.136996113139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422520831115  2.546696882351  9.141530351788  1.286745202201  9.569281460313  2.585847502480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055036967149  0.988717221230  5.316522226834  7.270264730810  7.178459760747  1.109988851474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893605013670  8.406037702020  9.208376213919  1.495269146745  7.734044517127  4.721424981592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515705841133  2.910968494424  6.976562849028  5.921139880218  9.647389589440  1.463835453161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901796850587  0.174959880093  3.986255276057  1.607964796408  5.274427034112  3.831814560490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219116610369  2.850865214109  4.270926160450  1.384197406444  0.375027805316  9.766348884229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118375619099  3.197935440824  4.586672299234  2.717431838536  4.966988199976  1.759141734708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410024106611  6.981963658965  5.457986981478  3.562539280882  0.782682925367  8.475916341826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158160636577  2.502196982210  7.958368562047  6.204224138711  9.392113286733  8.065041868234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814262105588  9.224201126522  4.824358695528  7.350539470545  1.168278801288  8.717346371851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751597841769  6.828424020937  1.101615420423  3.581203366626  9.582670288334  2.434931329243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540759445120  7.044904147751  8.126442321392  0.041828431353  3.183384446508  1.644858773718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932424793877  6.919601798999  7.230962146334  5.075510903017  9.196149341169  6.278133334141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352598436  8.083358219861  9.745183901958  3.190334292452  9.562347025954  7.726939300869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373124796  0.671184977441  8.754954285198  5.000187831795  6.583375755672  1.475451728944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006513823  4.775589893871  8.402875012762  2.940718409687  5.278993766131  8.072322441465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396878622  1.058038904023  8.797629181666  4.509631205961  1.151234447012  8.739682272051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332798313  8.171220218788  0.581606913648  7.234405412262  7.003739970504  5.049471024039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283506261  1.906224663816  7.665105072112  7.402391005136  5.679669450275  7.061859261198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499548971  8.807369268601  4.924359301349  0.405211690953  4.590765221970  4.170954209159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268489467  4.916122411699  6.953184826537  4.665778730909  7.940976855807  2.613692311313
Information: The net parasitics of block switch_4port_synth are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 77534672.0
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1 77534672.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1 77534672.0      9141.81       1525         73         30
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        1 77534672.0      9141.81       1525

Compile-fusion command complete                CPU:   234 s (  0.07 hr )  ELAPSE:   152 s (  0.04 hr )  MEM-PEAK:  1329 MB
Compile-fusion command statistics  CPU=30 sec (0.01 hr) ELAPSED=15 sec (0.00 hr) MEM-PEAK=1.298 GB
Information: The net parasitics of block switch_4port_synth are cleared. (TIM-123)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 3 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 12 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     1  1 SQM-1040  WARNING   No cell bus will be mapped to multibit because there is no m... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    15    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     6     5  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     6     5  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    20    16  0 ZRT-763   WARNING   Warning: Cell gen_ports[1].port_inst/fifo_mem_reg[5][5] is p... (MSG-3032)
Information:    16     7  0 PVT-030   WARNING   Warning: Corner Slow:  0 process number, 2 process label, 0 ... (MSG-3032)
Information:    16     7  0 PVT-031   WARNING   Warning: 1522 cells affected for early, 1522 for late. (PVT-... (MSG-3032)
Information:     3     3  0 OPT-200   WARNING   Warning: No tie cell is available for constant fixing. (OPT-... (MSG-3032)
Information:     6     6  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    59    40  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    16     7  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:   166   113  1       12  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 113 error&warning MSGs observed during fusion (MSG-3103)

  Block: switch.dlib:switch_4port_synth.design
  Current State: is mapped; is placed; 
  Events:
        - initial_map                   01/15/26 11:40 -->     0.003 hours
        - logic_opto                    01/15/26 11:40 -->     0.006 hours
        - initial_map                   01/15/26 11:40 -->     0.003 hours
        - logic_opto                    01/15/26 11:40 -->     0.006 hours
        - initial_place                 01/15/26 11:41 -->     0.001 hours
        - initial_drc                   01/15/26 11:41 -->     0.001 hours
        - initial_opto                  01/15/26 11:41 -->     0.010 hours
        - final_place                   01/15/26 11:42 -->     0.003 hours
        - final_opto                    01/15/26 11:42 -->     0.004 hours

1
Information: Ending   'compile_fusion -to final_opto' (FLW-8001)
Information: Time: 2026-01-15 11:42:31 / Session:  00:02:32 / Command:  00:01:45 / CPU:  00:02:51 / Memory: 1329 MB (FLW-8100)
Information: CPU Load: 7%, Ram Free: 817 GB, Swap Free: 31 GB, Work Disk Free: 886 GB, Tmp Disk Free: 33 GB (MSG-3995)
Information: Running auto PG connection. (NDM-099)
1
save_block -as switch/final_opto
Information: Saving 'switch.dlib:switch_4port_synth.design' to 'switch.dlib:switch/final_opto.design'. (DES-028)
1
########################################################################
### Reports
########################################################################
report_timing
Information: The stitching and editing of coupling caps is turned OFF for design 'switch.dlib:switch_4port_synth.design'. (TIM-125)
Information: Design Average RC for design switch_4port_synth  (NEX-011)
Information: r = 1.053743 ohm/um, via_r = 0.461386 ohm/cut, c = 0.071011 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384202 ohm/um, via_r = 0.578659 ohm/cut, c = 0.081863 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'switch_4port_synth'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1620, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1620, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : switch_4port_synth
Version: V-2023.12-SP3
Date   : Thu Jan 15 11:42:31 2026
****************************************

  Startpoint: gen_ports[0].port_inst/rd_ptr_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: grant_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Mode: FUNC
  Corner: Slow
  Scenario: FUNC_Slow
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  gen_ports[0].port_inst/rd_ptr_reg[1]/CLK (SDFFARX1_HVT)
                                                   0.00      0.00 r
  gen_ports[0].port_inst/rd_ptr_reg[1]/Q (SDFFARX1_HVT)
                                                   0.57      0.57 f
  gen_ports[0].port_inst/ctmi_1932/Y (NAND2X0_RVT)
                                                   0.15      0.72 r
  gen_ports[0].port_inst/phfnr_buf_1394/Y (INVX0_RVT)
                                                   0.14      0.86 f
  gen_ports[0].port_inst/ctmi_1941/Y (AND3X4_LVT)
                                                   0.21      1.07 f
  gen_ports[0].port_inst/ctmi_1977/Y (AO22X1_RVT)
                                                   0.18      1.25 f
  gen_ports[0].port_inst/ctmi_1976/Y (AO221X1_RVT)
                                                   0.14      1.39 f
  gen_ports[0].port_inst/ctmi_1975/Y (AO221X1_RVT)
                                                   0.15      1.54 f
  gen_ports[0].port_inst/ctmi_1974/Y (AO221X1_RVT)
                                                   0.16      1.70 f
  gen_ports[0].port_inst/ctmi_1970/Y (OR3X1_RVT)   0.18      1.88 f
  gen_ports[0].port_inst/ctmi_1969/Y (OA221X1_RVT)
                                                   0.33      2.21 f
  ctmi_318/Y (NAND3X0_RVT)                         0.13      2.34 r
  ctmi_317/Y (AND3X4_LVT)                          0.17      2.51 r
  HFSINV_720_1459/Y (INVX2_RVT)                    0.12      2.63 f
  ctmi_334/Y (AO22X1_RVT)                          0.20      2.82 f
  ctmi_329/Y (AO221X1_RVT)                         0.13      2.95 f
  ctmi_328/Y (OA21X1_RVT)                          0.17      3.12 f
  grant_reg[0]/D (SDFFARX1_HVT)                    0.00      3.12 f
  data arrival time                                          3.12

  clock clk (rise edge)                           10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  grant_reg[0]/CLK (SDFFARX1_HVT)                  0.00     10.00 r
  clock uncertainty                               -0.15      9.85
  library setup time                              -0.50      9.35
  data required time                                         9.35
  ------------------------------------------------------------------------
  data required time                                         9.35
  data arrival time                                         -3.12
  ------------------------------------------------------------------------
  slack (MET)                                                6.23


1
report_area
****************************************
Report : area
Design : switch_4port_synth
Version: V-2023.12-SP3
Date   : Thu Jan 15 11:42:31 2026
****************************************

Number of ports:                          475
Number of nets:                          1895
Number of cells:                         1525
Number of combinational cells:            709
Number of sequential cells:               816
Number of macros/black boxes:               0
Number of buf/inv:                        103
Number of references:                      40

Combinational area:                   1876.35
Buf/Inv area:                          243.98
Noncombinational area:                7265.47
Macro/Black Box area:                    0.00

Total cell area:                      9141.81
1
report_power
****************************************
Report : power
        -significant_digits 2
Design : switch_4port_synth
Version: V-2023.12-SP3
Date   : Thu Jan 15 11:42:31 2026
****************************************
Information: Activity propagation will be performed for scenario FUNC_Slow.
Information: Doing activity propagation for mode 'FUNC' and corner 'Slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Mode: FUNC
Corner: Slow
Scenario: FUNC_Slow
Voltage: 0.75
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port D on cell gen_ports[0].port_inst/source_out_reg[3] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.126743 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell internal_data_reg[2][6] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.084934 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell internal_data_reg[1][13] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.081749 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CLK on cell internal_data_reg[1][13] for parameter Tinp. Lowest table value = 0.016000, highest table value = 1.024000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell internal_data_reg[1][13] for parameter Tinp. Lowest table value = 0.016000, highest table value = 1.024000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell internal_data_reg[1][13] for parameter Tinp. Lowest table value = 0.016000, highest table value = 1.024000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CLK on cell internal_data_reg[2][6] for parameter Tinp. Lowest table value = 0.016000, highest table value = 1.024000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CLK on cell gen_ports[0].port_inst/source_out_reg[3] for parameter Tinp. Lowest table value = 0.016000, highest table value = 1.024000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell internal_data_reg[1][13] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell internal_data_reg[2][6] for parameter Tinp. Lowest table value = 0.016000, highest table value = 1.024000, value = 0.000000 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.
Warning: Fall toggles on pin gen_ports[0].port_inst/fifo_mem_reg[10][15]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin gen_ports[0].port_inst/fifo_mem_reg[10][14]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin gen_ports[0].port_inst/fifo_mem_reg[10][13]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin gen_ports[0].port_inst/fifo_mem_reg[10][12]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin gen_ports[0].port_inst/fifo_mem_reg[10][11]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin gen_ports[0].port_inst/fifo_mem_reg[10][10]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin gen_ports[0].port_inst/fifo_mem_reg[10][9]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin gen_ports[0].port_inst/fifo_mem_reg[10][8]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin gen_ports[0].port_inst/fifo_mem_reg[10][7]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin gen_ports[0].port_inst/fifo_mem_reg[10][6]/QN are impossible given input states; converted to rise toggles. (POW-069)
Note - message 'POW-069' limit (10) exceeded. Remainder will be suppressed.

  Cell Internal Power    = 3.06e+07 pW ( 86.5%)
  Net Switching Power    = 4.80e+06 pW ( 13.5%)
Total Dynamic Power      = 3.54e+07 pW (100.0%)

Cell Leakage Power       = 7.75e+07 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             2.04e+07               4.18e+05               3.03e+06               2.39e+07    ( 21.1%)        i
register                  8.22e+06               2.98e+05               4.40e+07               5.25e+07    ( 46.5%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             2.00e+06               4.08e+06               3.05e+07               3.66e+07    ( 32.4%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     3.06e+07 pW            4.80e+06 pW            7.75e+07 pW            1.13e+08 pW
1
########################################################################
### Open GUI to see Layout and Schematic
########################################################################
start_gui
Information: 3087 out of 3097 POW-046 messages were not printed due to limit 10  (MSG-3913)
Information: 219 out of 229 POW-069 messages were not printed due to limit 10  (MSG-3913)
fc_shell> save_block -as switch.dlib:switch_4port_synth.design
Information: Saving block 'switch.dlib:switch_4port_synth.design'
fc_shell> save_block switch.dlib:switch_4port_synth
Information: Saving block 'switch.dlib:switch_4port_synth.design'
fc_shell> report_timing -max_paths 10 > timing_report.txt
fc_shell> report_area > area_report.txt
fc_shell> report_area -hierarchy > area_hierarchy_report.txt
fc_shell> report_power > power_report.txt
fc_shell> report_qor > qor_report.txt
fc_shell> write_verilog switch_4port_netlist.v -hierarchy all
****************************************
Report : Reporting Mismatches
Version: V-2023.12-SP3
Date   : Thu Jan 15 11:53:40 2026
****************************************

==============================
Library : switch.dlib
==============================
Mismatch Type                        Total Count   Repaired  Unrepaired
--------------------------------------------------------------------------------
layer_missing_prefer_direction       1             1         0
1
fc_shell> write_sdf switch.sdf
Information: The command 'write_sdf' cleared the undo history. (UNDO-016)
1
fc_shell> save_block -as switch/final
Information: Saving 'switch.dlib:switch_4port_synth.design' to 'switch.dlib:switch/final.design'. (DES-028)
1
fc_shell> 
Error: No valid objects specified. (LED-006)
