

================================================================
== Vivado HLS Report for 'mat2strm'
================================================================
* Date:           Fri May 24 15:46:28 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_video_block
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.838|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1843201|  1843201|  1843201|  1843201|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  1843200|  1843200|         2|          -|          -|  921600|    no    |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      65|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     171|    -|
|Register         |        -|      -|     114|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     114|     236|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_123_p2                  |     +    |      0|  0|  27|          20|           1|
    |OUT_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUT_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_io             |    and   |      0|  0|   2|           1|           1|
    |OUT_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_fu_118_p2                  |   icmp   |      0|  0|  20|          21|          21|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                |    or    |      0|  0|   2|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  65|          48|          28|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |IN_data_V_blk_n            |   9|          2|    1|          2|
    |OUTPUT_STREAM_TDATA_blk_n  |   9|          2|    1|          2|
    |OUT_V_data_V_1_data_out    |   9|          2|   24|         48|
    |OUT_V_data_V_1_state       |  15|          3|    2|          6|
    |OUT_V_dest_V_1_state       |  15|          3|    2|          6|
    |OUT_V_id_V_1_state         |  15|          3|    2|          6|
    |OUT_V_keep_V_1_state       |  15|          3|    2|          6|
    |OUT_V_last_V_1_state       |  15|          3|    2|          6|
    |OUT_V_strb_V_1_state       |  15|          3|    2|          6|
    |OUT_V_user_V_1_state       |  15|          3|    2|          6|
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |i_reg_103                  |   9|          2|   20|         40|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 171|         35|   62|        140|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |OUT_V_data_V_1_payload_A  |  24|   0|   24|          0|
    |OUT_V_data_V_1_payload_B  |  24|   0|   24|          0|
    |OUT_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |OUT_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |OUT_V_data_V_1_state      |   2|   0|    2|          0|
    |OUT_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |OUT_V_dest_V_1_state      |   2|   0|    2|          0|
    |OUT_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |OUT_V_id_V_1_state        |   2|   0|    2|          0|
    |OUT_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |OUT_V_keep_V_1_state      |   2|   0|    2|          0|
    |OUT_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |OUT_V_last_V_1_state      |   2|   0|    2|          0|
    |OUT_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |OUT_V_strb_V_1_state      |   2|   0|    2|          0|
    |OUT_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |OUT_V_user_V_1_state      |   2|   0|    2|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |i_2_reg_142               |  20|   0|   20|          0|
    |i_reg_103                 |  20|   0|   20|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 114|   0|  114|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   mat2strm   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   mat2strm   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   mat2strm   | return value |
|ap_done               | out |    1| ap_ctrl_hs |   mat2strm   | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |   mat2strm   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   mat2strm   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   mat2strm   | return value |
|IN_size_read          |  in |   21|   ap_none  | IN_size_read |    scalar    |
|IN_data_V_dout        |  in |   17|   ap_fifo  |   IN_data_V  |    pointer   |
|IN_data_V_empty_n     |  in |    1|   ap_fifo  |   IN_data_V  |    pointer   |
|IN_data_V_read        | out |    1|   ap_fifo  |   IN_data_V  |    pointer   |
|OUTPUT_STREAM_TDATA   | out |   24|    axis    | OUT_V_data_V |    pointer   |
|OUTPUT_STREAM_TREADY  |  in |    1|    axis    | OUT_V_data_V |    pointer   |
|OUTPUT_STREAM_TVALID  | out |    1|    axis    | OUT_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDEST   | out |    1|    axis    | OUT_V_dest_V |    pointer   |
|OUTPUT_STREAM_TKEEP   | out |    3|    axis    | OUT_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB   | out |    3|    axis    | OUT_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER   | out |    1|    axis    | OUT_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST   | out |    1|    axis    | OUT_V_last_V |    pointer   |
|OUTPUT_STREAM_TID     | out |    1|    axis    |  OUT_V_id_V  |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

