module MDR (input logic [15:0] Data_to_CPU,
				input logic [15:0] Global_Bus,
				input logic LD_MDR, MIO_EN, Clk,
				output logic Data_out);
				
				logic [15:0] internal_data;
				
				always_ff @ (posedge Clk)
				begin
					if (MIO_EN) begin
						internal_data <= Data_to_CPU;
					end
					else begin
						internal_data <= Global_Bus;
					end
					
					if (LD_MDR) begin
						 Data_out <= internal_data;
					end
					else begin
						Data_out <= Data_out;
					end
				end
				
endmodule
