$date
	Sat Jun 27 18:12:12 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bcd_test $end
$var wire 1 ! CO $end
$var wire 4 " Qg [3:0] $end
$var wire 4 # Qb [3:0] $end
$var reg 1 $ AR $end
$var reg 1 % CE $end
$var reg 1 & CK $end
$scope module bc $end
$var wire 1 $ AR $end
$var wire 1 % CE $end
$var wire 1 & CK $end
$var reg 1 ' CO $end
$var reg 4 ( Q [3:0] $end
$upscope $end
$scope module m $end
$var wire 1 $ AR $end
$var wire 1 % CE $end
$var wire 1 & CK $end
$var wire 1 ! CO $end
$var wire 1 ) nGCK $end
$var wire 4 * Q [3:0] $end
$var wire 1 + GCK $end
$scope module bc $end
$var wire 1 $ AR $end
$var wire 1 % CE $end
$var wire 1 , CK $end
$var reg 1 - CO $end
$var reg 4 . Q [3:0] $end
$upscope $end
$scope module dgl $end
$var wire 1 & CK $end
$var wire 1 % D $end
$var wire 1 / nCr $end
$var reg 1 + Q $end
$var reg 1 ) nQ $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1/
bx .
x-
0,
x+
bx *
x)
bx (
x'
0&
0%
x$
bx #
bx "
x!
$end
#10
0!
0-
0'
x,
1&
#11
0,
1)
0+
#15
1$
#16
b0 #
b0 (
b0 "
b0 *
b0 .
0$
#20
0&
1%
1$
#30
b1 #
b1 (
1&
#31
b1 "
b1 *
b1 .
1,
0)
1+
#40
0,
0&
0%
#50
1,
1&
#51
0,
1)
0+
#60
0&
1%
#70
b10 #
b10 (
1&
#71
b10 "
b10 *
b10 .
1,
0)
1+
#80
0,
0&
#90
b11 "
b11 *
b11 .
b11 #
b11 (
1,
1&
#100
0,
0&
#110
b100 "
b100 *
b100 .
b100 #
b100 (
1,
1&
#120
0,
0&
#130
b101 "
b101 *
b101 .
b101 #
b101 (
1,
1&
#140
0,
0&
#150
b110 "
b110 *
b110 .
b110 #
b110 (
1,
1&
#160
0,
0&
#170
b111 "
b111 *
b111 .
b111 #
b111 (
1,
1&
#180
0,
0&
#190
b1000 "
b1000 *
b1000 .
b1000 #
b1000 (
1,
1&
#200
0,
0&
#210
1-
b1001 "
b1001 *
b1001 .
1!
1'
b1001 #
b1001 (
1,
1&
#215
0%
#220
0,
0&
#230
0-
0!
0'
1,
1&
#231
0,
1)
0+
#235
1%
#240
0&
#250
b0 #
b0 (
1&
#251
b0 "
b0 *
b0 .
1,
0)
1+
#260
0,
0&
#270
b1 "
b1 *
b1 .
b1 #
b1 (
1,
1&
#274
b0 #
b0 (
b0 "
b0 *
b0 .
0$
#275
1$
#280
0,
0&
#290
b1 "
b1 *
b1 .
b1 #
b1 (
1,
1&
#295
