$date
	Sat Oct 22 21:38:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#468047
b10000 !
1"
#468050
b10000 &
b10000 %
1$
#468051
0"
#468054
b1000 &
b1000 %
#468058
b100 &
b100 %
#468062
b10 &
b10 %
#468066
b1 &
b1 %
1#
#468070
b0 &
0#
b0 %
0$
#1470321
b10111 !
1"
#1470322
b10111 &
b10111 %
1$
#1470323
0"
#1470326
b1000110 &
b1000110 %
#1470330
b100011 &
b100011 %
#1470334
b1101010 &
b1101010 %
#1470338
b110101 &
b110101 %
#1470342
b10100000 &
b10100000 %
#1470346
b1010000 &
b1010000 %
#1470350
b101000 &
b101000 %
#1470354
b10100 &
b10100 %
#1470358
b1010 &
b1010 %
#1470362
b101 &
b101 %
#1470366
b10000 &
b10000 %
#1470370
b1000 &
b1000 %
#1470374
b100 &
b100 %
#1470378
b10 &
b10 %
#1470382
b1 &
1#
b1 %
#1470386
b0 &
b0 %
0#
0$
#2402622
b10101 &
b10101 %
1$
b10101 !
1"
#2402623
0"
#2402626
b1000000 &
b1000000 %
#2402630
b100000 &
b100000 %
#2402634
b10000 &
b10000 %
#2402638
b1000 &
b1000 %
#2402642
b100 &
b100 %
#2402646
b10 &
b10 %
#2402650
b1 &
b1 %
1#
#2402654
b0 &
0#
b0 %
0$
#4500012
