#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 21 23:46:51 2022
# Process ID: 54199
# Current directory: /home/tomas/oscilloscope_fpga/xadc/xadc.runs/design_1_xadc_wiz_0_0_synth_1
# Command line: vivado -log design_1_xadc_wiz_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xadc_wiz_0_0.tcl
# Log file: /home/tomas/oscilloscope_fpga/xadc/xadc.runs/design_1_xadc_wiz_0_0_synth_1/design_1_xadc_wiz_0_0.vds
# Journal file: /home/tomas/oscilloscope_fpga/xadc/xadc.runs/design_1_xadc_wiz_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_xadc_wiz_0_0.tcl -notrace
Command: synth_design -top design_1_xadc_wiz_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 54259 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1974.441 ; gain = 200.688 ; free physical = 5399 ; free virtual = 18503
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xadc_wiz_0_0' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_axi_xadc' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:235]
	Parameter C_INSTANCE bound to: design_1_xadc_wiz_0_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_axi_lite_ipif' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000001111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_slave_attachment' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_slave_attachment.vhd:227]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_address_decoder' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized0' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized0' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized1' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized1' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized2' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized2' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized3' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized3' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized4' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized4' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized5' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized5' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized6' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized6' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized7' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized7' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized8' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized8' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized9' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized9' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized10' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized10' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized11' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized11' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized12' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized12' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized13' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized13' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized14' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized14' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized15' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized15' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized16' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized16' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized17' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized17' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized18' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized18' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized19' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized19' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized20' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized20' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized21' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized21' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized22' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized22' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized23' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized23' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized24' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized24' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized25' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b1000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_pselect_f__parameterized25' (1#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_address_decoder' (2#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_slave_attachment.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_slave_attachment' (3#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_axi_lite_ipif' (4#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'design_1_xadc_wiz_0_0_xadc_core_drp' declared at '/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd:141' bound to instance 'AXI_XADC_CORE_I' of component 'design_1_xadc_wiz_0_0_xadc_core_drp' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:689]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_xadc_core_drp' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd:186]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
	Parameter INIT_40 bound to: 16'b0000000000000011 
	Parameter INIT_41 bound to: 16'b0011000110100000 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ZYNQ - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd:969]
WARNING: [Synth 8-6014] Unused sequential element convst_reg_input_reg was removed.  [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd:498]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_xadc_core_drp' (5#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd:186]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_soft_reset' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_soft_reset' (6#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_interrupt_control' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:240]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 544'b0000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_interrupt_control' (7#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_axi_xadc' (8#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:235]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xadc_wiz_0_0' (9#1) [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v:53]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_BE[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_BE[2]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_BE[3]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[2]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[3]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[4]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[5]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[6]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[9]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[11]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[12]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[13]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[14]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[15]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[2]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[3]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[4]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[5]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[6]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[9]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[11]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[12]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[13]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[14]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[15]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port IPIF_Reg_Interrupts[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port IPIF_Reg_Interrupts[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_interrupt_control has unconnected port IPIF_Lvl_Interrupts[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[15]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[16]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[17]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[18]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[19]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[20]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[21]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[22]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[23]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[24]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[25]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[26]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[27]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[2]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[5]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[6]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[7]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[5]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[6]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[7]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Addr[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Addr[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Addr[9]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Addr[10]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[0]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design design_1_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2058.223 ; gain = 284.469 ; free physical = 5422 ; free virtual = 18527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2058.223 ; gain = 284.469 ; free physical = 5421 ; free virtual = 18526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2058.223 ; gain = 284.469 ; free physical = 5421 ; free virtual = 18526
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2061.191 ; gain = 0.000 ; free physical = 5415 ; free virtual = 18520
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'inst'
Parsing XDC File [/home/tomas/oscilloscope_fpga/xadc/xadc.runs/design_1_xadc_wiz_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tomas/oscilloscope_fpga/xadc/xadc.runs/design_1_xadc_wiz_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2215.035 ; gain = 0.000 ; free physical = 5334 ; free virtual = 18439
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2215.035 ; gain = 0.000 ; free physical = 5334 ; free virtual = 18439
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2215.035 ; gain = 441.281 ; free physical = 5407 ; free virtual = 18512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2215.035 ; gain = 441.281 ; free physical = 5407 ; free virtual = 18512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/tomas/oscilloscope_fpga/xadc/xadc.runs/design_1_xadc_wiz_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2215.035 ; gain = 441.281 ; free physical = 5407 ; free virtual = 18512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_xadc_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'design_1_xadc_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2215.035 ; gain = 441.281 ; free physical = 5396 ; free virtual = 18502
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 124   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 53    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module design_1_xadc_wiz_0_0_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 29    
Module design_1_xadc_wiz_0_0_slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module design_1_xadc_wiz_0_0_xadc_core_drp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module design_1_xadc_wiz_0_0_soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_xadc_wiz_0_0_interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
Module design_1_xadc_wiz_0_0_axi_xadc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[15].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly1_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly1_reg' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:638]
INFO: [Synth 8-4471] merging register 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly2_reg' into 'INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[14].GEN_POS_EDGE_DETECT.irpt_dly2_reg' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/design_1_xadc_wiz_0_0_interrupt_control.vhd:639]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_active_high_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/tomas/oscilloscope_fpga/xadc/xadc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:637]
INFO: [Synth 8-3886] merging instance 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[13]' (FDR) to 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[12]' (FDR) to 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[11]' (FDR) to 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[10]' (FDR) to 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[9]' (FDR) to 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[8]' (FDR) to 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[7]' (FDR) to 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[6]' (FDR) to 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[5]' (FDR) to 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[4]' (FDR) to 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[3]' (FDR) to 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[2]' (FDR) to 'inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\INTR_CTRLR_GEN_I.ip2bus_data_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2215.035 ; gain = 441.281 ; free physical = 5379 ; free virtual = 18488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2215.035 ; gain = 441.281 ; free physical = 5252 ; free virtual = 18362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2215.035 ; gain = 441.281 ; free physical = 5246 ; free virtual = 18355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2215.035 ; gain = 441.281 ; free physical = 5247 ; free virtual = 18356
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2215.035 ; gain = 441.281 ; free physical = 5246 ; free virtual = 18355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2215.035 ; gain = 441.281 ; free physical = 5246 ; free virtual = 18355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2215.035 ; gain = 441.281 ; free physical = 5246 ; free virtual = 18355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2215.035 ; gain = 441.281 ; free physical = 5246 ; free virtual = 18355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2215.035 ; gain = 441.281 ; free physical = 5246 ; free virtual = 18355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2215.035 ; gain = 441.281 ; free physical = 5246 ; free virtual = 18355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |    35|
|3     |LUT3 |    25|
|4     |LUT4 |    19|
|5     |LUT5 |    54|
|6     |LUT6 |    61|
|7     |XADC |     1|
|8     |FDRE |   206|
|9     |FDSE |    31|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------------+----------------------------------------+------+
|      |Instance                                   |Module                                  |Cells |
+------+-------------------------------------------+----------------------------------------+------+
|1     |top                                        |                                        |   434|
|2     |  inst                                     |design_1_xadc_wiz_0_0_axi_xadc          |   434|
|3     |    AXI_LITE_IPIF_I                        |design_1_xadc_wiz_0_0_axi_lite_ipif     |   190|
|4     |      I_SLAVE_ATTACHMENT                   |design_1_xadc_wiz_0_0_slave_attachment  |   190|
|5     |        I_DECODER                          |design_1_xadc_wiz_0_0_address_decoder   |   133|
|6     |    AXI_XADC_CORE_I                        |design_1_xadc_wiz_0_0_xadc_core_drp     |    79|
|7     |    \INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I  |design_1_xadc_wiz_0_0_interrupt_control |    96|
|8     |    SOFT_RESET_I                           |design_1_xadc_wiz_0_0_soft_reset        |    36|
+------+-------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2215.035 ; gain = 441.281 ; free physical = 5246 ; free virtual = 18355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2215.035 ; gain = 284.469 ; free physical = 5301 ; free virtual = 18411
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2215.035 ; gain = 441.281 ; free physical = 5302 ; free virtual = 18411
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2215.035 ; gain = 0.000 ; free physical = 5297 ; free virtual = 18407
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2215.035 ; gain = 0.000 ; free physical = 5316 ; free virtual = 18426
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2215.035 ; gain = 668.617 ; free physical = 5451 ; free virtual = 18560
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2215.035 ; gain = 0.000 ; free physical = 5451 ; free virtual = 18560
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/tomas/oscilloscope_fpga/xadc/xadc.runs/design_1_xadc_wiz_0_0_synth_1/design_1_xadc_wiz_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_xadc_wiz_0_0, cache-ID = 983ba4907b786496
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2239.047 ; gain = 0.000 ; free physical = 5452 ; free virtual = 18562
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/tomas/oscilloscope_fpga/xadc/xadc.runs/design_1_xadc_wiz_0_0_synth_1/design_1_xadc_wiz_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xadc_wiz_0_0_utilization_synth.rpt -pb design_1_xadc_wiz_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 21 23:47:41 2022...
