<instructions>
    <!-- 数据处理指令 -->
    <instruction>
        <opcode>adc</opcode>
        <operands>
            <operand>reg1</operand>
            <operand>reg2</operand>
            <operand>reg3</operand>
        </operands>
    </instruction>

    <!-- 添加更多数据处理指令 -->

    <!-- 数据传输指令 -->
    <instruction>
        <opcode>mov</opcode>
        <operands>
            <operand>reg1</operand>
            <operand>reg2</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>mov</opcode>
        <operands>
            <operand>reg1</operand>
            <operand>num0T255</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>ldr</opcode>
        <operands>
            <operand>reg1</operand>
            <operand>stack point</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>str</opcode>
        <operands>
            <operand>reg1</operand>
            <operand>stack point</operand>
        </operands>
    </instruction>

    <!-- 添加更多数据传输指令 -->

    <!-- 逻辑运算指令 -->
    <instruction>
        <opcode>and</opcode>
        <operands>
            <operand>reg1</operand>
            <operand>reg2</operand>
            <operand>reg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>orr</opcode>
        <operands>
            <operand>reg1</operand>
            <operand>reg2</operand>
            <operand>reg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>cmp</opcode>
        <operands>
            <operand>reg1</operand>
            <operand>reg2</operand>
        </operands> 
    </instruction>

    <!-- 添加更多逻辑运算指令 -->

    <!-- 算术运算指令 -->
    <instruction>
        <opcode>add</opcode>
        <operands>
            <operand>reg1</operand>
            <operand>reg2</operand>
            <operand>reg3</operand>
        </operands>
    </instruction>

    <!-- 使用乘法器的指令 -->
    <instruction>
        <opcode>mul</opcode>
        <operands>
            <operand>reg1</operand>
            <operand>reg2</operand>
            <operand>reg3</operand>
        </operands>
    </instruction>

    <!-- 添加更多算术运算指令 -->

    <!-- 浮点指令 -->
    <instruction>
        <opcode>vadd.f</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
            <operand>qreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vadd.d</opcode>
        <operands>
            <operand>dreg1</operand>
            <operand>dreg2</operand>
            <operand>dreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vmul.f</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
            <operand>qreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vmul.d</opcode>
        <operands>
            <operand>dreg1</operand>
            <operand>dreg2</operand>
            <operand>dreg3</operand>
        </operands>
    </instruction>

    <!-- 添加更多浮点指令 -->
    <instruction>
        <opcode>vsub.f</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
            <operand>qreg3</operand>
        </operands>
    </instruction>
    
    <instruction>
        <opcode>vsub.d</opcode>
        <operands>
            <operand>dreg1</operand>
            <operand>dreg2</operand>
            <operand>dreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vdiv.d</opcode>
        <operands>
            <operand>dreg1</operand>
            <operand>dreg2</operand>
            <operand>dreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vcmp.d</opcode>
        <operands>
            <operand>dreg1</operand>
            <operand>dreg2</operand>
        </operands>
    </instruction>

    <!-- 添加更多指令 -->

    <instruction>
        <opcode>vqadd.s64</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
            <operand>qreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vmov</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vmov</opcode>
        <operands>
            <operand>dreg1</operand>
            <operand>dreg2</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vbsl.f</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
            <operand>qreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vbsl.d</opcode>
        <operands>
            <operand>dreg1</operand>
            <operand>dreg2</operand>
            <operand>dreg3</operand>
        </operands>
    </instruction>
    
    <instruction>
        <opcode>vcge.f</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
            <operand>qreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vmax.f</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
            <operand>qreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vaba.u32</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
            <operand>qreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vaba.u32</opcode>
        <operands>
            <operand>dreg1</operand>
            <operand>dreg2</operand>
            <operand>dreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vmlsq.f</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
            <operand>qreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vpmin.f</opcode>
        <operands>
            <operand>dreg1</operand>
            <operand>dreg2</operand>
            <operand>dreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vqrdmulh.s32</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
            <operand>qreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vfma.f</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
            <operand>qreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vfma.d</opcode>
        <operands>
            <operand>dreg1</operand>
            <operand>dreg2</operand>
            <operand>dreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vfnma.d</opcode>
        <operands>
            <operand>dreg1</operand>
            <operand>dreg2</operand>
            <operand>dreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vacgt.f</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
            <operand>qreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vrecpe.f</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vrsqrts.f</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
            <operand>qreg3</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vcvt.s32.f32</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
            <operand>num1T32</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vcvt.f32.s32</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
            <operand>num1T32</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vrev64.8</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vrev64.16</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vrev64.32</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vzip.8</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vzip.16</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vuzp.8</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vuzp.16</opcode>
        <operands>
            <operand>qreg1</operand>
            <operand>qreg2</operand>
        </operands>
    </instruction>
    
    <instruction>
        <opcode>vsqrt.d</opcode>
        <operands>
            <operand>dreg1</operand>
            <operand>dreg2</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vstmia.64 r13, {d0-d15}</opcode>
        <operands>
            <operand>nop</operand>
        </operands>
    </instruction>

    <instruction>
        <opcode>vldmia.64 r13, {d0-d15}</opcode>
        <operands>
            <operand>nop</operand>
        </operands>
    </instruction>

</instructions>
