<h2 align="center">Hi there ğŸ‘‹ I'm Jinkyu Lee</h2>


## About Me
I'm a second-year **Electronic Engineering** student at the University of Southampton, passionate about FPGA development, from RTL coding to hardware implementation. 

## ğŸš€Interests
- FPGA design and digital logic optimization
- RTL simulation and waveform analysis
- Implementing and testing designs on hardware boards
  
## ğŸ› What I Work With
![Static Badge](https://img.shields.io/badge/Verilog-blue)
![Static Badge](https://img.shields.io/badge/SystemVerilog-inactive) 
![Static Badge](https://img.shields.io/badge/C-purple)
![Static Badge](https://img.shields.io/badge/GTKWave-grey) 
![Static Badge](https://img.shields.io/badge/ModelSim-yellow)
![Static Badge](https://img.shields.io/badge/Vivado-green)
![Static Badge](https://img.shields.io/badge/Xilinx%20Artix--7-orange)

![JinELEC](https://github-readme-stats.vercel.app/api?username=JinELEC&show_icons=true&theme=graywhite)

![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=JinELEC&layout=compact&theme=graywhite)

## ğŸŒConnect with me
[![Static Badge](https://img.shields.io/badge/Linkedin-blue)](https://www.linkedin.com/in/jinkyu-lee-a8541124a)


