#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Sep 24 14:06:50 2020
# Process ID: 5636
# Current directory: C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.runs/synth_1
# Command line: vivado.exe -log m18VGCOVER.vds -mode batch -messageDb vivado.pb -notrace -source m18VGCOVER.tcl
# Log file: C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.runs/synth_1/m18VGCOVER.vds
# Journal file: C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source m18VGCOVER.tcl -notrace
Command: synth_design -top m18VGCOVER -part xc7k160tffv676-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 272.676 ; gain = 65.824
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'm18VGCOVER' [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/minfinderCover.v:23]
INFO: [Synth 8-638] synthesizing module 'm18VG' [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/m18VG.v:23]
INFO: [Synth 8-638] synthesizing module 'm16VG' [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/m16VG.v:23]
INFO: [Synth 8-638] synthesizing module 'm8VG' [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/m8VG.v:23]
INFO: [Synth 8-638] synthesizing module 'm4VG' [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/m4VG.v:23]
INFO: [Synth 8-638] synthesizing module 'm2VG' [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/m2VG.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2VG' (1#1) [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/m2VG.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4VG' (2#1) [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/m4VG.v:23]
INFO: [Synth 8-256] done synthesizing module 'm8VG' (3#1) [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/m8VG.v:23]
INFO: [Synth 8-256] done synthesizing module 'm16VG' (4#1) [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/m16VG.v:23]
INFO: [Synth 8-256] done synthesizing module 'm18VG' (5#1) [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/m18VG.v:23]
WARNING: [Synth 8-3848] Net x16 in module/entity m18VGCOVER does not have driver. [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/minfinderCover.v:34]
WARNING: [Synth 8-3848] Net x17 in module/entity m18VGCOVER does not have driver. [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/minfinderCover.v:34]
INFO: [Synth 8-256] done synthesizing module 'm18VGCOVER' (6#1) [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/minfinderCover.v:23]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x16_s[4]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x16_s[3]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x16_s[2]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x16_s[1]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x16_s[0]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x17_s[4]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x17_s[3]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x17_s[2]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x17_s[1]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x17_s[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 309.949 ; gain = 103.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin g1:x16[4] to constant 0 [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/minfinderCover.v:88]
WARNING: [Synth 8-3295] tying undriven pin g1:x16[3] to constant 0 [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/minfinderCover.v:88]
WARNING: [Synth 8-3295] tying undriven pin g1:x16[2] to constant 0 [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/minfinderCover.v:88]
WARNING: [Synth 8-3295] tying undriven pin g1:x16[1] to constant 0 [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/minfinderCover.v:88]
WARNING: [Synth 8-3295] tying undriven pin g1:x16[0] to constant 0 [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/minfinderCover.v:88]
WARNING: [Synth 8-3295] tying undriven pin g1:x17[4] to constant 0 [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/minfinderCover.v:88]
WARNING: [Synth 8-3295] tying undriven pin g1:x17[3] to constant 0 [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/minfinderCover.v:88]
WARNING: [Synth 8-3295] tying undriven pin g1:x17[2] to constant 0 [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/minfinderCover.v:88]
WARNING: [Synth 8-3295] tying undriven pin g1:x17[1] to constant 0 [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/minfinderCover.v:88]
WARNING: [Synth 8-3295] tying undriven pin g1:x17[0] to constant 0 [C:/Users/sayed/Desktop/Programing/major project/major-project-/minfinder/minfinder.srcs/sources_1/new/minfinderCover.v:88]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 309.949 ; gain = 103.098
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sayed/Desktop/Documents and downloads/design_constr.xdc]
Finished Parsing XDC File [C:/Users/sayed/Desktop/Documents and downloads/design_constr.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 625.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 625.195 ; gain = 418.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 625.195 ; gain = 418.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 625.195 ; gain = 418.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 625.195 ; gain = 418.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 19    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 50    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module m18VGCOVER 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 19    
Module m2VG 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module m4VG 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module m8VG 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
Module m16VG 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module m18VG 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 625.195 ; gain = 418.344
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x16_s[4]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x16_s[3]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x16_s[2]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x16_s[1]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x16_s[0]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x17_s[4]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x17_s[3]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x17_s[2]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x17_s[1]
WARNING: [Synth 8-3331] design m18VGCOVER has unconnected port x17_s[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 625.195 ; gain = 418.344
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 625.195 ; gain = 418.344

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'min2_s_reg[0]' (FDR) to 'min2_s_reg[1]'
INFO: [Synth 8-3886] merging instance 'min2_s_reg[1]' (FDR) to 'min2_s_reg[2]'
INFO: [Synth 8-3886] merging instance 'min2_s_reg[2]' (FDR) to 'min2_s_reg[3]'
INFO: [Synth 8-3886] merging instance 'min2_s_reg[3]' (FDR) to 'min2_s_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\min2_s_reg[4] )
WARNING: [Synth 8-3332] Sequential element (min2_s_reg[4]) is unused and will be removed from module m18VGCOVER.
WARNING: [Synth 8-3332] Sequential element (min2_s_reg[3]) is unused and will be removed from module m18VGCOVER.
WARNING: [Synth 8-3332] Sequential element (min2_s_reg[2]) is unused and will be removed from module m18VGCOVER.
WARNING: [Synth 8-3332] Sequential element (min2_s_reg[1]) is unused and will be removed from module m18VGCOVER.
WARNING: [Synth 8-3332] Sequential element (min2_s_reg[0]) is unused and will be removed from module m18VGCOVER.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 625.195 ; gain = 418.344
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 625.195 ; gain = 418.344

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 625.195 ; gain = 418.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 625.195 ; gain = 418.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'min1_s_reg[0]' (FDR) to 'min1_s_reg[4]'
INFO: [Synth 8-3886] merging instance 'min1_s_reg[1]' (FDR) to 'min1_s_reg[4]'
INFO: [Synth 8-3886] merging instance 'min1_s_reg[2]' (FDR) to 'min1_s_reg[4]'
INFO: [Synth 8-3886] merging instance 'min1_s_reg[3]' (FDR) to 'min1_s_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\min1_s_reg[4] )
WARNING: [Synth 8-3332] Sequential element (min1_s_reg[4]) is unused and will be removed from module m18VGCOVER.
WARNING: [Synth 8-3332] Sequential element (min1_s_reg[3]) is unused and will be removed from module m18VGCOVER.
WARNING: [Synth 8-3332] Sequential element (min1_s_reg[2]) is unused and will be removed from module m18VGCOVER.
WARNING: [Synth 8-3332] Sequential element (min1_s_reg[1]) is unused and will be removed from module m18VGCOVER.
WARNING: [Synth 8-3332] Sequential element (min1_s_reg[0]) is unused and will be removed from module m18VGCOVER.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 625.195 ; gain = 418.344
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 625.195 ; gain = 418.344

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 625.195 ; gain = 418.344
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 625.195 ; gain = 418.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 625.195 ; gain = 418.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 625.195 ; gain = 418.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    30|
|3     |LUT4 |    30|
|4     |LUT5 |     1|
|5     |LUT6 |   105|
|6     |FDRE |    85|
|7     |IBUF |    82|
|8     |OBUF |    15|
+------+-----+------+

Report Instance Areas: 
+------+-------------+--------+------+
|      |Instance     |Module  |Cells |
+------+-------------+--------+------+
|1     |top          |        |   349|
|2     |  g1         |m18VG   |   166|
|3     |    m1       |m16VG   |   161|
|4     |      m1     |m8VG__1 |    74|
|5     |        m1   |m4VG__3 |    31|
|6     |          m1 |m2VG__8 |    10|
|7     |          m2 |m2VG__7 |    10|
|8     |        m2   |m4VG__2 |    31|
|9     |          m1 |m2VG__6 |    10|
|10    |          m2 |m2VG__5 |    10|
|11    |      m2     |m8VG    |    74|
|12    |        m1   |m4VG__1 |    31|
|13    |          m1 |m2VG__4 |    10|
|14    |          m2 |m2VG__3 |    10|
|15    |        m2   |m4VG    |    31|
|16    |          m1 |m2VG__1 |    10|
|17    |          m2 |m2VG__2 |    10|
+------+-------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 625.195 ; gain = 418.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 625.195 ; gain = 103.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 625.195 ; gain = 418.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 625.195 ; gain = 418.344
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 625.195 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep 24 14:07:39 2020...
