[2025-09-18 09:34:23] START suite=qualcomm_srv trace=srv160_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv160_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2991027 heartbeat IPC: 3.343 cumulative IPC: 3.343 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5697693 cumulative IPC: 3.51 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5697693 cumulative IPC: 3.51 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5697694 heartbeat IPC: 3.695 cumulative IPC: 5 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13651915 heartbeat IPC: 1.257 cumulative IPC: 1.257 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 22223232 heartbeat IPC: 1.167 cumulative IPC: 1.21 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000016 cycles: 29486293 heartbeat IPC: 1.377 cumulative IPC: 1.261 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 60000019 cycles: 37681687 heartbeat IPC: 1.22 cumulative IPC: 1.251 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 70000020 cycles: 45080777 heartbeat IPC: 1.352 cumulative IPC: 1.27 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 52677784 heartbeat IPC: 1.316 cumulative IPC: 1.277 (Simulation time: 00 hr 07 min 57 sec)
Heartbeat CPU 0 instructions: 90000023 cycles: 60616306 heartbeat IPC: 1.26 cumulative IPC: 1.275 (Simulation time: 00 hr 09 min 00 sec)
Heartbeat CPU 0 instructions: 100000027 cycles: 68102598 heartbeat IPC: 1.336 cumulative IPC: 1.282 (Simulation time: 00 hr 10 min 01 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv160_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000031 cycles: 75681911 heartbeat IPC: 1.319 cumulative IPC: 1.286 (Simulation time: 00 hr 11 min 06 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 76823742 cumulative IPC: 1.302 (Simulation time: 00 hr 12 min 11 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 76823742 cumulative IPC: 1.302 (Simulation time: 00 hr 12 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv160_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.302 instructions: 100000000 cycles: 76823742
CPU 0 Branch Prediction Accuracy: 95.58% MPKI: 7.281 Average ROB Occupancy at Mispredict: 67.97
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06032
BRANCH_INDIRECT: 0.1068
BRANCH_CONDITIONAL: 6.893
BRANCH_DIRECT_CALL: 0.09312
BRANCH_INDIRECT_CALL: 0.02264
BRANCH_RETURN: 0.1055


====Backend Stall Breakdown====
ROB_STALL: 6731665
LQ_STALL: 178
SQ_STALL: 2129811


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 449.38788
REPLAY_LOAD: 131.7305
NON_REPLAY_LOAD: 26.043472

== Total ==
ADDR_TRANS: 1829458
REPLAY_LOAD: 611493
NON_REPLAY_LOAD: 4290714

== Counts ==
ADDR_TRANS: 4071
REPLAY_LOAD: 4642
NON_REPLAY_LOAD: 164752

cpu0->cpu0_STLB TOTAL        ACCESS:     778919 HIT:     720401 MISS:      58518 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     778919 HIT:     720401 MISS:      58518 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 307.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2607864 HIT:    1592938 MISS:    1014926 MSHR_MERGE:      33465
cpu0->cpu0_L2C LOAD         ACCESS:    1460300 HIT:     914587 MISS:     545713 MSHR_MERGE:       3339
cpu0->cpu0_L2C RFO          ACCESS:     195148 HIT:      41693 MISS:     153455 MSHR_MERGE:         16
cpu0->cpu0_L2C PREFETCH     ACCESS:     422638 HIT:     219718 MISS:     202920 MSHR_MERGE:      30110
cpu0->cpu0_L2C WRITE        ACCESS:     412012 HIT:     411265 MISS:        747 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     117766 HIT:       5675 MISS:     112091 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     285351 ISSUED:     254699 USEFUL:      65586 USELESS:      15467
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 97.02 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12953974 HIT:   11561070 MISS:    1392904 MSHR_MERGE:     427008
cpu0->cpu0_L1I LOAD         ACCESS:   12953974 HIT:   11561070 MISS:    1392904 MSHR_MERGE:     427008
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 27.17 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24968330 HIT:   22862273 MISS:    2106057 MSHR_MERGE:    1130706
cpu0->cpu0_L1D LOAD         ACCESS:   13584296 HIT:   12727902 MISS:     856394 MSHR_MERGE:     361986
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     741672 HIT:     535691 MISS:     205981 MSHR_MERGE:      37973
cpu0->cpu0_L1D WRITE        ACCESS:   10510268 HIT:    9585186 MISS:     925082 MSHR_MERGE:     729913
cpu0->cpu0_L1D TRANSLATION  ACCESS:     132094 HIT:      13494 MISS:     118600 MSHR_MERGE:        834
cpu0->cpu0_L1D PREFETCH REQUESTED:    1213668 ISSUED:     741680 USEFUL:     133716 USELESS:      30845
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 90.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10512268 HIT:   10091717 MISS:     420551 MSHR_MERGE:     230471
cpu0->cpu0_ITLB LOAD         ACCESS:   10512268 HIT:   10091717 MISS:     420551 MSHR_MERGE:     230471
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 22.21 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22851058 HIT:   22024291 MISS:     826767 MSHR_MERGE:     237928
cpu0->cpu0_DTLB LOAD         ACCESS:   22851058 HIT:   22024291 MISS:     826767 MSHR_MERGE:     237928
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 29.71 cycles
cpu0->LLC TOTAL        ACCESS:    1313819 HIT:     715621 MISS:     598198 MSHR_MERGE:         29
cpu0->LLC LOAD         ACCESS:     542374 HIT:     299768 MISS:     242606 MSHR_MERGE:          8
cpu0->LLC RFO          ACCESS:     153436 HIT:      13527 MISS:     139909 MSHR_MERGE:          1
cpu0->LLC PREFETCH     ACCESS:     172808 HIT:      33305 MISS:     139503 MSHR_MERGE:         20
cpu0->LLC WRITE        ACCESS:     333110 HIT:     332923 MISS:        187 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     112091 HIT:      36098 MISS:      75993 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 120.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      46398
  ROW_BUFFER_MISS:     551543
  AVG DBUS CONGESTED CYCLE: 6.075
Channel 0 WQ ROW_BUFFER_HIT:      55248
  ROW_BUFFER_MISS:     244259
  FULL:          0
Channel 0 REFRESHES ISSUED:       6402

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       541629        44422        27360        13637
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          143          632         6881        13369
  STLB miss resolved @ L2C                0          197          560         3741         4715
  STLB miss resolved @ LLC                0          211         1046        16836        10251
  STLB miss resolved @ MEM                0          194         1999        16247        46803

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194704        11514       119157        28365         7216
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           56          181         2385         2241
  STLB miss resolved @ L2C                0           15          156          868          602
  STLB miss resolved @ LLC                1           66          383        10289         3746
  STLB miss resolved @ MEM                2           59          516        10106        12361
[2025-09-18 09:46:35] END   suite=qualcomm_srv trace=srv160_ap (rc=0)
