#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.18363
#Hostname: DESKTOP-FPVEJ74
Generated by Fabric Compiler (version 2020.3 build 62942) at Thu May 12 19:17:26 2022
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/top.v(line number: 4)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v(line number: 1)] Analyzing module aq_axi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v(line number: 3)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v(line number: 3)] Analyzing module cmos_write_req_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v(line number: 3)] Analyzing module frame_fifo_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v(line number: 3)] Analyzing module frame_fifo_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_read_write.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/frame_read_write.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 3)] Analyzing module frame_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/frame_read_write.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v(line number: 3)] Analyzing module lut_ov5640_rgb565_1024_768 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v(line number: 3)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v(line number: 4)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v successfully.
W: Public-4030: File 'F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_defines.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v(line number: 3)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_rx.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Uart/uart_rx.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Uart/uart_rx.v(line number: 3)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_rx.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Uart/uart_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Uart/uart_top.v(line number: 3)] Analyzing module uart_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_tx.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Uart/uart_tx.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Uart/uart_tx.v(line number: 3)] Analyzing module uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_tx.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/mult_add.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/mult_add.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/mult_add.v(line number: 3)] Analyzing module mult_add (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/mult_add.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v(line number: 3)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v(line number: 3)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v(line number: 4)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v successfully.
W: Public-4030: File 'F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_define.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_define.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_define.v
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_define.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v(line number: 3)] Analyzing module video_timing_data (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/key.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/key.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/key.v(line number: 4)] Analyzing module key (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/key.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/key_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/key_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/key_top.v(line number: 4)] Analyzing module key_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/key_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v(line number: 3)] Analyzing module relu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/ReLU/relu.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v(line number: 3)] Analyzing module relu_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/ReLU/relu_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/Linear/linear.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/Linear/linear.v
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/Linear/linear.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v(line number: 3)] Analyzing module linear_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/Linear/linear_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v(line number: 3)] Analyzing module mobilenet_invers (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/mobilenet_invres.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v(line number: 3)] Analyzing module mobilenet_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/mobilenet_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_aft.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_aft.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_aft.v(line number: 3)] Analyzing module yolo_aft (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_aft.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v(line number: 3)] Analyzing module yolo_cbl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_CBL.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v(line number: 3)] Analyzing module yolo_mobilenet (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_mobilenet.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v(line number: 3)] Analyzing module yolo_pre (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_pre.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/yolo_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 3)] Analyzing module yolo_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/yolo_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v(line number: 3)] Analyzing module sd_card_cmd (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v(line number: 3)] Analyzing module sd_card_sec_read_write (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v(line number: 165)] Analyzing module sd_card_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v(line number: 3)] Analyzing module spi_master (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v(line number: 3)] Analyzing module ax_debounce (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/pt_read.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/pt_read.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/pt_read.v(line number: 3)] Analyzing module pt_read (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/pt_read.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v(line number: 3)] Analyzing module sd_card_weight (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v(line number: 1)] Analyzing module conv_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_buffer.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v(line number: 1)] Analyzing module conv_search (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_search.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v(line number: 1)] Analyzing module conv_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/temp/conv_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_decode.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Uart/uart_decode.v
W: Public-4030: File 'F:/pds_project/ConvKing/source/Uart/fruit_defines.v' has been added. It is skipped.
I: Verilog-0002: [F:/pds_project/ConvKing/source/Uart/uart_decode.v(line number: 4)] Analyzing module uart_decode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Uart/uart_decode.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_dic.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/knn_dic.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/knn_dic.v(line number: 1)] Analyzing module knn_dic (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_dic.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_distance.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/knn_distance.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/knn_distance.v(line number: 1)] Analyzing module knn_distance (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_distance.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_img.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/knn_img.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/knn_img.v(line number: 1)] Analyzing module knn_img (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_img.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_result.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/knn_result.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/knn_result.v(line number: 1)] Analyzing module knn_result (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_result.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/knn_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/knn_top.v(line number: 1)] Analyzing module knn_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/knn_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/color_det_top.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/color_det_top.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/color_det_top.v(line number: 1)] Analyzing module color_det_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/color_det_top.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/rgb2hsv.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/rgb2hsv.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/rgb2hsv.v(line number: 1)] Analyzing module rgb2hsv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/rgb2hsv.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/hsv2rgb.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/hsv2rgb.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/hsv2rgb.v(line number: 1)] Analyzing module hsv2rgb (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/hsv2rgb.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/histogram.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/source/Accelerator/KNN/histogram.v
I: Verilog-0002: [F:/pds_project/ConvKing/source/Accelerator/KNN/histogram.v(line number: 1)] Analyzing module histogram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/source/Accelerator/KNN/histogram.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v(line number: 17)] Analyzing module ips_dbc_data_capture_mem_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v(line number: 5)] Analyzing module JtagCore (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/mult_add_gen/mult_add_gen.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/mult_add_gen/mult_add_gen.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/mult_add_gen/mult_add_gen.v(line number: 19)] Analyzing module mult_add_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/mult_add_gen/mult_add_gen.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v(line number: 14)] Analyzing module ips_dbc_cfg_reg_file_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_32i_8o_64depth (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_fifo_v1_5_afifo_32i_8o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_fifo_v1_5_afifo_8i_32o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_fifo_v1_5_afifo_8i_32o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_fifo_v1_5_afifo_8i_32o_64depth.v(line number: 25)] Analyzing module ipml_fifo_v1_5_afifo_8i_32o_64depth (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_fifo_v1_5_afifo_8i_32o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_output_v1_2.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_output_v1_2.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_output_v1_2.v(line number: 16)] Analyzing module ips_dbc_trigger_output_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_output_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Analyzing module afifo_64i_16o_128 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Analyzing module afifo_16i_64o_512 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v(line number: 18)] Analyzing module afifo_32i_8o_64depth (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/afifo_32i_8o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/afifo_8i_32o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/afifo_8i_32o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/afifo_8i_32o_64depth.v(line number: 18)] Analyzing module afifo_8i_32o_64depth (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/afifo_8i_32o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_g/histogram_ram_g.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/histogram_ram_g/histogram_ram_g.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/histogram_ram_g.v(line number: 18)] Analyzing module histogram_ram_g (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_g/histogram_ram_g.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_b/histogram_ram_b.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/histogram_ram_b/histogram_ram_b.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/histogram_ram_b.v(line number: 18)] Analyzing module histogram_ram_b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_b/histogram_ram_b.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_r/histogram_ram_r.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/histogram_ram_r/histogram_ram_r.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/histogram_ram_r.v(line number: 18)] Analyzing module histogram_ram_r (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_r/histogram_ram_r.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 20)] Analyzing module video_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_qualification_v1_2.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_qualification_v1_2.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_qualification_v1_2.v(line number: 17)] Analyzing module ips_dbc_storage_qualification_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_qualification_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v(line number: 15)] Analyzing module ips_dbc_rd_addr_gen_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v(line number: 18)] Analyzing module ips_dbc_hub_decode_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v(line number: 14)] Analyzing module ips_jtag_hub_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 17)] Analyzing module ips_dbc_trigger_condition_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 13)] Analyzing module ips_dbc_compare_256b_v1_0 (library work)
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Analyzing module subtract_16b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 18)] Analyzing module ips_dbc_trig_unit_v1_3 (library work)
W: Verilog-2018: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 780)] The value type of attribute syn_allow_retiming is illegal, ignore the attribute
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 5)] Analyzing module DebugCore (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 17)] Analyzing module ips_dbc_storage_condition_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 21)] Analyzing module ddr3_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v(line number: 18)] Analyzing module ipml_multadd_v1_1_mult_add_gen (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v(line number: 143)] System task enable $display ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v(line number: 140)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/mult_add_gen/rtl/ipml_multadd_v1_1_mult_add_gen.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 19)] Analyzing module ipml_dpram_v1_5_histogram_ram_r (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 243)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 244)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 247)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 251)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 255)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 259)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 263)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 264)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 267)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 268)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 271)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 272)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 275)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 276)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 279)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 280)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 283)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 284)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 287)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 288)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 291)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 292)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 295)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 296)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 299)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 300)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 303)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 304)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 307)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 308)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 317)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 322)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 326)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 355)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 356)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 359)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 360)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v(line number: 240)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_r/rtl/ipml_dpram_v1_5_histogram_ram_r.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 19)] Analyzing module ipml_dpram_v1_5_histogram_ram_g (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 243)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 244)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 247)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 251)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 255)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 259)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 263)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 264)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 267)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 268)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 271)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 272)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 275)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 276)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 279)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 280)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 283)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 284)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 287)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 288)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 291)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 292)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 295)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 296)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 299)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 300)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 303)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 304)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 307)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 308)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 317)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 322)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 326)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 355)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 356)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 359)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 360)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v(line number: 240)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_g/rtl/ipml_dpram_v1_5_histogram_ram_g.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 19)] Analyzing module ipml_dpram_v1_5_histogram_ram_b (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 243)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 244)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 247)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 251)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 255)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 259)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 263)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 264)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 267)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 268)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 271)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 272)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 275)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 276)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 279)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 280)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 283)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 284)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 287)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 288)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 291)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 292)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 295)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 296)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 299)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 300)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 303)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 304)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 307)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 308)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 313)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 317)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 321)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 322)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 325)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 326)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 329)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 333)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 334)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 337)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 338)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 341)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 342)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 345)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 346)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 349)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 350)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 355)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 356)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 359)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 360)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 365)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 366)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v(line number: 240)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/histogram_ram_b/rtl/ipml_dpram_v1_5_histogram_ram_b.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_16i_64o_512 (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_64i_16o_128 (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_32i_8o_64depth (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_32i_8o_64depth/rtl/ipml_sdpram_v1_5_afifo_32i_8o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 20)] Analyzing module ipml_sdpram_v1_5_afifo_8i_32o_64depth (library work)
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 308)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 309)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 312)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 316)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 320)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 324)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 328)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 329)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 332)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 333)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 336)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 337)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 340)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 341)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 344)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 345)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 348)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 349)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 352)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 353)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 356)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 357)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 360)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 361)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 364)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 365)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 368)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 369)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 373)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 374)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 377)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 378)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 382)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 383)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 386)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 387)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 390)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 391)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 394)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 395)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 398)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 399)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 404)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 405)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 408)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 409)] System task enable $finish ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 414)] System task enable $display ignored for synthesis
W: Verilog-2008: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 415)] System task enable $finish ignored for synthesis
W: Verilog-2010: [F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v(line number: 306)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/afifo_8i_32o_64depth/rtl/ipml_sdpram_v1_5_afifo_8i_32o_64depth.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v
I: Verilog-0001: Analyzing file F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v
I: Verilog-0002: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 20)] Analyzing module ips_dbc_debug_core_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {F:/pds_project/ConvKing} F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v successfully.
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [F:/pds_project/ConvKing/source/top.v(line number: 4)] Elaborating module top
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 20)] Elaborating module video_pll
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 122)] Net clkfb in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 125)] Net pfden in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 126)] Net clkout0_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 127)] Net clkout0_2pad_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 128)] Net clkout1_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 129)] Net clkout2_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 130)] Net clkout3_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 131)] Net clkout4_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 132)] Net clkout5_gate in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 133)] Net dyn_idiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 134)] Net dyn_odiv0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 135)] Net dyn_odiv1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 136)] Net dyn_odiv2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 137)] Net dyn_odiv3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 138)] Net dyn_odiv4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 139)] Net dyn_fdiv in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 140)] Net dyn_duty0 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 141)] Net dyn_duty1 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 142)] Net dyn_duty2 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 143)] Net dyn_duty3 in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 144)] Net dyn_duty4 in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 145)] Net dyn_phase0[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 146)] Net dyn_phase1[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 147)] Net dyn_phase2[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 148)] Net dyn_phase3[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[0] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[1] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[2] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[3] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[4] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[5] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[6] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[7] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[8] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[9] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[10] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[11] in module video_pll does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 149)] Net dyn_phase4[12] in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 153)] Net icp_base in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 154)] Net icp_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 155)] Net lpfres_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 156)] Net cripple_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 157)] Net phase_sel in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 158)] Net phase_dir in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 159)] Net phase_step_n in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 160)] Net load_phase in module video_pll does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/video_pll/video_pll.v(line number: 161)] Net dyn_mdiv in module video_pll does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/key_top.v(line number: 4)] Elaborating module key_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/key.v(line number: 4)] Elaborating module key
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/key.v(line number: 4)] Elaborating module key
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 148)] Width mismatch between port led_indicate_o and signal bound to it for instantiated module key_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v(line number: 3)] Elaborating module sd_card_weight
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/ax_debounce.v(line number: 3)] Elaborating module ax_debounce
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/pt_read.v(line number: 3)] Elaborating module pt_read
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_top.v(line number: 165)] Elaborating module sd_card_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v(line number: 3)] Elaborating module sd_card_sec_read_write
W: Verilog-2021: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v(line number: 41)] Net read_data in module sd_card_sec_read_write does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_sec_read_write.v(line number: 42)] Net timer in module sd_card_sec_read_write does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/sd_card_cmd.v(line number: 3)] Elaborating module sd_card_cmd
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Sdcard/spi_master.v(line number: 3)] Elaborating module spi_master
W: Verilog-2023: [F:/pds_project/ConvKing/source/Peripheral/sd_card_weight.v(line number: 64)] Give initial value 0 for the no drive pin sd_sec_write_data in module instance
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v(line number: 3)] Elaborating module i2c_config
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_top.v(line number: 3)] Elaborating module i2c_master_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_byte_ctrl.v(line number: 4)] Elaborating module i2c_master_byte_ctrl
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Elaborating module i2c_master_bit_ctrl
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
W: Directive full_case is effective
W: Directive full_case is effective
W: Verilog-2036: [F:/pds_project/ConvKing/source/Camera/i2c_master/i2c_config.v(line number: 103)] Net i2c_read_req connected to input port of module instance has no driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/lut_ov5640_rgb565_1024_768.v(line number: 3)] Elaborating module lut_ov5640_rgb565_1024_768
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/cmos_8_16bit.v(line number: 3)] Elaborating module cmos_8_16bit
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/cmos_write_req_gen.v(line number: 3)] Elaborating module cmos_write_req_gen
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/video_timing_data.v(line number: 3)] Elaborating module video_timing_data
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v(line number: 4)] Elaborating module color_bar
W: Verilog-2021: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/color_bar.v(line number: 145)] Net active_y in module color_bar does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Accelerator/yolo_top.v(line number: 3)] Elaborating module yolo_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Accelerator/KNN/color_det_top.v(line number: 1)] Elaborating module color_det_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Accelerator/KNN/rgb2hsv.v(line number: 1)] Elaborating module rgb2hsv
W: Verilog-2021: [F:/pds_project/ConvKing/source/Accelerator/KNN/color_det_top.v(line number: 23)] Net img_done in module color_det_top does not have a driver, tie it to 0
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 368)] Width mismatch between port rgb_i and signal bound to it for instantiated module color_det_top
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v(line number: 3)] Elaborating module dvi_encoder
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v(line number: 3)] Elaborating module encode
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v(line number: 3)] Elaborating module encode
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/encode.v(line number: 3)] Elaborating module encode
I: Verilog-0003: [F:/pds_project/ConvKing/source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT
I: Verilog-0003: [F:/pds_project/ConvKing/source/Uart/uart_decode.v(line number: 4)] Elaborating module uart_decode
I: Verilog-0003: [F:/pds_project/ConvKing/source/Uart/uart_rx.v(line number: 3)] Elaborating module uart_rx
I: Verilog-0003: [F:/pds_project/ConvKing/source/Uart/uart_tx.v(line number: 3)] Elaborating module uart_tx
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 3)] Elaborating module frame_read_write
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 18)] Elaborating module afifo_16i_64o_512
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v(line number: 25)] Elaborating module ipml_fifo_v1_5_afifo_16i_64o_512
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_afifo_16i_64o_512
W: Verilog-2039: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 482)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 483)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 676)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 677)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 678)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 679)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 679)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 680)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 680)] Case condition never applies
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 571)] Net gen_j_wd in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[9] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[10] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[11] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[12] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[13] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[14] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[15] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[16] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[26] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[27] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[28] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[29] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[30] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[31] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[32] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[33] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[34] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 767)] Net DA_bus[35] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[26] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 768)] Net DB_bus[35] in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_afifo_16i_64o_512 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 120)] Net wr_byte_en in module afifo_16i_64o_512 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v(line number: 128)] Net rd_oce in module afifo_16i_64o_512 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/frame_fifo_write.v(line number: 3)] Elaborating module frame_fifo_write
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 18)] Elaborating module afifo_64i_16o_128
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v(line number: 25)] Elaborating module ipml_fifo_v1_5_afifo_64i_16o_128
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 20)] Elaborating module ipml_sdpram_v1_5_afifo_64i_16o_128
W: Verilog-2039: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 481)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 482)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 483)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 484)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 485)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 676)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 677)] Case condition never applies
W: Verilog-2038: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 678)] Case condition never applies
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[8] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[17] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[26] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 767)] Net DA_bus[35] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[8] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[17] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[26] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 768)] Net DB_bus[35] in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 1084)] Net cs_rd in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 1098)] Net gen_i_rd in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v(line number: 1098)] Net gen_j_rd in module ipml_sdpram_v1_5_afifo_64i_16o_128 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 73)] Net asyn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 75)] Net asyn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 76)] Net syn_wfull in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 77)] Net syn_almost_full in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 78)] Net syn_rempty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v(line number: 79)] Net syn_almost_empty in module ipml_fifo_ctrl_v1_4 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 120)] Net wr_byte_en in module afifo_64i_16o_128 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v(line number: 128)] Net rd_oce in module afifo_64i_16o_128 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/source/Camera/frame_fifo_read.v(line number: 3)] Elaborating module frame_fifo_read
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 51)] Net wrusedw[9] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 51)] Net wrusedw[10] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 51)] Net wrusedw[11] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 51)] Net wrusedw[12] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 51)] Net wrusedw[13] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 51)] Net wrusedw[14] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 51)] Net wrusedw[15] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 52)] Net rdusedw[9] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 52)] Net rdusedw[10] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 52)] Net rdusedw[11] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 52)] Net rdusedw[12] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 52)] Net rdusedw[13] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 52)] Net rdusedw[14] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 52)] Net rdusedw[15] in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 55)] Net wr_full in module frame_read_write does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/Camera/frame_read_write.v(line number: 56)] Net rd_empty in module frame_read_write does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 21)] Elaborating module ddr3_core
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Elaborating module pll_50_400_v1_1
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 136)] Net clkfb in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 139)] Net pfden in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 141)] Net clkout0_2pad_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 142)] Net clkout1_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 143)] Net clkout2_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 144)] Net clkout3_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 145)] Net clkout4_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 146)] Net clkout5_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 147)] Net dyn_idiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 148)] Net dyn_odiv0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 149)] Net dyn_odiv1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 150)] Net dyn_odiv2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 151)] Net dyn_odiv3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 152)] Net dyn_odiv4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 153)] Net dyn_fdiv in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 154)] Net dyn_duty0 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 155)] Net dyn_duty1 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 156)] Net dyn_duty2 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 157)] Net dyn_duty3 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 158)] Net dyn_duty4 in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_top_v1_1
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 68)] Net dqsi_dpi_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 69)] Net dly_loop_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_io_v1_1
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1135)] Elaborating module GTP_DDRPHY
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17168)] Elaborating module GTP_IOCLKBUF
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17196)] Elaborating module GTP_IOCLKDIV
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1737)] Elaborating module GTP_DLL
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 594)] Elaborating module GTP_DDC_E1
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17029)] Elaborating module GTP_INV
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17256)] Elaborating module GTP_IODELAY
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17527)] Elaborating module GTP_ISERDES
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17006)] Elaborating module GTP_INBUFG
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18596)] Elaborating module GTP_OUTBUF
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17037)] Elaborating module GTP_IOBUF
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17094)] Elaborating module GTP_IOBUFCO
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18643)] Elaborating module GTP_OUTBUFTCO
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 319)] Net loop_in_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 320)] Net loop_in_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 321)] Net loop_in_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 322)] Net loop_out_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 323)] Net loop_out_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 324)] Net loop_out_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 360)] Net loop_in_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 361)] Net loop_in_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 362)] Net loop_in_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 363)] Net loop_out_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 364)] Net loop_out_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 365)] Net loop_out_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 373)] Net resetn_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 374)] Net resetn_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Give initial value 0 for the no drive pin srb_core_clk in module instance
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 171)] Net update_start in module ipsl_hmic_h_phy_top_v1_1 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_top_v1_1
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_apb_reset_v1_1
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 689)] Elaborating module GTP_DDRC
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin aclk_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awid_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awlen_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awsize_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awburst_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awlock_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wdata_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wlast_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin bready_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arid_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin araddr_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arlen_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arsize_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arburst_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arlock_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin rready_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin aclk_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awid_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awlen_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awsize_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awburst_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awlock_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wdata_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wlast_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin bready_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arid_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin araddr_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arlen_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arsize_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arburst_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arlock_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin rready_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_0 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_2 in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin paddr in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin pwdata in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin pwrite in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin penable in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin psel in module instance
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 667)] Width mismatch between port awid_1 and signal bound to it for instantiated module ddr3_core
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 667)] Width mismatch between port awaddr_1 and signal bound to it for instantiated module ddr3_core
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 667)] Width mismatch between port bid_1 and signal bound to it for instantiated module ddr3_core
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 667)] Width mismatch between port arid_1 and signal bound to it for instantiated module ddr3_core
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 667)] Width mismatch between port araddr_1 and signal bound to it for instantiated module ddr3_core
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 667)] Width mismatch between port arlock_1 and signal bound to it for instantiated module ddr3_core
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 667)] Width mismatch between port rid_1 and signal bound to it for instantiated module ddr3_core
I: Verilog-0003: [F:/pds_project/ConvKing/source/Bridge/axi/aq_axi_master.v(line number: 1)] Elaborating module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 751)] Width mismatch between port M_AXI_AWID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 751)] Width mismatch between port M_AXI_AWADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 751)] Width mismatch between port M_AXI_BID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 751)] Width mismatch between port M_AXI_ARID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 751)] Width mismatch between port M_AXI_ARADDR and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 751)] Width mismatch between port M_AXI_RID and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 751)] Width mismatch between port WR_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 751)] Width mismatch between port WR_LEN and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 751)] Width mismatch between port RD_ADRS and signal bound to it for instantiated module aq_axi_master
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 751)] Width mismatch between port RD_LEN and signal bound to it for instantiated module aq_axi_master
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 5)] Elaborating module DebugCore
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 20)] Elaborating module ips_dbc_debug_core_v1_3
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_hub_decode_v1_2.v(line number: 18)] Elaborating module ips_dbc_hub_decode_v1_2
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 18)] Elaborating module ips_dbc_trig_unit_v1_3
W: Sdm-2008: The attribute named register_balancing is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v(line number: 14)] Elaborating module ips_dbc_cfg_reg_file_v1_0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 13)] Elaborating module ips_dbc_compare_256b_v1_0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 482)] Elaborating module subtract_16b
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_compare_256b_v1_0.v(line number: 13)] Elaborating module ips_dbc_compare_256b_v1_0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 420)] Net trigger in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 538)] Net value in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 539)] Net value2 in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 586)] Net genblk4.G_MATCH_NO_EDGE[0].mu_bit_single in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 587)] Net genblk4.G_MATCH_NO_EDGE[0].signal_single in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 765)] Net G_MATCH_OPTIMIZE_BALANCED.match_comb_ff in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 780)] Net G_MATCH_OPTIMIZE_SPEED.match_comb_ff in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 827)] Net G_MATCH_COUNTER.mu_cnt_mode in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 830)] Net G_MATCH_COUNTER.mu_cnt_value in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 833)] Net G_MATCH_COUNTER.mu_counter in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 834)] Net G_MATCH_COUNTER.mu_counter_plus in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 836)] Net G_MATCH_COUNTER.match_src_w in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trig_unit_v1_3.v(line number: 853)] Net G_MATCH_COUNTER.match_enable in module ips_dbc_trig_unit_v1_3 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 17)] Elaborating module ips_dbc_trigger_condition_v1_3
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v(line number: 14)] Elaborating module ips_dbc_cfg_reg_file_v1_0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 376)] Net trig_neg_whole in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 380)] Net trig_contiguous in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 381)] Net trig_seq_level in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 383)] Net trig_seq_neg in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 384)] Net trig_mode in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 481)] Net seq_match_s in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 499)] Net trig_seq_pipeline in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 505)] Net G_TRIG_SEQ_PIPELINEBASE.trig_seq_pipeline_reg in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 520)] Net trig_seq in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 543)] Net genblk10.G_TRIG_NOMUX_BALANCED.trigger_reg in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 555)] Net genblk10.G_TRIG_NOMUX_SPEED.trigger_en in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 556)] Net genblk10.G_TRIG_NOMUX_SPEED.trigger_en_next in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 566)] Net genblk10.G_TRIG_NOMUX_SPEED.trigger_reg in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 583)] Net G_TRIG_MUX_BALANCED.trigger_reg in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 595)] Net G_TRIG_MUX_SPEED.trigger_en in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 596)] Net G_TRIG_MUX_SPEED.trigger_en_next in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_trigger_condition_v1_3.v(line number: 606)] Net G_TRIG_MUX_SPEED.trigger_reg in module ips_dbc_trigger_condition_v1_3 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 17)] Elaborating module ips_dbc_storage_condition_v1_3
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_cfg_reg_file_v1_0.v(line number: 14)] Elaborating module ips_dbc_cfg_reg_file_v1_0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[0] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[1] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[2] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[3] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[4] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[5] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[6] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[7] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[8] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_storage_condition_v1_3.v(line number: 865)] Net counter_nsa[9] in module ips_dbc_storage_condition_v1_3 does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_data_capture_mem_v1_0.v(line number: 17)] Elaborating module ips_dbc_data_capture_mem_v1_0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_rd_addr_gen_v1_3.v(line number: 15)] Elaborating module ips_dbc_rd_addr_gen_v1_3
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 3952)] Net DATA_SYNC.DATA_SYNC_PIPELINE.i in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[1] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[2] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[3] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[4] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[5] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[6] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[7] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[8] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[9] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[10] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[11] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[12] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[13] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[14] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[15] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[17] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4863)] Net conf_rdlast[19] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[1] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[2] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[3] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[4] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[5] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[6] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[7] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[8] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[9] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[10] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[11] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[12] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[13] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[14] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[15] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[17] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2020: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 4864)] Net conf_rdata[19] in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5041)] Net G_M_1.mu_signal_concat_1 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5044)] Net G_M_1.mu_signal_combine_1 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5047)] Net G_M_1.signal_combine_1 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5081)] Net G_M_2.mu_signal_concat_2 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5084)] Net G_M_2.mu_signal_combine_2 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5087)] Net G_M_2.signal_combine_2 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5121)] Net G_M_3.mu_signal_concat_3 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5124)] Net G_M_3.mu_signal_combine_3 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5127)] Net G_M_3.signal_combine_3 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5161)] Net G_M_4.mu_signal_concat_4 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5164)] Net G_M_4.mu_signal_combine_4 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5167)] Net G_M_4.signal_combine_4 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5201)] Net G_M_5.mu_signal_concat_5 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5204)] Net G_M_5.mu_signal_combine_5 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5207)] Net G_M_5.signal_combine_5 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5241)] Net G_M_6.mu_signal_concat_6 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5244)] Net G_M_6.mu_signal_combine_6 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5247)] Net G_M_6.signal_combine_6 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5281)] Net G_M_7.mu_signal_concat_7 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5284)] Net G_M_7.mu_signal_combine_7 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5287)] Net G_M_7.signal_combine_7 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5321)] Net G_M_8.mu_signal_concat_8 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5324)] Net G_M_8.mu_signal_combine_8 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5327)] Net G_M_8.signal_combine_8 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5361)] Net G_M_9.mu_signal_concat_9 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5364)] Net G_M_9.mu_signal_combine_9 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5367)] Net G_M_9.signal_combine_9 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5401)] Net G_M_10.mu_signal_concat_10 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5404)] Net G_M_10.mu_signal_combine_10 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5407)] Net G_M_10.signal_combine_10 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5441)] Net G_M_11.mu_signal_concat_11 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5444)] Net G_M_11.mu_signal_combine_11 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5447)] Net G_M_11.signal_combine_11 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5481)] Net G_M_12.mu_signal_concat_12 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5484)] Net G_M_12.mu_signal_combine_12 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5487)] Net G_M_12.signal_combine_12 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5521)] Net G_M_13.mu_signal_concat_13 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5524)] Net G_M_13.mu_signal_combine_13 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5527)] Net G_M_13.signal_combine_13 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5561)] Net G_M_14.mu_signal_concat_14 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5564)] Net G_M_14.mu_signal_combine_14 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5567)] Net G_M_14.signal_combine_14 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5601)] Net G_M_15.mu_signal_concat_15 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5604)] Net G_M_15.mu_signal_combine_15 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/rtl/ips_dbc_debug_core_v1_3.v(line number: 5607)] Net G_M_15.signal_combine_15 in module ips_dbc_debug_core_v1_3 does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 808)] Net data_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 810)] Net trig1_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 811)] Net trig2_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 812)] Net trig3_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 813)] Net trig4_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 814)] Net trig5_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 815)] Net trig6_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 816)] Net trig7_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 817)] Net trig8_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 818)] Net trig9_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 819)] Net trig10_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 820)] Net trig11_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 821)] Net trig12_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 822)] Net trig13_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 823)] Net trig14_i in module DebugCore does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/ipcore/DebugCore/DebugCore.v(line number: 824)] Net trig15_i in module DebugCore does not have a driver, tie it to 0
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v(line number: 5)] Elaborating module JtagCore
I: Verilog-0003: [D:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 22308)] Elaborating module GTP_SCANCHAIN_E1
I: Verilog-0003: [F:/pds_project/ConvKing/ipcore/JtagCore/rtl/ips_jtag_hub_v1_2.v(line number: 14)] Elaborating module ips_jtag_hub_v1_2
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v(line number: 33)] Give initial value 0 for the no drive pin TCK in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v(line number: 33)] Give initial value 0 for the no drive pin TDI in module instance
W: Verilog-2023: [F:/pds_project/ConvKing/ipcore/JtagCore/JtagCore.v(line number: 33)] Give initial value 0 for the no drive pin TMS in module instance
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 856)] Width mismatch between port conf_sel and signal bound to it for instantiated module JtagCore
W: Verilog-2019: [F:/pds_project/ConvKing/source/top.v(line number: 856)] Width mismatch between port hub_tdo and signal bound to it for instantiated module JtagCore
W: Verilog-2036: [F:/pds_project/ConvKing/source/top.v(line number: 171)] Net mmc_write_req_ack connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [F:/pds_project/ConvKing/source/top.v(line number: 751)] Net s00_axi_buser connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [F:/pds_project/ConvKing/source/top.v(line number: 751)] Net s00_axi_ruser connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [F:/pds_project/ConvKing/source/top.v(line number: 840)] Net hub_tdi connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [F:/pds_project/ConvKing/source/top.v(line number: 840)] Net shift_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2023: [F:/pds_project/ConvKing/source/top.v(line number: 840)] Give initial value 0 for the no drive pin trig0_i in module instance
W: Verilog-2021: [F:/pds_project/ConvKing/source/top.v(line number: 377)] Net cam_extend_r in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/top.v(line number: 377)] Net cam_extend_g in module top does not have a driver, tie it to 0
W: Verilog-2021: [F:/pds_project/ConvKing/source/top.v(line number: 377)] Net cam_extend_b in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
Start rtl-prep.
Executing : rtl-prep successfully.
Start rtl-infer.
W: Sdm-2003: [F:/pds_project/ConvKing/source/Peripheral/key_top.v(line number: 120)] The net 'led_indicate_o[3]' in top.u_key_top is un-driven.
I: Removed inst srb_ioclkdiv_rstn that is redundant to srb_dqs_rstn.
I: Removed inst init_ddrc_rst that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset1 that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset2 that is redundant to init_axi_reset0.
I: Removed inst tu_sig_dly that is redundant to signal_dly[0].
I: Sdm-0001: Found Ram ram_data, depth=512, width=2.
Executing : rtl-infer successfully.
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
Start FSM inference.
I: FSM current_state[4:0]_fsm[4:0] inferred.
I: FSM state[3:0]_fsm[3:0] inferred.
I: FSM state[4:0]_fsm[4:0] inferred.
I: FSM state[4:0]_fsm[4:0] inferred.
I: FSM state[2:0]_fsm[2:0] inferred.
I: FSM state[2:0]_fsm[2:0] inferred.
I: FSM c_state[4:0]_fsm[4:0] inferred.
I: FSM c_state[17:0]_fsm[17:0] inferred.
I: FSM uart_current_state[2:0]_fsm[2:0] inferred.
I: FSM state[2:0]_fsm[2:0] inferred.
I: FSM state[2:0]_fsm[2:0] inferred.
I: FSM state[3:0]_fsm[3:0] inferred.
I: FSM state[3:0]_fsm[3:0] inferred.
I: FSM state[3:0]_fsm[3:0] inferred.
I: FSM state[1:0]_fsm[1:0] inferred.
I: FSM state[1:0]_fsm[1:0] inferred.
I: FSM wr_state[2:0]_fsm[2:0] inferred.
I: FSM rd_state[2:0]_fsm[2:0] inferred.
Executing : FSM inference successfully.
Start sdm2adm.
I: Constant propagation done on N26 (bmsWIDEMUX).
I: Constant propagation done on N115_2 (bmsWIDEMUX).
I: Constant propagation done on N158_2 (bmsWIDEMUX).
I: Constant propagation done on N170_2 (bmsWIDEMUX).
I: Constant propagation done on N103_2 (bmsWIDEMUX).
I: Constant propagation done on N362 (bmsWIDEMUX).
I: Constant propagation done on N378 (bmsWIDEMUX).
I: Constant propagation done on N16 (bmsWIDEMUX).
I: Constant propagation done on N375 (bmsWIDEMUX).
I: Constant propagation done on N92 (bmsREDAND).
Executing : sdm2adm successfully.
Saving design to DB.
Action compile: Real time elapsed is 8.000 sec
Action compile: CPU time elapsed is 4.250 sec
Current time: Thu May 12 19:17:32 2022
Action compile: Peak memory pool usage is 114,298,880 bytes
