{"vcs1":{"timestamp_begin":1680053059.081413024, "rt":0.20, "ut":0.11, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680053058.650807977}
{"VCS_COMP_START_TIME": 1680053058.650807977}
{"VCS_COMP_END_TIME": 1680053059.368165808}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chipInterface.sv 02.sv 00_library.sv 00_SECDED.sv"}
{"vcs1": {"peak_mem": 321888}}
