# singe-cycle-mips-verilog
A single cycle mips processor implementation in verilog.
