Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.22-s017_1, built Sun Apr 01 2018
Options: 
Date:    Thu Nov 23 09:49:31 2023
Host:    cad8 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (2cores*4cpus*1physical cpu*Intel(R) Core(TM) i3-3240 CPU @ 3.40GHz 3072KB) (16151820KB)
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (9 seconds elapsed).

WARNING: This version of the tool is 2062 days old.
@genus:root: 1> source ../tcl/setup_run.tcl
Sourcing '../tcl/setup_run.tcl' (Thu Nov 23 09:50:40 IST 2023)...
#@ Begin verbose source tcl/setup_run.tcl
@file(setup_run.tcl) 4: date
Thu Nov 23 09:50:40 IST 2023
@file(setup_run.tcl) 6: set LOCAL_DIR "[exec pwd]/.."
@file(setup_run.tcl) 7: set SYNTH_DIR ${LOCAL_DIR}/work
@file(setup_run.tcl) 8: set TCL_PATH		"${LOCAL_DIR}/tcl $LOCAL_DIR/constraints"
@file(setup_run.tcl) 9: set LIB_PATH		"${LOCAL_DIR}/libraries/TIMING/CUSTOM ${LOCAL_DIR}/libraries/TIMING/STDCELL ${LOCAL_DIR}/libraries/TIMING/IO ${LOCAL_DIR}/libraries/LEF/STDCELL ${LOCAL_DIR}/libraries/LEF/CUSTOM ${LOCAL_DIR}/libraries/LEF/IO"
@file(setup_run.tcl) 10: set RTL_PATH		"$LOCAL_DIR/rtl"
@file(setup_run.tcl) 11: set DESIGN 		"dtmf_recvr_core"
@file(setup_run.tcl) 14: set MSGS_TO_BE_SUPRESSED {LBR-58 LBR-40 LBR-41 VLOGPT-35}
@file(setup_run.tcl) 19: set LIB_LIST { \
ss_g_1v08_125c.lib \
ss_hvt_1v08_125c.lib \
ram_256x16A_slow_syn.lib \
rom_512x16A_slow_syn.lib  \
pllclk_slow.lib \
}
@file(setup_run.tcl) 27: set LEF_LIST { \
tsmc13fsg_8lm_tech.lef \
tsmc13g_m_macros.lef \
tsmc13hvt_m_macros.lef \
pllclk.lef \
ram_256X16A.lef \
rom_512x16A.lef \
tpz013g2_7lm.lef \
}
@file(setup_run.tcl) 38: set RTL_LIST { \
alu_32.v \
arb.v \
data_bus_mach.v \
data_sample_mux.v \
decode_i.v \
decoder.v \
digit_reg.v \
conv_subreg.v \
dma.v \
dtmf_recvr_core.v \
execute_i.v \
iopads.v \
m16x16.v \
mult_32_dp.v \
port_bus_mach.v \
prog_bus_mach.v \
ram_128x16_test.v \
ram_256x16_test.v \
results_conv.v \
spi.v \
tdsp_core_glue.v \
tdsp_core_mach.v \
tdsp_core.v \
tdsp_data_mux.v \
tdsp_ds_cs.v \
test_control.v \
ulaw_lin_conv.v \
power_manager.v \
accum_stat.v \
}
@file(setup_run.tcl) 70: set CAP_TABLE_FILE ../libraries/tsmc13fsg.capTbl
@file(setup_run.tcl) 71: suppress_messages {LBR-30 LBR-31 LBR-40 LBR-41 LBR-72 LBR-77 LBR-162}
  Setting attribute of message 'LBR-30': 'max_print' = 0
  Setting attribute of message 'LBR-31': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-41': 'max_print' = 0
  Setting attribute of message 'LBR-72': 'max_print' = 0
  Setting attribute of message 'LBR-77': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
@file(setup_run.tcl) 72: set_db hdl_track_filename_row_col true 
Info   : Enabled hdl_track_file_row_column attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
@file(setup_run.tcl) 73: set_db lp_power_unit mW 
  Setting attribute of root '/': 'lp_power_unit' = mW
@file(setup_run.tcl) 74: set_db init_lib_search_path $LIB_PATH 
  Setting attribute of root '/': 'init_lib_search_path' = /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/CUSTOM /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/STDCELL /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/IO /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/STDCELL /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/CUSTOM /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/IO
@file(setup_run.tcl) 75: set_db script_search_path $TCL_PATH 
  Setting attribute of root '/': 'script_search_path' = /home/kamalesh/Desktop/VDI/genus_labs/work/../tcl /home/kamalesh/Desktop/VDI/genus_labs/work/../constraints
@file(setup_run.tcl) 76: set_db init_hdl_search_path $RTL_PATH 
  Setting attribute of root '/': 'init_hdl_search_path' = /home/kamalesh/Desktop/VDI/genus_labs/work/../rtl
@file(setup_run.tcl) 79: read_libs $LIB_LIST

Threads Configured:4

  Message Summary for Library all 5 libraries:
  ********************************************
  Could not find an attribute in the library. [LBR-436]: 1459
  Missing a function attribute in the output pin definition. [LBR-518]: 4
  An unsupported construct was detected in this library. [LBR-40]: 4
  ********************************************
 
Warning : Libraries have inconsistent nominal operating conditions. [LBR-38]
        : The libraries are 'ss_g_1v08_125c' and 'pllclk'.
        : This is a common source of delay calculation confusion and is strongly discouraged.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'ss_g_1v08_125c.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'ss_hvt_1v08_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'ram_256x16A_slow_syn.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'rom_512x16A_slow_syn.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'pllclk_slow.lib'.
@file(setup_run.tcl) 83: read_physical -lef $LEF_LIST
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'TSM130NMMETROSITE' read already, this site in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/STDCELL/tsmc13hvt_m_macros.lef' is ignored.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'agnd!' on cell 'pllclk' without MUSTJOINALLPORTS in the pin property.
        : This means that only one port would be connected, which may not be the expected behavior. Should consider adding MUSTJOINALLPORTS property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'avdd!' on cell 'pllclk' without MUSTJOINALLPORTS in the pin property.

  According to lef_library, there are total 8 routing layers [ V(4) / H(4) ]

@file(setup_run.tcl) 84: set_db cap_table_file $CAP_TABLE_FILE 

  According to cap_table_file, there are total 8 routing layers [ V(4) / H(4) ]

Warning : Missing wire parameter. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M1' [line 8 in file /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl]
        : Check the wire parameter in LEF technology files.
Warning : Missing wire parameter. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M2' [line 14 in file /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl]
Warning : Missing wire parameter. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M3' [line 20 in file /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl]
Warning : Missing wire parameter. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M4' [line 26 in file /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl]
Warning : Missing wire parameter. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M5' [line 32 in file /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl]
Warning : Missing wire parameter. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M6' [line 38 in file /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl]
Warning : Missing wire parameter. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M7' [line 44 in file /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl]
Warning : Missing wire parameter. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M8' [line 50 in file /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl]
  Setting attribute of root '/': 'cap_table_file' = /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl
#@ End verbose source tcl/setup_run.tcl
1 /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl
@genus:root: 2> set_db init_lib_search_path $LIB_PATH
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/CUSTOM /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/STDCELL /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/IO /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/STDCELL /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/CUSTOM /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/IO'
        : You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.
  Setting attribute of root '/': 'init_lib_search_path' = /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/CUSTOM /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/STDCELL /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/IO /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/STDCELL /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/CUSTOM /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/IO
1 {/home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/CUSTOM /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/STDCELL /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/IO /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/STDCELL /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/CUSTOM /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/IO}
@genus:root: 3> set_db init_lib_search_path $TCL_PATH
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/home/kamalesh/Desktop/VDI/genus_labs/work/../tcl /home/kamalesh/Desktop/VDI/genus_labs/work/../constraints'
  Setting attribute of root '/': 'init_lib_search_path' = /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/CUSTOM /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/STDCELL /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/IO /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/STDCELL /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/CUSTOM /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/IO
1 {/home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/CUSTOM /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/STDCELL /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/TIMING/IO /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/STDCELL /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/CUSTOM /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/IO}
@genus:root: 4> set_db init_hdl_search_path $RTL_PATH
  Setting attribute of root '/': 'init_hdl_search_path' = /home/kamalesh/Desktop/VDI/genus_labs/work/../rtl
1 /home/kamalesh/Desktop/VDI/genus_labs/work/../rtl
@genus:root: 5> read_physical -lef $LEF_LIST
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'TSM130NMMETROSITE' read already, this site in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/LEF/STDCELL/tsmc13hvt_m_macros.lef' is ignored.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'agnd!' on cell 'pllclk' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'avdd!' on cell 'pllclk' without MUSTJOINALLPORTS in the pin property.

  According to lef_library, there are total 8 routing layers [ V(4) / H(4) ]

@genus:root: 6> set_db cap_table_file $CAP_TABLE_FILE

  According to cap_table_file, there are total 8 routing layers [ V(4) / H(4) ]

Warning : Missing wire parameter. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M1' [line 8 in file /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl]
Warning : Missing wire parameter. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M2' [line 14 in file /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl]
Warning : Missing wire parameter. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M3' [line 20 in file /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl]
Warning : Missing wire parameter. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M4' [line 26 in file /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl]
Warning : Missing wire parameter. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M5' [line 32 in file /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl]
Warning : Missing wire parameter. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M6' [line 38 in file /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl]
Warning : Missing wire parameter. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M7' [line 44 in file /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl]
Warning : Missing wire parameter. [PHYS-15]
        : 'Resistance' parameter is missing for layer 'M8' [line 50 in file /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl]
  Setting attribute of root '/': 'cap_table_file' = /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl
1 /home/kamalesh/Desktop/VDI/genus_labs/work/../libraries/tsmc13fsg.capTbl
@genus:root: 7> help -attribute *library*
Attributes:
  timing_library_lookup_drv_per_frequency(root):
                        # enum { worst linear }, read/write, default=worst, indices={}
                        # Interpolation method for 'max_cap' 1D table (linear|worst).
  override_library_max_drc(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Allow user to override design rule constraints set on library.
  report_library_message_summary(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Enables library message summary report.
  auto_library_domain(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # To create library-domain automatically based on nominal_condition.
  auto_library_domain_threshold(root):
                        # double, read/write, default=1e-6, indices={}
                        # To set the threshold for auto library-domain creation.
  library(root):        # string, read/write, default={}, indices={}
                        # Target library for technology mapping.
  target_library(root): # string, read/write, default={}, indices={}
                        # Target library for technology mapping.
  link_library(root):   # string, read/write, default={}, indices={}
                        # Link library for instantiated cells in the design.
  aocv_library(root):   # string, read/write, default=no_value, indices={}
                        # To specify AOCV library.
  lef_library(root):    # string, read/write, default={}, indices={}
                        # Target LEF library for physical technology mapping.
  library_sets(root):   # library_set*, read-only, default={}, indices={}
                        # List of 'library_set' objects.
  library_domains(root):
                        # library_domain*, read-only, default={}, indices={}
                        # List of 'library_domain' objects.
  dont_report_library(root):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Do not report library information in report header.
  invs_power_library_flow(root):
                        # bool { 1 0 true false }, read/write, default=true, indices={}
                        # Pass the power library and power analysis view to Innovus through multi-mode file.
  library_type(library):
                        # string*, read-only, default=no_value, indices={}
                        # Type of library (whether target or link or both).
  slew_derate_from_library(library):
                        # double, read-only, default=no_value, indices={}
                        # To specify how the transition times need to be derated to match the transition times between the characterization trip points.
  library(lib_cell):    # library, read-only, default=no_value, indices={}
                        # Parent 'library' object.
  library(wireload):    # library, read-only, default=no_value, indices={}
                        # Parent 'library' object.
  library(wireload_selection):
                        # library, read-only, default=no_value, indices={}
                        # Parent 'library' object.
  library(operating_condition):
                        # library, read-only, default=no_value, indices={}
                        # Parent 'library' object.
  library_files(library_set):
                        # string**, read-only, default=no_value, indices={}
                        # List of library file names.
  library_sets(timing_condition):
                        # library_set*, read-only, default=no_value, indices={}
                        # List of library_sets of the timing condition.
  opcond_library(timing_condition):
                        # library, read-only, default=no_value, indices={}
                        # Library of the operating condition of the timing condition.
  library(library_domain):
                        # string, read/write, default={}, indices={}
                        # Libraries belonging to this library domain.
  target_library(library_domain):
                        # string, read/write, default={}, indices={}
                        # Target libraries belonging to this library domain.
  link_library(library_domain):
                        # string, read/write, default={}, indices={}
                        # Link libraries belonging to this library domain.
  aocv_library(library_domain):
                        # string, read/write, default=no_value, indices={}
                        # AOCV libraries belonging to this library domain.
  power_library(library_domain):
                        # library_domain, read/write, default=no_value, indices={}
                        # Library domain used for power analysis.
  ignore_library_drc(design):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Do not use design rule constraints from the library.
  ignore_library_max_fanout(design):
                        # bool { 1 0 true false }, read/write, default=false, indices={}
                        # Do not use max_fanout rule constraints from the library.
  library_domain(design):
                        # library_domain, read/write, default=no_value, indices={}
                        # The library domain whose cells will be used for mapping/analysis.
  mbist_enable_shared_library_domain_set(design):
                        # string, read/write, default={}, indices={}
                        # Library domains across which memories can be shared.
  library_name(design): # string, read-only, default={}, indices={}
                        # Name of the (logical) library in which module (Verilog) or entity (VHDL) reside.
  library_domain(module):
                        # library_domain, read/write, default=no_value, indices={}
                        # The library domain whose cells will be used for mapping/analysis.
  library_name(module): # string, read-only, default={}, indices={}
                        # Name of the (logical) library in which module (Verilog) or entity (VHDL) reside.
  library_domain(hinst):
                        # library_domain, read/write, default=no_value, indices={}
                        # The library domain whose cells will be used for mapping/analysis.
  library_domain(inst): # library_domain, read/write, default=no_value, indices={}
                        # The library domain whose cells will be used for mapping/analysis.
  clock_library_cells(clock):
                        # lib_cell*, read/write, default=no_value, indices={}
                        # Library cells set to be used for logic on this clock's path.
  is_library_created(clock):
                        # bool { 1 0 true false }, read-only, default=false, indices={}
                        # Instance where the libcell generates the clock.
  library_set(nominal_condition):
                        # library_domain, read/write, default=no_value, indices={}
                        # Library set for the nominal condition.
  library_domain(power_domain):
                        # library_domain, read/write, default={}, indices={}
                        # Library domain to be used to optimize or analyze this power domain.
  library_domain(hdl_architecture):
                        # library_domain, read/write, default=no_value, indices={}
                        # Library domain for this architecture.
@genus:root: 8> read_hdl $RTL_LIST
assign #1 tc_a = ((~op_a) + 1) ;
        |
Warning : Ignoring delay specifier. [VLOGPT-35]
        : in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/alu_32.v' on line 54, column 9.
        : A delay specifier, either in an assignment or as a separate statement, is not synthesizable.  This warning is issued only once per module.
assign #1 pad_data_out = data_in ;
        |
Warning : Ignoring delay specifier. [VLOGPT-35]
        : in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/data_bus_mach.v' on line 87, column 9.
assign #1 ov = ov_flag ;
        |
Warning : Ignoring delay specifier. [VLOGPT-35]
        : in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/execute_i.v' on line 188, column 9.
assign #1 sign_a = op_a[15] ;
        |
Warning : Ignoring delay specifier. [VLOGPT-35]
        : in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/mult_32_dp.v' on line 53, column 9.
 assign #1 pad_data_out = data_in ;
         |
Warning : Ignoring delay specifier. [VLOGPT-35]
        : in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/port_bus_mach.v' on line 80, column 10.
assign #1 pad_data_out = data_in ;
        |
Warning : Ignoring delay specifier. [VLOGPT-35]
        : in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/prog_bus_mach.v' on line 80, column 9.
assign #2 dout = test_mode ? din : ramout ;
        |
Warning : Ignoring delay specifier. [VLOGPT-35]
        : in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/ram_128x16_test.v' on line 42, column 9.
assign #2 dout = test_mode ? din : ramout ;
        |
Warning : Ignoring delay specifier. [VLOGPT-35]
        : in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/ram_256x16_test.v' on line 42, column 9.
assign #1 ar = arp ? ar1 : ar0 ;
        |
Warning : Ignoring delay specifier. [VLOGPT-35]
        : in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/tdsp_core_glue.v' on line 117, column 9.
assign #1 sign = accum[`S_ACC_SIGN] ;
        |
Warning : Ignoring delay specifier. [VLOGPT-35]
        : in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/accum_stat.v' on line 68, column 9.
@genus:root: 9> elaborate $DESIGN
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'dtmf_recvr_core' from file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/dtmf_recvr_core.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'state' in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/power_manager.v' on line 61.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'state' in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/power_manager.v' on line 125.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'seen_quiet' in module 'results_conv' in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/results_conv.v' on line 138.
        : A flip-flop or latch that was inferred for an unused signal or variable was removed. Use '::legacy::set_attribute hdl_preserve_unused_registers true /' to preserve the flip-flop or latch.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'tdsp_core_mach' in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/tdsp_core_mach.v' on line 72.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'decode_i' in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/decode_i.v' on line 136.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'null_op' in module 'decode_i' in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/decode_i.v' on line 96.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'execute_i' in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/execute_i.v' on line 243.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'execute_i' in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/execute_i.v' on line 1097.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'null_op' in module 'execute_i' in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/execute_i.v' on line 193.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'null_op' in module 'execute_i' in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/execute_i.v' on line 1074.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'prog_bus_mach' in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/prog_bus_mach.v' on line 124.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'data_bus_mach' in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/data_bus_mach.v' on line 132.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'port_bus_mach' in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/port_bus_mach.v' on line 124.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 't_sdo' in module 'tdsp_core' in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/tdsp_core.v' on line 87, column 26.
        : Use the 'hdl_unconnected_value' attribute to control treatment of undriven output port.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 't_sdi' of instance 'TDSP_CORE_INST' of module 'tdsp_core' in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/dtmf_recvr_core.v' on line 222, column 25.
        : Use the 'hdl_unconnected_value' attribute to control treatment of undriven input port.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'scan_out' in module 'dtmf_recvr_core' in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/dtmf_recvr_core.v' on line 38, column 14.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'switch_en_out' in module 'dtmf_recvr_core' in file '/home/kamalesh/Desktop/VDI/genus_labs/work/../rtl/dtmf_recvr_core.v' on line 43, column 23.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'dtmf_recvr_core'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            41            767                                      elaborate
design:dtmf_recvr_core
@genus:root: 10> check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'dtmf_recvr_core'

No empty modules in design 'dtmf_recvr_core'

  Done Checking the design.
@genus:root: 11> read_sdc ../constraints/contraints.sdc
Error: Unable to open ../constraints/contraints.sdc
Failed on read_sdc
@genus:root: 12> read_sdc ../constraints/contraints.sdc
Error: Unable to open ../constraints/contraints.sdc
Failed on read_sdc
@genus:root: 13> read_sdc../constraints/contraints.sdc
invalid command name "read_sdc../constraints/contraints.sdc"
@genus:root: 14> reset_design
@genus:root: 15> read_sdc ../constraints/dtmf_recvr_core.sdc
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      7 , failed      0 (runtime  0.00)
 "current_design"           - successful      3 , failed      0 (runtime  0.00)
 "get_clocks"               - successful    371 , failed      0 (runtime  0.00)
 "get_pins"                 - successful      6 , failed      0 (runtime  0.00)
 "get_ports"                - successful    369 , failed      0 (runtime  0.00)
 "set_case_analysis"        - successful      2 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      7 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful    175 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful    189 , failed      0 (runtime  0.00)
Total runtime 0
@genus:root: 16> check_timing_intent
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Nov 23 2023  10:13:17 am
  Module:                 dtmf_recvr_core
  Technology libraries:   ss_g_1v08_125c 1.1
                          ss_hvt_1v08_125c 1.1
                          ram_256x16_slow 1.1
                          rom_512x16A_slow 1.1
                          pllclk 4.3
                          physical_cells 
  Operating conditions:   ss_1v08_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential data pins driven by a clock signal

The following sequential data pins are driven by a clock signal:                

pin:dtmf_recvr_core/SPI_INST/present_state_reg[0]/d
pin:dtmf_recvr_core/SPI_INST/present_state_reg[1]/d
pin:dtmf_recvr_core/SPI_INST/present_state_reg[2]/d
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     

pin:dtmf_recvr_core/PM_INST/counter_inst/count_reg[0]/clk
pin:dtmf_recvr_core/PM_INST/counter_inst/count_reg[1]/clk
pin:dtmf_recvr_core/PM_INST/counter_inst/count_reg[2]/clk
  ... 24 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:dtmf_recvr_core/Avdd
port:dtmf_recvr_core/Avss
port:dtmf_recvr_core/VDD_AO
  ... 7 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

port:dtmf_recvr_core/Avdd
port:dtmf_recvr_core/Avss
port:dtmf_recvr_core/VDD_AO
  ... 6 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:dtmf_recvr_core/Avdd
port:dtmf_recvr_core/Avss
port:dtmf_recvr_core/VDD_AO
  ... 32 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:dtmf_recvr_core/Avdd
port:dtmf_recvr_core/Avss
port:dtmf_recvr_core/VDD_AO
  ... 33 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    3
 Sequential clock pins without clock waveform                    27
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                          10
 Outputs without clocked external delays                          9
 Inputs without external driver/transition                       35
 Outputs without external load                                   36
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        120

@genus:root: 17> set_db syn_generic_effort medium
  Setting attribute of root '/': 'syn_generic_effort' = medium
1 medium
@genus:root: 18> syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 41 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 100 hierarchical instances.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'RESULTS_CONV_INST/out_p1_reg[7]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'TDSP_CORE_INST/EXECUTE_INST/read_data_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'TDSP_CORE_INST/EXECUTE_INST/read_port_reg'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 35 hierarchical instances.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.79 ohm (from lef_library)
Site size           : 3.28 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000280  
M2              V         1.00        0.000282  
M3              H         1.00        0.000282  
M4              V         1.00        0.000282  
M5              H         1.00        0.000282  
M6              V         1.00        0.000282  
M7              H         1.00        0.000282  
M8              V         1.00        0.000310  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
METAL1          H         0.00         0.731250  
METAL2          V         1.00         0.385000  
METAL3          H         1.00         0.385000  
METAL4          V         1.00         0.385000  
METAL5          H         1.00         0.385000  
METAL6          V         1.00         0.385000  
METAL7          H         1.00         0.385000  
METAL8          V         1.00         0.067500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.160000  
METAL2          V         1.00         0.200000  
METAL3          H         1.00         0.200000  
METAL4          V         1.00         0.200000  
METAL5          H         1.00         0.200000  
METAL6          V         1.00         0.200000  
METAL7          H         1.00         0.200000  
METAL8          V         1.00         0.400000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'dtmf_recvr_core' to generic gates using 'medium' effort.
  Setting attribute of design 'dtmf_recvr_core': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:29:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:19:13 (Nov23) |  411.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.79 ohm (from lef_library)
Site size           : 3.28 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000280  
M2              V         1.00        0.000282  
M3              H         1.00        0.000282  
M4              V         1.00        0.000282  
M5              H         1.00        0.000282  
M6              V         1.00        0.000282  
M7              H         1.00        0.000282  
M8              V         1.00        0.000310  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
METAL1          H         0.00         0.731250  
METAL2          V         1.00         0.385000  
METAL3          H         1.00         0.385000  
METAL4          V         1.00         0.385000  
METAL5          H         1.00         0.385000  
METAL6          V         1.00         0.385000  
METAL7          H         1.00         0.385000  
METAL8          V         1.00         0.067500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.160000  
METAL2          V         1.00         0.200000  
METAL3          H         1.00         0.200000  
METAL4          V         1.00         0.200000  
METAL5          H         1.00         0.200000  
METAL6          V         1.00         0.200000  
METAL7          H         1.00         0.200000  
METAL8          V         1.00         0.400000  

Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'dtmf_recvr_core'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'dtmf_recvr_core'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1738'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_1738'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1732'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_1732'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1739'
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1739_c1 in results_conv':
	  (check_twist_253_15:sub_388_33, check_twist_253_15:sub_384_33)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1739_c2 in results_conv':
	  (check_twist_253_15:sub_388_33, check_twist_253_15:sub_384_33)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1739_c3 in results_conv':
	  (check_twist_253_15:sub_388_33, check_twist_253_15:sub_384_33)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1739_c4 in results_conv':
	  (check_twist_253_15:sub_388_33, check_twist_253_15:sub_384_33)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_1739'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1741'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_1741'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1733'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_1733'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1731'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_1731'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1729'
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1729_c1 in alu_32':
	  (add_81_22, sub_84_22)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1729_c2 in alu_32':
	  (add_81_22, sub_84_22)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1729_c3 in alu_32':
	  (add_81_22, sub_84_22)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1729_c4 in alu_32':
	  (add_81_22, sub_84_22)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_1729'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1730'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_1730'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1740'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_1740'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1735'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_1735'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1734'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_1734'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1742'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_1742'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1737'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_1737'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1736'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_1736'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1728'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_1728'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'dtmf_recvr_core'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 7 sequential instances.
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.79 ohm (from lef_library)
Site size           : 3.28 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000280  
M2              V         1.00        0.000282  
M3              H         1.00        0.000282  
M4              V         1.00        0.000282  
M5              H         1.00        0.000282  
M6              V         1.00        0.000282  
M7              H         1.00        0.000282  
M8              V         1.00        0.000310  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
METAL1          H         0.00         0.731250  
METAL2          V         1.00         0.385000  
METAL3          H         1.00         0.385000  
METAL4          V         1.00         0.385000  
METAL5          H         1.00         0.385000  
METAL6          V         1.00         0.385000  
METAL7          H         1.00         0.385000  
METAL8          V         1.00         0.067500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.160000  
METAL2          V         1.00         0.200000  
METAL3          H         1.00         0.200000  
METAL4          V         1.00         0.200000  
METAL5          H         1.00         0.200000  
METAL6          V         1.00         0.200000  
METAL7          H         1.00         0.200000  
METAL8          V         1.00         0.400000  

Mapper: Libraries have:
	domain _default_: 872 combo usable cells and 316 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'm_clk' target slack:   224 ps
Target path end-point (Pin: TDSP_CORE_INST_EXECUTE_INST/p_reg[31]/d)

Cost Group 'm_dsram_clk' target slack:   218 ps
Target path end-point (Pin: RAM_256x16_TEST_INST_RAM_256x16_INST/A[5] (ram_256x16A/A[5]))

Cost Group 'm_digit_clk' target slack:   229 ps
Target path end-point (Port: dtmf_recvr_core/port_pad_data_out[15])

Cost Group 'm_ram_clk' target slack:   215 ps
Target path end-point (Pin: RAM_128x16_TEST_INST_RAM_128x16_INST/A[5] (ram_256x16A/A[5]))

Cost Group 'm_spi_clk' target slack:   229 ps
Target path end-point (Port: dtmf_recvr_core/port_pad_data_out[15])

Cost Group 'm_rcc_clk' target slack:   240 ps
Target path end-point (Pin: RESULTS_CONV_INST/upper770_dout_reg[6]/d)

Cost Group 'refclk' target slack:   229 ps
Target path end-point (Port: dtmf_recvr_core/port_pad_data_out[15])

PBS_Generic_Opt-Post - Elapsed_Time 47, CPU_Time 47.398374000000004
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:29:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:19:13 (Nov23) |  411.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:30:23) |  00:00:47(00:00:47) | 100.0(100.0) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:29:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:19:13 (Nov23) |  411.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:30:23) |  00:00:47(00:00:47) |  97.9(100.0) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:30:23) |  00:00:01(00:00:00) |   2.1(  0.0) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            2         -         -     13273    310939       411
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      9219    260212       409
##>G:Misc                              47
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       49
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'dtmf_recvr_core' to generic gates.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            89           1063                                      syn_generic
@genus:root: 19> set_db syn_map_effort medium
  Setting attribute of root '/': 'syn_map_effort' = medium
1 medium
@genus:root: 20> set_db syn_opt_effort medium
  Setting attribute of root '/': 'syn_opt_effort' = medium
1 medium
@genus:root: 21> syn_map
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.79 ohm (from lef_library)
Site size           : 3.28 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000280  
M2              V         1.00        0.000282  
M3              H         1.00        0.000282  
M4              V         1.00        0.000282  
M5              H         1.00        0.000282  
M6              V         1.00        0.000282  
M7              H         1.00        0.000282  
M8              V         1.00        0.000310  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
METAL1          H         0.00         0.731250  
METAL2          V         1.00         0.385000  
METAL3          H         1.00         0.385000  
METAL4          V         1.00         0.385000  
METAL5          H         1.00         0.385000  
METAL6          V         1.00         0.385000  
METAL7          H         1.00         0.385000  
METAL8          V         1.00         0.067500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.160000  
METAL2          V         1.00         0.200000  
METAL3          H         1.00         0.200000  
METAL4          V         1.00         0.200000  
METAL5          H         1.00         0.200000  
METAL6          V         1.00         0.200000  
METAL7          H         1.00         0.200000  
METAL8          V         1.00         0.400000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'dtmf_recvr_core' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 872 combo usable cells and 316 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:29:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:19:13 (Nov23) |  411.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:30:23) |  00:00:47(00:00:47) |  82.6( 14.3) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:30:23) |  00:00:01(00:00:00) |   1.7(  0.0) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:35:04) |  00:00:08(00:04:41) |  15.7( 85.7) |   10:24:41 (Nov23) |  428.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:29:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:19:13 (Nov23) |  411.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:30:23) |  00:00:47(00:00:47) |  81.2( 14.3) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:30:23) |  00:00:01(00:00:00) |   1.7(  0.0) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:35:04) |  00:00:08(00:04:41) |  15.4( 85.4) |   10:24:41 (Nov23) |  428.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:35:05) |  00:00:01(00:00:01) |   1.7(  0.3) |   10:24:42 (Nov23) |  428.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.79 ohm (from lef_library)
Site size           : 3.28 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000280  
M2              V         1.00        0.000282  
M3              H         1.00        0.000282  
M4              V         1.00        0.000282  
M5              H         1.00        0.000282  
M6              V         1.00        0.000282  
M7              H         1.00        0.000282  
M8              V         1.00        0.000310  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
METAL1          H         0.00         0.731250  
METAL2          V         1.00         0.385000  
METAL3          H         1.00         0.385000  
METAL4          V         1.00         0.385000  
METAL5          H         1.00         0.385000  
METAL6          V         1.00         0.385000  
METAL7          H         1.00         0.385000  
METAL8          V         1.00         0.067500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.160000  
METAL2          V         1.00         0.200000  
METAL3          H         1.00         0.200000  
METAL4          V         1.00         0.200000  
METAL5          H         1.00         0.200000  
METAL6          V         1.00         0.200000  
METAL7          H         1.00         0.200000  
METAL8          V         1.00         0.400000  

Mapper: Libraries have:
	domain _default_: 872 combo usable cells and 316 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'm_clk' target slack:   223 ps
Target path end-point (Pin: TDSP_CORE_INST_EXECUTE_INST_acc_reg[30]/d)

Cost Group 'm_dsram_clk' target slack:   218 ps
Target path end-point (Pin: RAM_256x16_TEST_INST_RAM_256x16_INST/A[5] (ram_256x16A/A[5]))

Cost Group 'm_digit_clk' target slack:   235 ps
Target path end-point (Pin: DIGIT_REG_INST_flag_out_reg/d)

Cost Group 'm_ram_clk' target slack:   218 ps
Target path end-point (Pin: RAM_128x16_TEST_INST_RAM_128x16_INST/A[5] (ram_256x16A/A[5]))

Cost Group 'm_spi_clk' target slack:   229 ps
Target path end-point (Port: dtmf_recvr_core/port_pad_data_out[4])

Cost Group 'm_rcc_clk' target slack:   240 ps
Target path end-point (Pin: RESULTS_CONV_INST/lower1336_dout_reg[1]/d)

Cost Group 'refclk' target slack:   229 ps
Target path end-point (Port: dtmf_recvr_core/port_pad_data_out[4])

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map               244882        0 

     Cost Group            Target    Slack    Diff.  Constr.
------------------------------------------------------------
          m_clk               223      685              8000 
    m_dsram_clk               218     3673              8000 
      m_rcc_clk               240     4004              8000 
      m_ram_clk               218     4438              8000 
    m_digit_clk               235     7118              8000 
      m_spi_clk               229     7118              8000 
         refclk               229     7118              8000 

 
Global incremental target info
==============================
Cost Group 'm_clk' target slack:   152 ps
Target path end-point (Pin: TDSP_CORE_INST_EXECUTE_INST_acc_reg[10]/SI (SDFFHQX8M/SI))

Cost Group 'm_dsram_clk' target slack:   147 ps
Target path end-point (Pin: RAM_256x16_TEST_INST_RAM_256x16_INST/D[6] (ram_256x16A/D[6]))

Cost Group 'm_digit_clk' target slack:   155 ps
Target path end-point (Pin: DIGIT_REG_INST_digit_out_reg[7]/D (DFFSQX2M/D))

Cost Group 'm_ram_clk' target slack:   144 ps
Target path end-point (Pin: RAM_128x16_TEST_INST_RAM_128x16_INST/D[13] (ram_256x16A/D[13]))

Cost Group 'm_spi_clk' target slack:   153 ps
Target path end-point (Port: dtmf_recvr_core/port_pad_data_out[15])

Cost Group 'm_rcc_clk' target slack:   151 ps
Target path end-point (Pin: RESULTS_CONV_INST/r1477_reg[15]/SE (SDFFNHX1M/SE))

Cost Group 'refclk' target slack:   153 ps
Target path end-point (Port: dtmf_recvr_core/port_pad_data_out[15])

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr              237536        0 

     Cost Group            Target    Slack    Diff.  Constr.
------------------------------------------------------------
          m_clk               152      264              8000 
    m_dsram_clk               147     3674              8000 
      m_rcc_clk               151     3693              8000 
      m_ram_clk               144     4006              8000 
    m_digit_clk               155     6909              8000 
      m_spi_clk               153     6909              8000 
         refclk               153     6909              8000 

PBS_Techmap-Global Mapping - Elapsed_Time 68, CPU_Time 69.26172700000001
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:29:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:19:13 (Nov23) |  411.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:30:23) |  00:00:47(00:00:47) |  37.1( 11.8) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:30:23) |  00:00:01(00:00:00) |   0.8(  0.0) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:35:04) |  00:00:08(00:04:41) |   7.0( 70.8) |   10:24:41 (Nov23) |  428.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:35:05) |  00:00:01(00:00:01) |   0.8(  0.3) |   10:24:42 (Nov23) |  428.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:19(00:36:13) |  00:01:09(00:01:08) |  54.3( 17.1) |   10:25:50 (Nov23) |  425.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/dtmf_recvr_core/fv_map.fv.json' for netlist 'fv/dtmf_recvr_core/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/dtmf_recvr_core/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:29:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:19:13 (Nov23) |  411.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:30:23) |  00:00:47(00:00:47) |  36.8( 11.8) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:30:23) |  00:00:01(00:00:00) |   0.8(  0.0) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:35:04) |  00:00:08(00:04:41) |   7.0( 70.6) |   10:24:41 (Nov23) |  428.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:35:05) |  00:00:01(00:00:01) |   0.8(  0.3) |   10:24:42 (Nov23) |  428.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:19(00:36:13) |  00:01:09(00:01:08) |  53.8( 17.1) |   10:25:50 (Nov23) |  425.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:20(00:36:14) |  00:00:01(00:00:01) |   0.8(  0.3) |   10:25:51 (Nov23) |  425.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:29:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:19:13 (Nov23) |  411.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:30:23) |  00:00:47(00:00:47) |  36.8( 11.8) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:30:23) |  00:00:01(00:00:00) |   0.8(  0.0) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:35:04) |  00:00:08(00:04:41) |   7.0( 70.4) |   10:24:41 (Nov23) |  428.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:35:05) |  00:00:01(00:00:01) |   0.8(  0.3) |   10:24:42 (Nov23) |  428.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:19(00:36:13) |  00:01:09(00:01:08) |  53.8( 17.0) |   10:25:50 (Nov23) |  425.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:20(00:36:14) |  00:00:01(00:00:01) |   0.8(  0.3) |   10:25:51 (Nov23) |  425.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:20(00:36:15) |  00:00:00(00:00:01) |   0.0(  0.3) |   10:25:52 (Nov23) |  425.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:dtmf_recvr_core ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:29:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:19:13 (Nov23) |  411.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:30:23) |  00:00:47(00:00:47) |  36.8( 11.8) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:30:23) |  00:00:01(00:00:00) |   0.8(  0.0) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:35:04) |  00:00:08(00:04:41) |   7.0( 70.4) |   10:24:41 (Nov23) |  428.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:35:05) |  00:00:01(00:00:01) |   0.8(  0.3) |   10:24:42 (Nov23) |  428.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:19(00:36:13) |  00:01:09(00:01:08) |  53.8( 17.0) |   10:25:50 (Nov23) |  425.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:20(00:36:14) |  00:00:01(00:00:01) |   0.8(  0.3) |   10:25:51 (Nov23) |  425.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:20(00:36:15) |  00:00:00(00:00:01) |   0.0(  0.3) |   10:25:52 (Nov23) |  425.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:20(00:36:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:25:52 (Nov23) |  425.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                237326        0         0         0        0        6

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               237326        0         0         0        0        6

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                 237326        0         0         0        0        6

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:29:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:19:13 (Nov23) |  411.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:30:23) |  00:00:47(00:00:47) |  36.6( 11.8) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:30:23) |  00:00:01(00:00:00) |   0.8(  0.0) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:35:04) |  00:00:08(00:04:41) |   6.9( 70.4) |   10:24:41 (Nov23) |  428.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:35:05) |  00:00:01(00:00:01) |   0.8(  0.3) |   10:24:42 (Nov23) |  428.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:19(00:36:13) |  00:01:09(00:01:08) |  53.4( 17.0) |   10:25:50 (Nov23) |  425.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:20(00:36:14) |  00:00:01(00:00:01) |   0.8(  0.3) |   10:25:51 (Nov23) |  425.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:20(00:36:15) |  00:00:00(00:00:01) |   0.0(  0.3) |   10:25:52 (Nov23) |  425.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:20(00:36:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:25:52 (Nov23) |  425.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:36:15) |  00:00:01(00:00:00) |   0.8(  0.0) |   10:25:52 (Nov23) |  425.5 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:29:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:19:13 (Nov23) |  411.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:59(00:30:23) |  00:00:47(00:00:47) |  36.6( 11.8) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:00(00:30:23) |  00:00:01(00:00:00) |   0.8(  0.0) |   10:20:00 (Nov23) |  409.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:09(00:35:04) |  00:00:08(00:04:41) |   6.9( 70.4) |   10:24:41 (Nov23) |  428.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:10(00:35:05) |  00:00:01(00:00:01) |   0.8(  0.3) |   10:24:42 (Nov23) |  428.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:19(00:36:13) |  00:01:09(00:01:08) |  53.4( 17.0) |   10:25:50 (Nov23) |  425.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:20(00:36:14) |  00:00:01(00:00:01) |   0.8(  0.3) |   10:25:51 (Nov23) |  425.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:20(00:36:15) |  00:00:00(00:00:01) |   0.0(  0.3) |   10:25:52 (Nov23) |  425.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:20(00:36:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:25:52 (Nov23) |  425.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:36:15) |  00:00:01(00:00:00) |   0.8(  0.0) |   10:25:52 (Nov23) |  425.5 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:21(00:36:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   10:25:52 (Nov23) |  425.5 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -      9219    260212       428
##>M:Pre Cleanup                        1         -         -      9219    260212       428
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -      4603    211028       425
##>M:Const Prop                         0       264         0      4603    211028       425
##>M:Cleanup                            0       264         0      4600    210994       425
##>M:MBCI                               0         -         -      4600    210994       425
##>M:Misc                              68
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       71
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'dtmf_recvr_core'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           148            352                                      syn_map
@genus:root: 22> syn_opt
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.79 ohm (from lef_library)
Site size           : 3.28 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         0.00        0.000280  
M2              V         1.00        0.000282  
M3              H         1.00        0.000282  
M4              V         1.00        0.000282  
M5              H         1.00        0.000282  
M6              V         1.00        0.000282  
M7              H         1.00        0.000282  
M8              V         1.00        0.000310  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
METAL1          H         0.00         0.731250  
METAL2          V         1.00         0.385000  
METAL3          H         1.00         0.385000  
METAL4          V         1.00         0.385000  
METAL5          H         1.00         0.385000  
METAL6          V         1.00         0.385000  
METAL7          H         1.00         0.385000  
METAL8          V         1.00         0.067500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         0.00         0.160000  
METAL2          V         1.00         0.200000  
METAL3          H         1.00         0.200000  
METAL4          V         1.00         0.200000  
METAL5          H         1.00         0.200000  
METAL6          V         1.00         0.200000  
METAL7          H         1.00         0.200000  
METAL8          V         1.00         0.400000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'dtmf_recvr_core' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                237326        0         0         0        0        6
 const_prop               237326        0         0         0        0        6
 simp_cc_inputs           237035        0         0         0        0        4
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               237035        0         0         0        0        4

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 237035        0         0         0        0        4

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 incr_max_fo              237066        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         1  (        0 /        0 )  0.00
        plc_star         1  (        0 /        0 )  0.00
      drc_buf_sp         2  (        1 /        1 )  0.01
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 237066        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                237066        0         0         0        0        0
 rem_buf                  236715        0         0         0        0        0
 rem_inv                  236543        0         0         0        0        0
 merge_bi                 236494        0         0         0        0        0
 rem_inv_qb               236444        0         0         0        0        0
 io_phase                 236391        0         0         0        0        0
 gate_comp                236039        0         0         0        0        0
 gcomp_mog                236023        0         0         0        0        0
 glob_area                235417        0         0         0        0        0
 area_down                234908        0         0         0        0        0
 rem_buf                  234894        0         0         0        0        0
 merge_bi                 234887        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf       117  (       38 /       39 )  0.33
         rem_inv        50  (       24 /       24 )  0.16
        merge_bi        38  (        8 /        8 )  0.14
      rem_inv_qb        16  (        1 /        1 )  0.04
        io_phase        18  (        7 /        7 )  0.06
       gate_comp       175  (       56 /       56 )  0.78
       gcomp_mog        17  (        1 /        1 )  0.24
       glob_area        55  (       37 /       55 )  0.80
       area_down       166  (       83 /       84 )  1.63
      size_n_buf         3  (        0 /        0 )  0.09
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf        77  (        2 /        2 )  0.19
         rem_inv        23  (        0 /        0 )  0.05
        merge_bi        31  (        1 /        1 )  0.11
      rem_inv_qb         7  (        0 /        0 )  0.01

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               234887        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 234887        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                234887        0         0         0        0        0
 gate_comp                234866        0         0         0        0        0
 glob_area                234778        0         0         0        0        0
 area_down                234662        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf        75  (        0 /        0 )  0.15
         rem_inv        23  (        0 /        0 )  0.05
        merge_bi        30  (        0 /        0 )  0.10
      rem_inv_qb         7  (        0 /        0 )  0.01
        io_phase        11  (        0 /        0 )  0.02
       gate_comp       110  (        5 /        5 )  0.48
       gcomp_mog        14  (        0 /        0 )  0.20
       glob_area        55  (       21 /       55 )  0.74
       area_down       147  (       23 /       25 )  1.04
      size_n_buf         1  (        0 /        0 )  0.04
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'dtmf_recvr_core'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            19            277                                      syn_opt
@genus:root: 23> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Nov 23 2023  10:32:12 am
  Module:                 dtmf_recvr_core
  Technology libraries:   ss_g_1v08_125c 1.1
                          ss_hvt_1v08_125c 1.1
                          ram_256x16_slow 1.1
                          rom_512x16A_slow 1.1
                          pllclk 4.3
                          physical_cells 
                          ss_g_1v08_125c 1.1
                          ss_hvt_1v08_125c 1.1
                          ram_256x16_slow 1.1
                          rom_512x16A_slow 1.1
                          pllclk 4.3
                          physical_cells 
  Operating conditions:   ss_1v08_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

   Clock     Period 
--------------------
m_clk        8000.0 
m_digit_clk 16000.0 
m_dsram_clk 16000.0 
m_ram_clk   16000.0 
m_rcc_clk   16000.0 
m_spi_clk   16000.0 
refclk       8000.0 


    Cost      Critical         Violating 
   Group     Path Slack  TNS     Paths   
-----------------------------------------
default        No paths   0.0            
m_clk               1.2   0.0          0 
m_digit_clk      7105.2   0.0          0 
m_dsram_clk      3616.3   0.0          0 
m_ram_clk        4008.7   0.0          0 
m_rcc_clk        3953.0   0.0          0 
m_spi_clk        7105.2   0.0          0 
refclk           7105.2   0.0          0 
-----------------------------------------
Total                     0.0          0 

Instance Count
--------------
Leaf Instance Count             4416 
Physical Instance count            0 
Sequential Instance Count        514 
Combinational Instance Count    3902 
Hierarchical Instance Count        2 

Area
----
Cell Area                          208941.519
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    208941.519
Net Area                           25720.170
Total Area (Cell+Physical+Net)     234661.689

Max Fanout                         361 (m_clk)
Min Fanout                         0 (TDSP_CORE_INST_p[0])
Average Fanout                     2.6
Terms to net ratio                 3.6590
Terms to instance ratio            3.8976
Runtime                            223.660101 seconds
Elapsed Runtime                    2562 seconds
Genus peak memory usage            1006.09 
Innovus peak memory usage          no_value 
Hostname                           localhost
@genus:root: 24> write_db -to_file $(DESIGN)_syn.db
can't read "(DESIGN)": no such variable
@genus:root: 25> write_db -to_file $DESIGN_syn.db
can't read "DESIGN_syn": no such variable
@genus:root: 26> write_db -to_file ${DESIGN}_syn.db
Finished exporting design database to file 'dtmf_recvr_core_syn.db' for 'dtmf_recvr_core' (command execution time mm:ss cpu = 00:00, real = 00:00).
@genus:root: 27> write_netlist > ${DESIGN}_syn.v
invalid command name "write_netlist"
@genus:root: 28> write_netlist > ${DESIGN}_syn.v
invalid command name "write_netlist"
@genus:root: 29> write_sdc > ${DESIGN}_syn.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
@genus:root: 30> write_hdl > ${DESIGN}_syn.v
@genus:root: 31> q
Normal exit.