{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 14:49:58 2017 " "Info: Processing started: Wed Nov 22 14:49:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off yinyue -c yinyue " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off yinyue -c yinyue" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk12mhz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div_clk12mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk12mhz " "Info: Found entity 1: div_clk12mhz" {  } { { "div_clk12mhz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk12mhz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk6mhz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div_clk6mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk6mhz " "Info: Found entity 1: div_clk6mhz" {  } { { "div_clk6mhz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk6mhz.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk4hz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div_clk4hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk4hz " "Info: Found entity 1: div_clk4hz" {  } { { "div_clk4hz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk4hz.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk1mhz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div_clk1mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk1mhz " "Info: Found entity 1: div_clk1mhz" {  } { { "div_clk1mhz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk1mhz.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk1khz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div_clk1khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk1khz " "Info: Found entity 1: div_clk1khz" {  } { { "div_clk1khz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk1khz.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file song.v" { { "Info" "ISGN_ENTITY_NAME" "1 song " "Info: Found entity 1: song" {  } { { "song.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/song.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quma.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file quma.v" { { "Info" "ISGN_ENTITY_NAME" "1 quma " "Info: Found entity 1: quma" {  } { { "quma.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/quma.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp " "Info: Found entity 1: disp" {  } { { "disp.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/disp.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yinyue.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file yinyue.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 yinyue " "Info: Found entity 1: yinyue" {  } { { "yinyue.bdf" "" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Info: Found entity 1: led" {  } { { "led.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/led.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/yinyue/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "yinyue " "Info: Elaborating entity \"yinyue\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "song song:inst4 " "Info: Elaborating entity \"song\" for hierarchy \"song:inst4\"" {  } { { "yinyue.bdf" "inst4" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 48 496 640 176 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 song.v(15) " "Warning (10230): Verilog HDL assignment warning at song.v(15): truncated value with size 32 to match size of target (14)" {  } { { "song.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/song.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 song.v(42) " "Warning (10230): Verilog HDL assignment warning at song.v(42): truncated value with size 32 to match size of target (10)" {  } { { "song.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/song.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 song.v(201) " "Warning (10230): Verilog HDL assignment warning at song.v(201): truncated value with size 32 to match size of target (10)" {  } { { "song.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/song.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk6mhz div_clk6mhz:inst2 " "Info: Elaborating entity \"div_clk6mhz\" for hierarchy \"div_clk6mhz:inst2\"" {  } { { "yinyue.bdf" "inst2" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 0 224 376 96 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk12mhz div_clk12mhz:inst " "Info: Elaborating entity \"div_clk12mhz\" for hierarchy \"div_clk12mhz:inst\"" {  } { { "yinyue.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 64 16 176 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 div_clk12mhz.v(7) " "Warning (10230): Verilog HDL assignment warning at div_clk12mhz.v(7): truncated value with size 32 to match size of target (22)" {  } { { "div_clk12mhz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk12mhz.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk4hz div_clk4hz:inst1 " "Info: Elaborating entity \"div_clk4hz\" for hierarchy \"div_clk4hz:inst1\"" {  } { { "yinyue.bdf" "inst1" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 120 216 360 216 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 div_clk4hz.v(8) " "Warning (10230): Verilog HDL assignment warning at div_clk4hz.v(8): truncated value with size 32 to match size of target (22)" {  } { { "div_clk4hz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk4hz.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst3 " "Info: Elaborating entity \"led\" for hierarchy \"led:inst3\"" {  } { { "yinyue.bdf" "inst3" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 464 240 336 560 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quma quma:inst9 " "Info: Elaborating entity \"quma\" for hierarchy \"quma:inst9\"" {  } { { "yinyue.bdf" "inst9" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 88 736 928 216 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 quma.v(12) " "Warning (10230): Verilog HDL assignment warning at quma.v(12): truncated value with size 8 to match size of target (6)" {  } { { "quma.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/quma.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 quma.v(24) " "Warning (10230): Verilog HDL assignment warning at quma.v(24): truncated value with size 8 to match size of target (6)" {  } { { "quma.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/quma.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 quma.v(36) " "Warning (10230): Verilog HDL assignment warning at quma.v(36): truncated value with size 8 to match size of target (6)" {  } { { "quma.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/quma.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk1mhz div_clk1mhz:inst5 " "Info: Elaborating entity \"div_clk1mhz\" for hierarchy \"div_clk1mhz:inst5\"" {  } { { "yinyue.bdf" "inst5" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 232 216 368 328 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 div_clk1mhz.v(8) " "Warning (10230): Verilog HDL assignment warning at div_clk1mhz.v(8): truncated value with size 32 to match size of target (22)" {  } { { "div_clk1mhz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk1mhz.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp disp:inst8 " "Info: Elaborating entity \"disp\" for hierarchy \"disp:inst8\"" {  } { { "yinyue.bdf" "inst8" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 272 656 800 368 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk1khz div_clk1khz:inst6 " "Info: Elaborating entity \"div_clk1khz\" for hierarchy \"div_clk1khz:inst6\"" {  } { { "yinyue.bdf" "inst6" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 344 216 360 440 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 div_clk1khz.v(8) " "Warning (10230): Verilog HDL assignment warning at div_clk1khz.v(8): truncated value with size 32 to match size of target (22)" {  } { { "div_clk1khz.v" "" { Text "C:/Users/Administrator/Desktop/yinyue/div_clk1khz.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[0\] VCC " "Warning (13410): Pin \"dig\[0\]\" is stuck at VCC" {  } { { "yinyue.bdf" "" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 96 976 1152 112 "dig\[0..5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] VCC " "Warning (13410): Pin \"dig\[1\]\" is stuck at VCC" {  } { { "yinyue.bdf" "" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 96 976 1152 112 "dig\[0..5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] VCC " "Warning (13410): Pin \"dig\[2\]\" is stuck at VCC" {  } { { "yinyue.bdf" "" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 96 976 1152 112 "dig\[0..5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Warning (13410): Pin \"seg\[7\]\" is stuck at VCC" {  } { { "yinyue.bdf" "" { Schematic "C:/Users/Administrator/Desktop/yinyue/yinyue.bdf" { { 296 912 1088 312 "seg\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "435 " "Info: Implemented 435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "415 " "Info: Implemented 415 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 14:50:01 2017 " "Info: Processing ended: Wed Nov 22 14:50:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
