
*** Running vivado
    with args -log TopDatapath_Board.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopDatapath_Board.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source TopDatapath_Board.tcl -notrace
Command: synth_design -top TopDatapath_Board -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25744
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1202.340 ; gain = 407.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopDatapath_Board' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath_Board.v:39]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ClkDiv.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ClkDiv.v:13]
INFO: [Synth 8-6157] synthesizing module 'Mux2x1' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Mux2x1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux2x1' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Mux2x1.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'Out' does not match port width (32) of module 'Mux2x1' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath_Board.v:52]
WARNING: [Synth 8-689] width (1) of port connection 'Out' does not match port width (32) of module 'Mux2x1' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath_Board.v:54]
INFO: [Synth 8-6157] synthesizing module 'One4DigitDisplay' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/One4DigitDisplay.v:19]
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/SevenSegment.v:15]
INFO: [Synth 8-226] default block is never used [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/SevenSegment.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/SevenSegment.v:15]
INFO: [Synth 8-226] default block is never used [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/One4DigitDisplay.v:115]
WARNING: [Synth 8-567] referenced signal 'firstdigitA' should be on the sensitivity list [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/One4DigitDisplay.v:114]
WARNING: [Synth 8-567] referenced signal 'seconddigitA' should be on the sensitivity list [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/One4DigitDisplay.v:114]
WARNING: [Synth 8-567] referenced signal 'thirddigitA' should be on the sensitivity list [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/One4DigitDisplay.v:114]
WARNING: [Synth 8-567] referenced signal 'forthdigitA' should be on the sensitivity list [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/One4DigitDisplay.v:114]
INFO: [Synth 8-6155] done synthesizing module 'One4DigitDisplay' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/One4DigitDisplay.v:19]
INFO: [Synth 8-6157] synthesizing module 'TopDatapath' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:25]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Mux32Bit2To1.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Mux32Bit2To1.v:14]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ProgramCounter.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ProgramCounter.v:30]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/PCAdder.v:25]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/PCAdder.v:25]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/InstructionMemory.v:42]
INFO: [Synth 8-3876] $readmem data file 'out.mem' is read successfully [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/InstructionMemory.v:53]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/InstructionMemory.v:42]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/IF_ID_RegisterFile.v:15]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/IF_ID_RegisterFile.v:15]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Control.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Control' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Control.v:36]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/RegisterFile.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/RegisterFile.v:51]
INFO: [Synth 8-6157] synthesizing module 'FiveBitExtender' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/5BitExtender.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FiveBitExtender' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/5BitExtender.v:12]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft2' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ShiftLeft2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft2' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ShiftLeft2.v:21]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/SignExtension.v:12]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/SignExtension.v:12]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:15]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit3To1' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Mux32Bit3To1.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit3To1' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Mux32Bit3To1.v:14]
INFO: [Synth 8-6157] synthesizing module 'Mux5Bit2To1' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/Mux5Bit2To1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Mux5Bit2To1' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/Mux5Bit2To1.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ALU32Bit.v:33]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ALU32Bit.v:33]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/EX_MEM_RegisterFile.v:15]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/EX_MEM_RegisterFile.v:15]
WARNING: [Synth 8-689] width (1) of port connection 'outWire35' does not match port width (32) of module 'EX_MEM' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:289]
WARNING: [Synth 8-689] width (5) of port connection 'outWire33' does not match port width (32) of module 'EX_MEM' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:289]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/DataMemory.v:41]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/DataMemory.v:41]
INFO: [Synth 8-6157] synthesizing module 'AND_Gate' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/AND_Gate.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AND_Gate' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/AND_Gate.v:9]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/MEM_WB_RegisterFile.v:10]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/MEM_WB_RegisterFile.v:10]
INFO: [Synth 8-6155] done synthesizing module 'TopDatapath' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath.v:25]
WARNING: [Synth 8-689] width (16) of port connection 'wire2' does not match port width (32) of module 'TopDatapath' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath_Board.v:58]
WARNING: [Synth 8-689] width (16) of port connection 'wire13' does not match port width (32) of module 'TopDatapath' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath_Board.v:58]
INFO: [Synth 8-6155] done synthesizing module 'TopDatapath_Board' (0#1) [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.srcs/sources_1/new/TopDatapath_Board.v:39]
WARNING: [Synth 8-3848] Net outALUOp in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:21]
WARNING: [Synth 8-3848] Net outToBranch in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:22]
WARNING: [Synth 8-3848] Net outRegWrite in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:22]
WARNING: [Synth 8-3848] Net outMemWrite in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:22]
WARNING: [Synth 8-3848] Net outMemRead in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:22]
WARNING: [Synth 8-3848] Net outMemByte in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:22]
WARNING: [Synth 8-3848] Net outMemHalf in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:22]
WARNING: [Synth 8-3848] Net outRegDst in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:22]
WARNING: [Synth 8-3848] Net outJalSel in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:22]
WARNING: [Synth 8-3848] Net outJorBranch in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:22]
WARNING: [Synth 8-3848] Net outALUSrcA in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:23]
WARNING: [Synth 8-3848] Net outALUSrcB in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:23]
WARNING: [Synth 8-3848] Net outMemToReg in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:23]
WARNING: [Synth 8-3848] Net outWire10 in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:24]
WARNING: [Synth 8-3848] Net outWire14 in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:24]
WARNING: [Synth 8-3848] Net outWire9 in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:24]
WARNING: [Synth 8-3848] Net outWire15 in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:24]
WARNING: [Synth 8-3848] Net outWire16 in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:24]
WARNING: [Synth 8-3848] Net outWire17 in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:24]
WARNING: [Synth 8-3848] Net outWire18 in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:24]
WARNING: [Synth 8-3848] Net outWire27 in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:25]
WARNING: [Synth 8-3848] Net outWire28 in module/entity ID_EX does not have driver. [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/ID_EX_RegisterFile.v:25]
WARNING: [Synth 8-7129] Port Address[31] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[30] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[29] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[28] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[27] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[26] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[25] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[24] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[23] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[22] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[21] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[20] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[19] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[18] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[17] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[16] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[15] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[14] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[13] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address[12] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port outALUOp[4] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outALUOp[3] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outALUOp[2] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outALUOp[1] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outALUOp[0] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outToBranch in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outRegWrite in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outMemWrite in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outMemRead in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outMemByte in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outMemHalf in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outRegDst in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outJalSel in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outJorBranch in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outALUSrcA[1] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outALUSrcA[0] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outALUSrcB[1] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outALUSrcB[0] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outMemToReg[1] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outMemToReg[0] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[31] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[30] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[29] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[28] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[27] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[26] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[25] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[24] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[23] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[22] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[21] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[20] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[19] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[18] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[17] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[16] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[15] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[14] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[13] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[12] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[11] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[10] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[9] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[8] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[7] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[6] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[5] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[4] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[3] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[2] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[1] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire10[0] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[31] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[30] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[29] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[28] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[27] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[26] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[25] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[24] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[23] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[22] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[21] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[20] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[19] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[18] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[17] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[16] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[15] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[14] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[13] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[12] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[11] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[10] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[9] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[8] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[7] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[6] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[5] in module ID_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port outWire14[4] in module ID_EX is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1297.551 ; gain = 502.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1297.551 ; gain = 502.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1297.551 ; gain = 502.551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1297.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/One4DigitDisplay.xdc]
Finished Parsing XDC File [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/One4DigitDisplay.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/One4DigitDisplay.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopDatapath_Board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopDatapath_Board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1407.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1407.676 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1407.676 ; gain = 612.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1407.676 ; gain = 612.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1407.676 ; gain = 612.676
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ReadData_reg' [C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/DataMemory.v:100]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1407.676 ; gain = 612.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	               26 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 11    
	 243 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 4     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	  12 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	  20 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	  20 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 16    
	  12 Input    1 Bit        Muxes := 3     
	  20 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
WARNING: [Synth 8-6014] Unused sequential element Registers/registers_reg was removed. 
INFO: [Synth 8-6851] RAM (m3/datamem/memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[31]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[30]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[29]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[28]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[27]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[26]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[25]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[24]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[23]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[22]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[21]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[20]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[19]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[18]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[17]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[16]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[15]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[14]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[13]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[12]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[11]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[10]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[9]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[8]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[7]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[6]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[5]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[4]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[3]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[2]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[1]) is unused and will be removed from module TopDatapath_Board.
WARNING: [Synth 8-3332] Sequential element (m3/datamem/ReadData_reg[0]) is unused and will be removed from module TopDatapath_Board.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1407.676 ; gain = 612.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1407.676 ; gain = 612.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1407.676 ; gain = 612.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1407.676 ; gain = 612.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1407.676 ; gain = 612.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1407.676 ; gain = 612.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1407.676 ; gain = 612.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1407.676 ; gain = 612.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1407.676 ; gain = 612.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1407.676 ; gain = 612.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     3|
|4     |LUT2   |    31|
|5     |LUT4   |     5|
|6     |LUT5   |     8|
|7     |LUT6   |     6|
|8     |FDCE   |    41|
|9     |FDRE   |    20|
|10    |IBUF   |     2|
|11    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1407.676 ; gain = 612.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1407.676 ; gain = 502.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1407.676 ; gain = 612.676
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1407.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1407.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8f53ae4c
INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 167 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1407.676 ; gain = 1012.805
INFO: [Common 17-1381] The checkpoint 'C:/Users/tjwil/Desktop/ECE369A/LabsRepo/Labs/Lab4Files/Lab4.runs/synth_1/TopDatapath_Board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopDatapath_Board_utilization_synth.rpt -pb TopDatapath_Board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  2 11:49:04 2024...
