read -sv run_verilog_mid/adder_32b_8_84_ddcfe41b7f885734da45370242ede2a6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_84_ddcfe41b7f885734da45370242ede2a6_yosys.v
