A Verilog/SystemVerilog analyzer
Using ANTLR4 on Kotlin