VPR FPGA Placement and Routing.
Version: 8.1.0-dev+e1a876dba
Revision: v8.0.0-8134-ge1a876dba
Compiled: 2023-07-09T14:59:04
Compiler: GNU 11.3.0 on Linux-5.15.90.1-microsoft-standard-WSL2 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/majx/vtr-verilog-to-routing/vpr/vpr /home/majx/vtr-verilog-to-routing/parmys/parmys-plugin/tests/VexRiscv_Lite/k6_frac_N10_frac_chain_mem32K_40nm.xml VexRicsv_Lite --circuit_file VexRiscv_Lite.yosys.blif --route_chan_width 300


Architecture file: /home/majx/vtr-verilog-to-routing/parmys/parmys-plugin/tests/VexRiscv_Lite/k6_frac_N10_frac_chain_mem32K_40nm.xml
Circuit name: VexRicsv_Lite

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 17.1 MiB, delta_rss +2.5 MiB)

Timing analysis: ON
Circuit netlist file: VexRicsv_Lite.net
Circuit placement file: VexRicsv_Lite.place
Circuit routing file: VexRicsv_Lite.route
Circuit SDC file: VexRicsv_Lite.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 300
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 300
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.02 seconds (max_rss 25.0 MiB, delta_rss +7.9 MiB)
Circuit file: VexRiscv_Lite.yosys.blif
# Load circuit
Found constant-zero generator 'gnd'
Found constant-one generator 'vcc'
Found constant-zero generator 'unconn'
# Load circuit took 0.06 seconds (max_rss 39.4 MiB, delta_rss +14.4 MiB)
# Clean circuit
Absorbed 761 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   38 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 2
Swept output(s)     : 32 (32 dangling, 0 constant)
Swept net(s)        : 132
Swept block(s)      : 0
Constant Pins Marked: 38
# Clean circuit took 0.00 seconds (max_rss 39.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 39.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 39.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 7250
    .input       :     134
    .latch       :    1070
    .output      :     116
    0-LUT        :       2
    6-LUT        :    5464
    adder        :     377
    dual_port_ram:      87
  Nets  : 7469
    Avg Fanout:     2.5
    Max Fanout:  1157.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 25927
  Timing Graph Edges: 37666
  Timing Graph Levels: 110
# Build Timing Graph took 0.02 seconds (max_rss 41.3 MiB, delta_rss +1.9 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 1157 pins (4.5%), 1157 blocks (16.0%)
# Load Timing Constraints

SDC file 'VexRicsv_Lite.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 41.3 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'VexRiscv_Lite.yosys.blif'.

After removing unused inputs...
	total blocks: 7250, total nets: 7469, total inputs: 134, total outputs: 116
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   237/5936      3%                           19     7 x 7     
Failed route at end, repack cluster trying detailed routing at each stage.
Failed route at end, repack cluster trying detailed routing at each stage.
   474/5936      7%                           30    14 x 14    
   711/5936     11%                           42    14 x 14    
   948/5936     15%                           55    14 x 14    
  1185/5936     19%                           67    14 x 14    
  1422/5936     23%                           79    14 x 14    
  1659/5936     27%                           90    14 x 14    
  1896/5936     31%                          102    14 x 14    
  2133/5936     35%                          114    15 x 15    
  2370/5936     39%                          126    15 x 15    
  2607/5936     43%                          138    16 x 16    
  2844/5936     47%                          150    17 x 17    
  3081/5936     51%                          162    17 x 17    
  3318/5936     55%                          173    18 x 18    
  3555/5936     59%                          185    18 x 18    
  3792/5936     63%                          197    19 x 19    
  4029/5936     67%                          209    19 x 19    
  4266/5936     71%                          221    19 x 19    
  4503/5936     75%                          233    20 x 20    
  4740/5936     79%                          245    21 x 21    
  4977/5936     83%                          257    21 x 21    
  5214/5936     87%                          269    21 x 21    
  5451/5936     91%                          281    22 x 22    
  5688/5936     95%                          298    22 x 22    
  5925/5936     99%                          444    23 x 23    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 2971
  LEs used for logic and registers    : 849
  LEs used for logic only             : 2104
  LEs used for registers only         : 18

Incr Slack updates 1 in 0.000252389 sec
Full Max Req/Worst Slack updates 1 in 3.3827e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00038155 sec
FPGA sized to 23 x 23 (auto)
Device Utilization: 0.69 (target 1.00)
	Block Utilization: 0.37 Type: io
	Block Utilization: 0.95 Type: clb
	Block Utilization: 0.33 Type: memory

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        250                                  0.464                        0.536   
       clb        318                                20.4182                      7.69497   
   mult_36          0                                      0                            0   
    memory          3                                45.3333                           29   
Absorbed logical nets 4801 out of 7469 nets, 2668 nets not absorbed.

Netlist conversion complete.

# Packing took 7.96 seconds (max_rss 84.0 MiB, delta_rss +42.7 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'VexRicsv_Lite.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.479265 seconds).
Warning 2: Treated 2 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.50 seconds (max_rss 121.8 MiB, delta_rss +37.8 MiB)
Warning 3: Netlist contains 226 global net to non-global architecture pin connections
Warning 4: Logic block #316 (gnd) has only 1 output pin 'gnd.O[0]'. It may be a constant generator.

Pb types usage...
  io                   : 250
   inpad               : 134
   outpad              : 116
  clb                  : 318
   fle                 : 2971
    lut5inter          : 2971
     ble5              : 5873
      flut5            : 5496
       lut5            : 5392
        lut            : 5392
       ff              : 1070
      arithmetic       : 377
       lut4            : 74
        lut            : 74
       adder           : 377
  memory               : 3
   mem_1024x32_dp      : 3
    memory_slice       : 87

# Create Device
## Build Device Grid
FPGA sized to 23 x 23: 529 grid tiles (auto)

Resource usage...
	Netlist
		250	blocks of type: io
	Architecture
		672	blocks of type: io
	Netlist
		318	blocks of type: clb
	Architecture
		336	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		10	blocks of type: mult_36
	Netlist
		3	blocks of type: memory
	Architecture
		9	blocks of type: memory

Device Utilization: 0.69 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.37 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.95 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.33 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 121.8 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:26073
OPIN->CHANX/CHANY edge count before creating direct connections: 260640
OPIN->CHANX/CHANY edge count after creating direct connections: 260960
CHAN->CHAN type edge count:1239648
## Build routing resource graph took 1.13 seconds (max_rss 125.6 MiB, delta_rss +3.9 MiB)
  RR Graph Nodes: 118242
  RR Graph Edges: 1526681
# Create Device took 1.14 seconds (max_rss 125.6 MiB, delta_rss +3.9 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 2.13 seconds (max_rss 125.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 125.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 2.13 seconds (max_rss 125.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.07 seconds (max_rss 125.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.07 seconds (max_rss 125.6 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 125.6 MiB, delta_rss +0.0 MiB)

There are 6220 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 55501

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 185.002 td_cost: 1.21907e-06
Initial placement estimated Critical Path Delay (CPD): 21.4212 ns
Initial placement estimated setup Total Negative Slack (sTNS): -19270.6 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -21.4212 ns

Initial placement estimated setup slack histogram:
[ -2.1e-08: -1.9e-08) 201 (  8.0%) |***********
[ -1.9e-08: -1.7e-08)  71 (  2.8%) |****
[ -1.7e-08: -1.5e-08) 148 (  5.9%) |********
[ -1.5e-08: -1.3e-08)  51 (  2.0%) |***
[ -1.3e-08: -1.1e-08) 462 ( 18.3%) |**************************
[ -1.1e-08: -8.8e-09) 153 (  6.1%) |*********
[ -8.8e-09: -6.7e-09)  81 (  3.2%) |*****
[ -6.7e-09: -4.6e-09) 178 (  7.1%) |**********
[ -4.6e-09: -2.5e-09) 337 ( 13.4%) |*******************
[ -2.5e-09: -3.7e-10) 836 ( 33.2%) |***********************************************
Placement contains 10 placement macros involving 20 blocks (average macro size 2.000000)

Moves per temperature: 2368
Warning 5: Starting t: 226 of 571 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.6e-04   0.938     153.69 1.0662e-06  19.275  -1.79e+04  -19.275   0.592  0.0366   22.0     1.00      2368  0.200
   2    0.0 4.3e-04   0.959     138.21 9.3299e-07  18.952  -1.72e+04  -18.952   0.555  0.0217   22.0     1.00      4736  0.950
   3    0.0 4.1e-04   0.971     128.64 9.2833e-07  17.759  -1.72e+04  -17.759   0.522  0.0156   22.0     1.00      7104  0.950
   4    0.0 3.9e-04   0.971     123.54 8.6755e-07  17.634  -1.67e+04  -17.634   0.478  0.0133   22.0     1.00      9472  0.950
   5    0.0 3.7e-04   0.989     120.89 9.0514e-07  16.131  -1.55e+04  -16.131   0.482  0.0059   22.0     1.00     11840  0.950
   6    0.0 3.5e-04   0.989     119.75 8.9283e-07  15.872  -1.56e+04  -15.872   0.458  0.0075   22.0     1.00     14208  0.950
   7    0.0 3.4e-04   0.985     116.09 8.4803e-07  16.493  -1.57e+04  -16.493   0.457  0.0078   22.0     1.00     16576  0.950
   8    0.0 3.2e-04   0.987     113.15 8.4148e-07  16.330  -1.58e+04  -16.330   0.446  0.0058   22.0     1.00     18944  0.950
   9    0.0 3.0e-04   0.994     112.42 8.5032e-07  15.890  -1.55e+04  -15.890   0.412  0.0034   22.0     1.00     21312  0.950
  10    0.0 2.9e-04   0.988     111.32 7.0091e-07  15.984  -1.57e+04  -15.984   0.436  0.0042   21.4     1.20     23680  0.950
  11    0.0 2.7e-04   0.991     110.34 6.721e-07   15.868  -1.55e+04  -15.868   0.433  0.0052   21.3     1.23     26048  0.950
  12    0.0 2.6e-04   1.001     109.48 6.2058e-07  16.367  -1.57e+04  -16.367   0.415  0.0020   21.1     1.28     28416  0.950
  13    0.0 2.5e-04   0.995     108.81 5.2847e-07  16.513  -1.58e+04  -16.513   0.374  0.0027   20.6     1.46     30784  0.950
  14    0.0 2.3e-04   0.987     107.20 4.0094e-07  15.742  -1.54e+04  -15.742   0.397  0.0056   19.2     1.92     33152  0.950
  15    0.0 2.2e-04   0.998     106.58 3.2794e-07  15.783  -1.54e+04  -15.783   0.391  0.0015   18.4     2.19     35520  0.950
  16    0.0 2.1e-04   0.997     106.74 2.6541e-07  15.858  -1.53e+04  -15.858   0.371  0.0029   17.5     2.49     37888  0.950
  17    0.0 2.0e-04   0.996     105.99 2.1272e-07  15.808  -1.53e+04  -15.808   0.369  0.0017   16.3     2.90     40256  0.950
  18    0.0 1.9e-04   0.993     105.43 1.7291e-07  15.746  -1.52e+04  -15.746   0.373  0.0030   15.1     3.28     42624  0.950
  19    0.0 1.8e-04   0.996     104.82 1.4267e-07  15.790  -1.53e+04  -15.790   0.366  0.0021   14.1     3.62     44992  0.950
  20    0.0 1.7e-04   0.997     104.28 1.2e-07     15.792  -1.53e+04  -15.792   0.355  0.0016   13.1     3.97     47360  0.950
  21    0.0 1.6e-04   0.993     103.99 1.0163e-07  15.743  -1.53e+04  -15.743   0.361  0.0027   12.0     4.34     49728  0.950
  22    0.0 1.6e-04   0.997     103.70 9.164e-08   15.550  -1.52e+04  -15.550   0.335  0.0022   11.0     4.66     52096  0.950
  23    0.0 1.5e-04   0.995     103.09 7.9827e-08  15.514  -1.52e+04  -15.514   0.334  0.0036    9.9     5.04     54464  0.950
  24    0.0 1.4e-04   0.999     102.98 6.9216e-08  15.514  -1.52e+04  -15.514   0.323  0.0013    8.8     5.39     56832  0.950
  25    0.0 1.3e-04   0.997     102.67 5.9805e-08  15.514  -1.51e+04  -15.514   0.318  0.0026    7.8     5.74     59200  0.950
  26    0.0 1.3e-04   0.994     101.96 5.3823e-08  15.514  -1.51e+04  -15.514   0.334  0.0034    6.8     6.05     61568  0.950
  27    0.0 1.2e-04   0.997     101.29 5.0708e-08  15.412  -1.51e+04  -15.412   0.299  0.0011    6.1     6.30     63936  0.950
  28    0.0 1.1e-04   0.997     101.37 4.5791e-08  15.412  -1.51e+04  -15.412   0.317  0.0020    5.3     6.58     66304  0.950
  29    0.0 1.1e-04   0.999     101.01 4.186e-08   15.429   -1.5e+04  -15.429   0.305  0.0006    4.6     6.80     68672  0.950
  30    0.0 1.0e-04   0.999     101.27 3.9094e-08  15.429   -1.5e+04  -15.429   0.287  0.0010    4.0     7.01     71040  0.950
  31    0.0 9.8e-05   0.999     101.34 3.6972e-08  15.429   -1.5e+04  -15.429   0.286  0.0006    3.4     7.21     73408  0.950
  32    0.0 9.3e-05   0.995     100.58 3.5223e-08  15.429  -1.51e+04  -15.429   0.405  0.0036    2.9     7.38     75776  0.950
  33    0.0 8.8e-05   0.997      99.85 3.6005e-08  15.251  -1.51e+04  -15.251   0.380  0.0018    2.8     7.42     78144  0.950
  34    0.0 8.4e-05   0.998      98.97 3.561e-08   15.251   -1.5e+04  -15.251   0.379  0.0017    2.6     7.47     80512  0.950
  35    0.0 8.0e-05   0.999      98.96 3.489e-08   15.251   -1.5e+04  -15.251   0.395  0.0008    2.4     7.52     82880  0.950
  36    0.0 7.6e-05   0.998      98.64 3.441e-08   15.251   -1.5e+04  -15.251   0.375  0.0011    2.3     7.56     85248  0.950
  37    0.0 7.2e-05   0.999      98.58 3.3957e-08  15.251   -1.5e+04  -15.251   0.357  0.0011    2.2     7.61     87616  0.950
  38    0.0 6.8e-05   0.997      98.38 3.3623e-08  15.251   -1.5e+04  -15.251   0.345  0.0018    2.0     7.67     89984  0.950
  39    0.0 6.5e-05   0.999      98.09 3.2546e-08  15.251   -1.5e+04  -15.251   0.321  0.0004    1.8     7.73     92352  0.950
  40    0.0 6.2e-05   0.998      98.07 3.1911e-08  15.251   -1.5e+04  -15.251   0.324  0.0012    1.6     7.80     94720  0.950
  41    0.0 5.9e-05   0.999      97.86 3.1319e-08  15.251   -1.5e+04  -15.251   0.314  0.0008    1.4     7.87     97088  0.950
  42    0.0 5.6e-05   1.000      97.82 3.0952e-08  15.251  -1.49e+04  -15.251   0.319  0.0004    1.2     7.92     99456  0.950
  43    0.0 5.3e-05   0.998      97.41 3.067e-08   15.251   -1.5e+04  -15.251   0.291  0.0007    1.1     7.97    101824  0.950
  44    0.0 5.0e-05   0.999      97.50 3.0118e-08  15.251  -1.49e+04  -15.251   0.290  0.0003    1.0     8.00    104192  0.950
  45    0.0 4.8e-05   1.000      97.47 2.9946e-08  15.251  -1.49e+04  -15.251   0.294  0.0004    1.0     8.00    106560  0.950
  46    0.0 4.5e-05   0.999      97.34 2.991e-08   15.251  -1.49e+04  -15.251   0.285  0.0005    1.0     8.00    108928  0.950
  47    0.0 4.3e-05   0.999      97.24 2.975e-08   15.251  -1.49e+04  -15.251   0.278  0.0007    1.0     8.00    111296  0.950
  48    0.0 4.1e-05   1.000      97.03 2.9682e-08  15.251  -1.49e+04  -15.251   0.257  0.0002    1.0     8.00    113664  0.950
  49    0.0 3.9e-05   0.998      96.97 2.979e-08   15.251  -1.49e+04  -15.251   0.269  0.0006    1.0     8.00    116032  0.950
  50    0.0 3.7e-05   0.999      96.86 2.9703e-08  15.251  -1.49e+04  -15.251   0.234  0.0005    1.0     8.00    118400  0.950
  51    0.0 3.5e-05   0.999      96.67 2.9857e-08  15.251  -1.49e+04  -15.251   0.245  0.0005    1.0     8.00    120768  0.950
  52    0.0 3.3e-05   1.000      96.61 2.9848e-08  15.251  -1.49e+04  -15.251   0.251  0.0002    1.0     8.00    123136  0.950
  53    0.0 3.2e-05   0.999      96.56 2.9641e-08  15.251  -1.49e+04  -15.251   0.228  0.0002    1.0     8.00    125504  0.950
  54    0.0 3.0e-05   0.999      96.42 2.965e-08   15.251  -1.49e+04  -15.251   0.232  0.0004    1.0     8.00    127872  0.950
  55    0.0 2.9e-05   1.000      96.38 2.9721e-08  15.251  -1.49e+04  -15.251   0.211  0.0002    1.0     8.00    130240  0.950
  56    0.0 2.7e-05   1.000      96.42 2.97e-08    15.251  -1.49e+04  -15.251   0.222  0.0002    1.0     8.00    132608  0.950
  57    0.0 2.6e-05   0.999      96.30 2.9695e-08  15.251  -1.49e+04  -15.251   0.208  0.0003    1.0     8.00    134976  0.950
  58    0.0 2.5e-05   0.999      96.22 2.9915e-08  15.251  -1.49e+04  -15.251   0.203  0.0005    1.0     8.00    137344  0.950
  59    0.0 2.3e-05   1.000      96.17 2.9577e-08  15.251  -1.49e+04  -15.251   0.214  0.0001    1.0     8.00    139712  0.950
  60    0.0 2.2e-05   0.999      96.08 2.9588e-08  15.251  -1.49e+04  -15.251   0.185  0.0002    1.0     8.00    142080  0.950
  61    0.0 2.1e-05   1.000      95.94 2.9677e-08  15.251  -1.49e+04  -15.251   0.196  0.0002    1.0     8.00    144448  0.950
  62    0.0 2.0e-05   1.000      95.95 2.968e-08   15.251  -1.49e+04  -15.251   0.187  0.0001    1.0     8.00    146816  0.950
  63    0.0 1.9e-05   0.999      95.88 2.9626e-08  15.251  -1.49e+04  -15.251   0.174  0.0003    1.0     8.00    149184  0.950
  64    0.0 1.8e-05   1.000      95.91 2.9693e-08  15.251  -1.49e+04  -15.251   0.170  0.0001    1.0     8.00    151552  0.950
  65    0.0 1.7e-05   1.000      95.89 2.9612e-08  15.251  -1.49e+04  -15.251   0.182  0.0001    1.0     8.00    153920  0.950
  66    0.0 1.6e-05   1.000      95.89 2.9631e-08  15.251  -1.49e+04  -15.251   0.179  0.0003    1.0     8.00    156288  0.950
  67    0.0 1.5e-05   1.000      95.85 2.9641e-08  15.251  -1.49e+04  -15.251   0.172  0.0001    1.0     8.00    158656  0.950
  68    0.0 1.5e-05   1.000      95.85 2.9599e-08  15.251  -1.49e+04  -15.251   0.178  0.0001    1.0     8.00    161024  0.950
  69    0.0 1.4e-05   1.000      95.81 2.9643e-08  15.251  -1.49e+04  -15.251   0.171  0.0001    1.0     8.00    163392  0.950
  70    0.0 1.3e-05   1.000      95.79 2.9593e-08  15.251  -1.49e+04  -15.251   0.169  0.0002    1.0     8.00    165760  0.950
  71    0.0 1.3e-05   1.000      95.74 2.9627e-08  15.251  -1.49e+04  -15.251   0.152  0.0002    1.0     8.00    168128  0.950
  72    0.0 1.2e-05   1.000      95.73 2.9609e-08  15.251  -1.49e+04  -15.251   0.145  0.0001    1.0     8.00    170496  0.950
  73    0.0 9.6e-06   1.000      95.70 2.9649e-08  15.251  -1.49e+04  -15.251   0.141  0.0001    1.0     8.00    172864  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=95.6607, TD costs=2.96794e-08, CPD= 15.251 (ns) 
  74    0.0 7.7e-06   1.000      95.59 2.9678e-08  15.251  -1.49e+04  -15.251   0.095  0.0001    1.0     8.00    175232  0.800
  75    0.0 6.1e-06   1.000      95.56 2.9671e-08  15.251  -1.49e+04  -15.251   0.066  0.0000    1.0     8.00    177600  0.800
  76    0.0 4.9e-06   1.000      95.55 2.9658e-08  15.251  -1.49e+04  -15.251   0.058  0.0001    1.0     8.00    179968  0.800
  77    0.0 3.9e-06   1.000      95.53 2.9654e-08  15.251  -1.49e+04  -15.251   0.057  0.0001    1.0     8.00    182336  0.800
  78    0.0 3.1e-06   1.000      95.49 2.967e-08   15.251  -1.49e+04  -15.251   0.057  0.0001    1.0     8.00    184704  0.800
  79    0.0 2.5e-06   1.000      95.48 2.9654e-08  15.251  -1.49e+04  -15.251   0.057  0.0000    1.0     8.00    187072  0.800
  80    0.0 2.0e-06   1.000      95.46 2.9672e-08  15.251  -1.49e+04  -15.251   0.046  0.0000    1.0     8.00    189440  0.800
  81    0.0 0.0e+00   1.000      95.47 2.9666e-08  15.251  -1.49e+04  -15.251   0.031  0.0001    1.0     8.00    191808  0.800
## Placement Quench took 0.02 seconds (max_rss 125.6 MiB)
post-quench CPD = 15.2508 (ns) 

BB estimate of min-dist (placement) wire length: 28641

Completed placement consistency check successfully.

Swaps called: 192379

Aborted Move Reasons:
  duplicate block move to location: 1
  macro_from swap to location illegal: 169

Placement estimated critical path delay (least slack): 15.2508 ns, Fmax: 65.5703 MHz
Placement estimated setup Worst Negative Slack (sWNS): -15.2508 ns
Placement estimated setup Total Negative Slack (sTNS): -14872.5 ns

Placement estimated setup slack histogram:
[ -1.5e-08: -1.4e-08)  32 (  1.3%) |**
[ -1.4e-08: -1.2e-08) 228 (  9.1%) |*************
[ -1.2e-08: -1.1e-08) 217 (  8.6%) |*************
[ -1.1e-08: -9.3e-09) 374 ( 14.9%) |**********************
[ -9.3e-09: -7.8e-09) 138 (  5.5%) |********
[ -7.8e-09: -6.3e-09)  98 (  3.9%) |******
[ -6.3e-09: -4.8e-09) 159 (  6.3%) |*********
[ -4.8e-09: -3.3e-09) 200 (  7.9%) |************
[ -3.3e-09: -1.9e-09) 273 ( 10.8%) |****************
[ -1.9e-09: -3.7e-10) 799 ( 31.7%) |***********************************************

Placement estimated geomean non-virtual intra-domain period: 15.2508 ns (65.5703 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 15.2508 ns (65.5703 MHz)

Placement cost: 0.999616, bb_cost: 95.4709, td_cost: 2.96479e-08, 

Placement resource usage:
  io     implemented as io    : 250
  clb    implemented as clb   : 318
  memory implemented as memory: 3

Placement number of temperatures: 81
Placement total # of swap attempts: 192379
	Swaps accepted:  55108 (28.6 %)
	Swaps rejected: 125921 (65.5 %)
	Swaps aborted :  11350 ( 5.9 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                10.56            58.31           41.69          0.00         
                   Median                 10.50            50.07           29.33          20.60        
                   W. Centroid            10.48            54.98           30.21          14.80        
                   Centroid               10.51            54.33           30.45          15.23        
                   W. Median              0.59             13.29           54.20          32.52        

clb                Uniform                13.32            6.97            92.81          0.22         
                   Median                 13.21            13.47           84.77          1.76         
                   W. Centroid            13.28            10.66           89.23          0.11         
                   Centroid               13.39            11.50           88.35          0.15         
                   W. Median              0.81             1.48            95.81          2.71         
                   Crit. Uniform          1.45             0.00            100.00         0.00         
                   Feasible Region        1.40             0.00            100.00         0.00         

memory             Uniform                0.12             1.79            98.21          0.00         
                   Median                 0.12             0.45            83.04          16.52        
                   W. Centroid            0.13             0.78            80.08          19.14        
                   Centroid               0.12             0.00            79.22          20.78        
                   W. Median              0.01             0.00            60.00          40.00        


Placement Quench timing analysis took 0.00434568 seconds (0.00361095 STA, 0.00073473 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.402981 seconds (0.340528 STA, 0.0624532 slack) (83 full updates: 83 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 1.43 seconds (max_rss 125.6 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1218 ( 18.1%) |****************************************
[      0.1:      0.2)  761 ( 11.3%) |*************************
[      0.2:      0.3) 1413 ( 20.9%) |**********************************************
[      0.3:      0.4)  965 ( 14.3%) |*******************************
[      0.4:      0.5)  707 ( 10.5%) |***********************
[      0.5:      0.6)  705 ( 10.5%) |***********************
[      0.6:      0.7)  655 (  9.7%) |*********************
[      0.7:      0.8)  186 (  2.8%) |******
[      0.8:      0.9)   74 (  1.1%) |**
[      0.9:        1)   61 (  0.9%) |**
## Initializing router criticalities took 0.10 seconds (max_rss 125.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  816582    2665    6220    2611 ( 2.208%)   35879 (12.9%)   16.485 -1.624e+04    -16.485      0.000      0.000      N/A
Incr Slack updates 83 in 0.0233659 sec
Full Max Req/Worst Slack updates 18 in 0.000692351 sec
Incr Max Req/Worst Slack updates 65 in 0.00318467 sec
Incr Criticality updates 56 in 0.0218252 sec
Full Criticality updates 27 in 0.00947879 sec
   2    0.1     0.5   15  386314    1628    4557     756 ( 0.639%)   35809 (12.9%)   16.482 -1.623e+04    -16.482      0.000      0.000      N/A
   3    0.0     0.6    1  117596     752    2053     463 ( 0.392%)   35932 (13.0%)   16.483 -1.625e+04    -16.483      0.000      0.000      N/A
   4    0.0     0.8    0   86675     449    1265     269 ( 0.227%)   35932 (13.0%)   16.483 -1.624e+04    -16.483      0.000      0.000      N/A
   5    0.0     1.1    1   36374     262     731     141 ( 0.119%)   36078 (13.0%)   16.483 -1.624e+04    -16.483      0.000      0.000      N/A
   6    0.0     1.4    0   21583     157     386      74 ( 0.063%)   36144 (13.0%)   16.483 -1.624e+04    -16.483      0.000      0.000      N/A
   7    0.0     1.9    0   12556      94     222      27 ( 0.023%)   36191 (13.1%)   16.483 -1.624e+04    -16.483      0.000      0.000      N/A
   8    0.0     2.4    0    3768      34      52       8 ( 0.007%)   36211 (13.1%)   16.483 -1.624e+04    -16.483      0.000      0.000      N/A
   9    0.0     3.1    0    2413      15      26       5 ( 0.004%)   36211 (13.1%)   16.483 -1.624e+04    -16.483      0.000      0.000      N/A
  10    0.0     4.1    0     906       6       9       0 ( 0.000%)   36216 (13.1%)   16.483 -1.624e+04    -16.483      0.000      0.000       11
Restoring best routing
Critical path: 16.4833 ns
Successfully routed after 10 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 1132 ( 16.8%) |*************************************
[      0.1:      0.2)  791 ( 11.7%) |**************************
[      0.2:      0.3) 1416 ( 21.0%) |**********************************************
[      0.3:      0.4)  917 ( 13.6%) |******************************
[      0.4:      0.5)  774 ( 11.5%) |*************************
[      0.5:      0.6)  644 (  9.5%) |*********************
[      0.6:      0.7)  697 ( 10.3%) |***********************
[      0.7:      0.8)  239 (  3.5%) |********
[      0.8:      0.9)   72 (  1.1%) |**
[      0.9:        1)   63 (  0.9%) |**
Router Stats: total_nets_routed: 6062 total_connections_routed: 15521 total_heap_pushes: 1484767 total_heap_pops: 276479 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 1484767 total_external_heap_pops: 276479 total_external_SOURCE_pushes: 14813 total_external_SOURCE_pops: 6815 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 14813 rt_node_SOURCE_high_fanout_pushes: 131 rt_node_SOURCE_entire_tree_pushes: 14682 total_external_SINK_pushes: 33337 total_external_SINK_pops: 28417 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 41015 total_external_IPIN_pops: 33470 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 15234 total_external_OPIN_pops: 7573 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 9133 rt_node_OPIN_high_fanout_pushes: 130 rt_node_OPIN_entire_tree_pushes: 9003 total_external_CHANX_pushes: 684148 total_external_CHANX_pops: 100100 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 48656 rt_node_CHANX_high_fanout_pushes: 3122 rt_node_CHANX_entire_tree_pushes: 45534 total_external_CHANY_pushes: 696220 total_external_CHANY_pops: 100104 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 58014 rt_node_CHANY_high_fanout_pushes: 3801 rt_node_CHANY_entire_tree_pushes: 54213 total_number_of_adding_all_rt: 352910 total_number_of_adding_high_fanout_rt: 845 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 134 
# Routing took 0.47 seconds (max_rss 125.6 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.01 seconds (max_rss 125.6 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -102272330
Circuit successfully routed with a channel width factor of 300.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 125.6 MiB, delta_rss +0.0 MiB)
Found 8492 mismatches between routing and packing results.
Fixed 6012 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.06 seconds (max_rss 125.6 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        250                                  0.464                        0.536   
       clb        318                                20.4182                      7.69497   
   mult_36          0                                      0                            0   
    memory          3                                45.3333                           29   
Absorbed logical nets 4801 out of 7469 nets, 2668 nets not absorbed.


Average number of bends per net: 1.22064  Maximum # of bends: 16

Number of global nets: 3
Number of routed nets (nonglobal): 2665
Wire length results (in units of 1 clb segments)...
	Total wirelength: 36216, average net length: 13.5895
	Maximum net length: 298

Wire length results in terms of physical segments...
	Total wiring segments used: 9429, average wire segments per net: 3.53809
	Maximum segments used by a net: 78
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 10

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)  44 (  4.5%) |****
[      0.1:      0.2) 572 ( 59.1%) |***********************************************
[        0:      0.1) 352 ( 36.4%) |*****************************
Maximum routing channel utilization:      0.25 at (13,8)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      54  27.565      300
                         1      45  17.043      300
                         2      50  23.130      300
                         3      52  27.565      300
                         4      55  37.130      300
                         5      57  34.696      300
                         6      53  38.217      300
                         7      69  44.652      300
                         8      76  47.870      300
                         9      57  40.261      300
                        10      51  38.304      300
                        11      52  38.652      300
                        12      63  41.261      300
                        13      60  45.174      300
                        14      67  42.043      300
                        15      67  42.304      300
                        16      64  39.696      300
                        17      52  29.696      300
                        18      41  24.174      300
                        19      48  23.652      300
                        20      42  21.565      300
                        21      37  17.522      300
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      34  12.348      300
                         1      50  23.391      300
                         2      50  27.043      300
                         3      68  40.130      300
                         4      67  41.435      300
                         5      65  36.043      300
                         6      45  29.000      300
                         7      68  47.739      300
                         8      72  46.348      300
                         9      65  42.870      300
                        10      51  34.391      300
                        11      78  51.739      300
                        12      76  50.783      300
                        13      65  43.435      300
                        14      61  34.261      300
                        15      82  52.087      300
                        16      80  49.478      300
                        17      61  35.652      300
                        18      57  30.826      300
                        19      74  42.870      300
                        20      64  36.174      300
                        21      48  24.391      300

Total tracks in x-direction: 6600, in y-direction: 6600

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.70004e+07
	Total used logic block area: 1.87823e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 8.79798e+06, per logic tile: 16631.3

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  39600
                                                      Y      4  39600

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.113

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.125

Segment usage by type (index):              name type utilization
                               ----------------- ---- -----------
                               unnamed_segment_0    0       0.119

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.2e-10:  3.3e-10) 760 ( 30.2%) |***********************************************
[  3.3e-10:  5.4e-10) 275 ( 10.9%) |*****************
[  5.4e-10:  7.5e-10) 467 ( 18.5%) |*****************************
[  7.5e-10:  9.5e-10) 155 (  6.2%) |**********
[  9.5e-10:  1.2e-09) 296 ( 11.8%) |******************
[  1.2e-09:  1.4e-09) 122 (  4.8%) |********
[  1.4e-09:  1.6e-09)  34 (  1.4%) |**
[  1.6e-09:  1.8e-09) 192 (  7.6%) |************
[  1.8e-09:    2e-09)  57 (  2.3%) |****
[    2e-09:  2.2e-09) 160 (  6.4%) |**********

Final critical path delay (least slack): 16.4833 ns, Fmax: 60.6676 MHz
Final setup Worst Negative Slack (sWNS): -16.4833 ns
Final setup Total Negative Slack (sTNS): -16239 ns

Final setup slack histogram:
[ -1.6e-08: -1.5e-08)  32 (  1.3%) |**
[ -1.5e-08: -1.3e-08) 235 (  9.3%) |**************
[ -1.3e-08: -1.2e-08) 130 (  5.2%) |********
[ -1.2e-08:   -1e-08) 455 ( 18.1%) |***************************
[   -1e-08: -8.5e-09) 144 (  5.7%) |*********
[ -8.5e-09: -6.9e-09) 104 (  4.1%) |******
[ -6.9e-09: -5.3e-09) 151 (  6.0%) |*********
[ -5.3e-09: -3.6e-09) 196 (  7.8%) |************
[ -3.6e-09:   -2e-09) 275 ( 10.9%) |****************
[   -2e-09: -4.4e-10) 796 ( 31.6%) |***********************************************

Final geomean non-virtual intra-domain period: 16.4833 ns (60.6676 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 16.4833 ns (60.6676 MHz)

Incr Slack updates 1 in 0.000267249 sec
Full Max Req/Worst Slack updates 1 in 3.7891e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000337619 sec
Flow timing analysis took 0.712548 seconds (0.631378 STA, 0.0811696 slack) (96 full updates: 84 setup, 0 hold, 12 combined).
VPR succeeded
The entire flow of VPR took 14.37 seconds (max_rss 125.6 MiB)
Incr Slack updates 11 in 0.00329849 sec
Full Max Req/Worst Slack updates 3 in 0.000118005 sec
Incr Max Req/Worst Slack updates 8 in 0.000561637 sec
Incr Criticality updates 7 in 0.00257158 sec
Full Criticality updates 4 in 0.00171465 sec
