/*
 * Copyright (C) Huawei Technologies Co., Ltd. 2001-2023. All rights reserved.
 *
 * Description: file name soc_npu_hwts_interface.h
 *              Auto gen from file "Hi36C0 V100 ES SOC寄存器手册_NPU_HWTS.xml"
 * Author     : Generated by tool
 * Create     : 2023-4-26 17:36:17
 */

#ifndef __SOC_NPU_HWTS_INTERFACE_H__
#define __SOC_NPU_HWTS_INTERFACE_H__


/*****************************************************************************
  1 Other head file
*****************************************************************************/


#ifdef __cplusplus
#if __cplusplus
    extern "C" {
#endif
#endif


/*****************************************************************************
  2 macro
*****************************************************************************/

/****************************************************************************
                     (1/14) hwts_glb_reg
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_SEC_EN_UNION */
#define SOC_NPU_HWTS_HWTS_SEC_EN_ADDR(base)                   ((base) + (0x0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_HOST_MID_CFG_UNION */
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_ADDR(base)             ((base) + (0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_HOST_MID_CFG_EN_UNION */
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_EN_ADDR(base)          ((base) + (0x8UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_GLB_CTRL_S_UNION */
#define SOC_NPU_HWTS_HWTS_GLB_CTRL_S_ADDR(base)            ((base) + (0xc))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_CFG0_ADDR(base)                ((base) + (0x10UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_SQ_SEC_EN_UNION */
#define SOC_NPU_HWTS_HWTS_SQ_SEC_EN_ADDR(base, m)             ((base) + (0x80+0x4*(m)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_SYNC_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_SYNC_CTRL_ADDR(base)                ((base) + (0xc0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG0_ADDR(base)       ((base) + (0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG1_ADDR(base)       ((base) + (0x1004UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG0_ADDR(base)       ((base) + (0x1008UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG1_ADDR(base)       ((base) + (0x100cUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG0_ADDR(base)   ((base) + (0x1010UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG1_ADDR(base)   ((base) + (0x1014UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG0_ADDR(base)       ((base) + (0x1040UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG1_ADDR(base)       ((base) + (0x1044UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x1080UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x1084UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_UNION */
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_ADDR(base)          ((base) + (0x1100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_UNION */
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_ADDR(base)          ((base) + (0x1104UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXPROT_SETTING2_UNION */
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING2_ADDR(base)          ((base) + (0x1108UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_UNION */
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_ADDR(base)          ((base) + (0x1200UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXPROT_SETTING4_UNION */
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING4_ADDR(base)          ((base) + (0x1204UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXPROT_SETTING5_UNION */
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING5_ADDR(base)          ((base) + (0x1208UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x2000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x2004UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_UNION */
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_ADDR(base)         ((base) + (0x2100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_UNION */
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_ADDR(base)         ((base) + (0x2104UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_UNION */
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_ADDR(base)         ((base) + (0x2108UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_UNION */
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_ADDR(base)         ((base) + (0x210cUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_UNION */
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_ADDR(base)         ((base) + (0x2110UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_GLB_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_ADDR(base)                ((base) + (0x2800UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_GLB_CTRL1_UNION */
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_ADDR(base)                ((base) + (0x2804UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_GLB_CTRL2_UNION */
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_ADDR(base)                ((base) + (0x2808UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_GLB_CTRL3_UNION */
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_ADDR(base)                ((base) + (0x280cUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_GLB_CTRL4_UNION */
#define SOC_NPU_HWTS_HWTS_GLB_CTRL4_ADDR(base)                ((base) + (0x2810UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_GLB_CTRL5_UNION */
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_ADDR(base)                ((base) + (0x2c00UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_NOTIFYID_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_NOTIFYID_CTRL_ADDR(base)            ((base) + (0x2c80+ sync_grp*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_HTS_EVENT_SEND_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_SEND_CTRL_ADDR(base)      ((base) + (0x2cc0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RW_ECO0_RESERVED_UNION */
#define SOC_NPU_HWTS_HWTS_RW_ECO0_RESERVED_ADDR(base)         ((base) + (0x2ff0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RW_ECO1_RESERVED_UNION */
#define SOC_NPU_HWTS_HWTS_RW_ECO1_RESERVED_ADDR(base)         ((base) + (0x2ff4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RO_ECO0_RESERVED_UNION */
#define SOC_NPU_HWTS_HWTS_RO_ECO0_RESERVED_ADDR(base)         ((base) + (0x2ff8UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RO_ECO1_RESERVED_UNION */
#define SOC_NPU_HWTS_HWTS_RO_ECO1_RESERVED_ADDR(base)         ((base) + (0x2ffcUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL0_ADDR(base)       ((base) + (0x3000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL1_UNION */
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL1_ADDR(base)       ((base) + (0x3004UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL2_UNION */
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL2_ADDR(base)       ((base) + (0x3008UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL3_UNION */
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL3_ADDR(base)       ((base) + (0x300cUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL4_UNION */
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL4_ADDR(base)       ((base) + (0x3010UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX0_UNION */
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX0_ADDR(base)        ((base) + (0x3040UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX1_UNION */
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX1_ADDR(base)        ((base) + (0x3044UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL0_ADDR(base)        ((base) + (0x3100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL1_UNION */
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL1_ADDR(base)        ((base) + (0x3104UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL2_UNION */
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL2_ADDR(base)        ((base) + (0x3108UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL3_UNION */
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL3_ADDR(base)        ((base) + (0x310cUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL4_UNION */
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL4_ADDR(base)        ((base) + (0x3110UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX0_UNION */
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX0_ADDR(base)         ((base) + (0x3140UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX1_UNION */
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX1_ADDR(base)         ((base) + (0x3144UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX0_UNION */
#define SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX0_ADDR(base)          ((base) + (0x3200UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX1_UNION */
#define SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX1_ADDR(base)          ((base) + (0x3204UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX2_UNION */
#define SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX2_ADDR(base)          ((base) + (0x3208UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_GLB_CFG_UNION */
#define SOC_NPU_HWTS_HW_HS_GLB_CFG_ADDR(base)                 ((base) + (0x3500UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_CHANNEL_CFG0_UNION */
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG0_ADDR(base, h)            ((base) + (0x3510+0x40*h))

/* Register description: 20200508
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_CHANNEL_CFG1_UNION */
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG1_ADDR(base, h)            ((base) + (0x3514+0x40*h))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_CHANNEL_CFG2_UNION */
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG2_ADDR(base, h)            ((base) + (0x3518+0x40*h))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_CHANNEL_CFG3_UNION */
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG3_ADDR(base, h)            ((base) + (0x351c+0x40*h))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_SHADOW0_UNION */
#define SOC_NPU_HWTS_HW_HS_SHADOW0_ADDR(base, h)                 ((base) + (0x3520+0x40*h))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_SHADOW1_UNION */
#define SOC_NPU_HWTS_HW_HS_SHADOW1_ADDR(base, h)                 ((base) + (0x3524+0x40*h))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_SHADOW2_UNION */
#define SOC_NPU_HWTS_HW_HS_SHADOW2_ADDR(base, h)                 ((base) + (0x3528+0x40*h))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_SHADOW3_UNION */
#define SOC_NPU_HWTS_HW_HS_SHADOW3_ADDR(base, h)                 ((base) + (0x352c+0x40*h))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_DFX0_UNION */
#define SOC_NPU_HWTS_HW_HS_DFX0_ADDR(base, h)                    ((base) + (0x3530+0x40*h))

/* Register description: 20200508
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_DFX1_UNION */
#define SOC_NPU_HWTS_HW_HS_DFX1_ADDR(base, h)                    ((base) + (0x3534+0x40*h))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_SEC_EN_UNION */
#define SOC_NPU_HWTS_HWTS_SEC_EN_ADDR(base)                   ((base) + (0x0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_HOST_MID_CFG_UNION */
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_ADDR(base)             ((base) + (0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_HOST_MID_CFG_EN_UNION */
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_EN_ADDR(base)          ((base) + (0x8))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_GLB_CTRL_S_UNION */
#define SOC_NPU_HWTS_HWTS_GLB_CTRL_S_ADDR(base)            ((base) + (0xc))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_CFG0_ADDR(base)                ((base) + (0x10))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_SQ_SEC_EN_UNION */
#define SOC_NPU_HWTS_HWTS_SQ_SEC_EN_ADDR(base, m)             ((base) + (0x80+0x4*(m)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_SYNC_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_SYNC_CTRL_ADDR(base)                ((base) + (0xc0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG0_ADDR(base)       ((base) + (0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG1_ADDR(base)       ((base) + (0x1004))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG0_ADDR(base)       ((base) + (0x1008))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG1_ADDR(base)       ((base) + (0x100c))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG0_ADDR(base)   ((base) + (0x1010))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG1_ADDR(base)   ((base) + (0x1014))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG0_ADDR(base)       ((base) + (0x1040))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG1_ADDR(base)       ((base) + (0x1044))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x1080))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x1084))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_UNION */
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_ADDR(base)          ((base) + (0x1100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_UNION */
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_ADDR(base)          ((base) + (0x1104))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXPROT_SETTING2_UNION */
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING2_ADDR(base)          ((base) + (0x1108))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_UNION */
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_ADDR(base)          ((base) + (0x1200))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXPROT_SETTING4_UNION */
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING4_ADDR(base)          ((base) + (0x1204))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXPROT_SETTING5_UNION */
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING5_ADDR(base)          ((base) + (0x1208))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x2000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x2004))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_UNION */
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_ADDR(base)         ((base) + (0x2100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_UNION */
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_ADDR(base)         ((base) + (0x2104))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_UNION */
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_ADDR(base)         ((base) + (0x2108))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_UNION */
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_ADDR(base)         ((base) + (0x210c))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_UNION */
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_ADDR(base)         ((base) + (0x2110))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_GLB_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_ADDR(base)                ((base) + (0x2800))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_GLB_CTRL1_UNION */
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_ADDR(base)                ((base) + (0x2804))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_GLB_CTRL2_UNION */
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_ADDR(base)                ((base) + (0x2808))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_GLB_CTRL3_UNION */
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_ADDR(base)                ((base) + (0x280c))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_GLB_CTRL4_UNION */
#define SOC_NPU_HWTS_HWTS_GLB_CTRL4_ADDR(base)                ((base) + (0x2810))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_GLB_CTRL5_UNION */
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_ADDR(base)                ((base) + (0x2c00))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_NOTIFYID_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_NOTIFYID_CTRL_ADDR(base)            ((base) + (0x2c80+ sync_grp*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_HTS_EVENT_SEND_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_SEND_CTRL_ADDR(base)      ((base) + (0x2cc0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RW_ECO0_RESERVED_UNION */
#define SOC_NPU_HWTS_HWTS_RW_ECO0_RESERVED_ADDR(base)         ((base) + (0x2ff0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RW_ECO1_RESERVED_UNION */
#define SOC_NPU_HWTS_HWTS_RW_ECO1_RESERVED_ADDR(base)         ((base) + (0x2ff4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RO_ECO0_RESERVED_UNION */
#define SOC_NPU_HWTS_HWTS_RO_ECO0_RESERVED_ADDR(base)         ((base) + (0x2ff8))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RO_ECO1_RESERVED_UNION */
#define SOC_NPU_HWTS_HWTS_RO_ECO1_RESERVED_ADDR(base)         ((base) + (0x2ffc))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL0_ADDR(base)       ((base) + (0x3000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL1_UNION */
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL1_ADDR(base)       ((base) + (0x3004))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL2_UNION */
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL2_ADDR(base)       ((base) + (0x3008))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL3_UNION */
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL3_ADDR(base)       ((base) + (0x300c))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL4_UNION */
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL4_ADDR(base)       ((base) + (0x3010))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX0_UNION */
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX0_ADDR(base)        ((base) + (0x3040))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX1_UNION */
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX1_ADDR(base)        ((base) + (0x3044))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL0_ADDR(base)        ((base) + (0x3100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL1_UNION */
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL1_ADDR(base)        ((base) + (0x3104))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL2_UNION */
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL2_ADDR(base)        ((base) + (0x3108))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL3_UNION */
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL3_ADDR(base)        ((base) + (0x310c))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL4_UNION */
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL4_ADDR(base)        ((base) + (0x3110))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX0_UNION */
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX0_ADDR(base)         ((base) + (0x3140))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX1_UNION */
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX1_ADDR(base)         ((base) + (0x3144))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX0_UNION */
#define SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX0_ADDR(base)          ((base) + (0x3200))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX1_UNION */
#define SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX1_ADDR(base)          ((base) + (0x3204))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX2_UNION */
#define SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX2_ADDR(base)          ((base) + (0x3208))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_GLB_CFG_UNION */
#define SOC_NPU_HWTS_HW_HS_GLB_CFG_ADDR(base)                 ((base) + (0x3500))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_CHANNEL_CFG0_UNION */
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG0_ADDR(base, h)            ((base) + (0x3510+0x40*h))

/* Register description: 20200508
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_CHANNEL_CFG1_UNION */
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG1_ADDR(base, h)            ((base) + (0x3514+0x40*h))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_CHANNEL_CFG2_UNION */
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG2_ADDR(base, h)            ((base) + (0x3518+0x40*h))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_CHANNEL_CFG3_UNION */
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG3_ADDR(base, h)            ((base) + (0x351c+0x40*h))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_SHADOW0_UNION */
#define SOC_NPU_HWTS_HW_HS_SHADOW0_ADDR(base, h)                 ((base) + (0x3520+0x40*h))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_SHADOW1_UNION */
#define SOC_NPU_HWTS_HW_HS_SHADOW1_ADDR(base, h)                 ((base) + (0x3524+0x40*h))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_SHADOW2_UNION */
#define SOC_NPU_HWTS_HW_HS_SHADOW2_ADDR(base, h)                 ((base) + (0x3528+0x40*h))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_SHADOW3_UNION */
#define SOC_NPU_HWTS_HW_HS_SHADOW3_ADDR(base, h)                 ((base) + (0x352c+0x40*h))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_DFX0_UNION */
#define SOC_NPU_HWTS_HW_HS_DFX0_ADDR(base, h)                    ((base) + (0x3530+0x40*h))

/* Register description: 20200508
   Bit domain definition UNION:  SOC_NPU_HWTS_HW_HS_DFX1_UNION */
#define SOC_NPU_HWTS_HW_HS_DFX1_ADDR(base, h)                    ((base) + (0x3534+0x40*h))


#endif


/****************************************************************************
                     (2/14) hwts_aicv_reg
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AICV_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_AICV_CTRL0_ADDR(base)               ((base) + (0x4000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AICV_CTRL1_UNION */
#define SOC_NPU_HWTS_HWTS_AICV_CTRL1_ADDR(base)               ((base) + (0x4200UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AICV_CTRL2_UNION */
#define SOC_NPU_HWTS_HWTS_AICV_CTRL2_ADDR(base)               ((base) + (0x4204UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AICV_CTRL4_UNION */
#define SOC_NPU_HWTS_HWTS_AICV_CTRL4_ADDR(base)               ((base) + (0x4400UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_POOL_ENABLE_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_POOL_ENABLE_CTRL_ADDR(base, vmg_idx)  ((base) + (0x5000+0x8*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_POOL_DISABLE_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_POOL_DISABLE_CTRL_ADDR(base, vmg_idx)  ((base) + (0x5004+0x8*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_POOL_STATUS_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_POOL_STATUS_ADDR(base, vmg_idx)  ((base) + (0x5100+0x4*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_POOL_ENABLE_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_POOL_ENABLE_CTRL_ADDR(base, vmg_idx)  ((base) + (0x5200+0x8*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_POOL_DISABLE_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_POOL_DISABLE_CTRL_ADDR(base, vmg_idx)  ((base) + (0x5204+0x8*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_POOL_STATUS_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_POOL_STATUS_ADDR(base, vmg_idx)  ((base) + (0x5300+0x4*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_ENABLE_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_ENABLE_CTRL_ADDR(base, vmg_idx)  ((base) + (0x5400+0x8*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_DISABLE_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_DISABLE_CTRL_ADDR(base, vmg_idx)  ((base) + (0x5404+0x8*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_STATUS_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_STATUS_ADDR(base, vmg_idx)  ((base) + (0x5500+0x4*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_PMU_CNT0_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT0_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6000+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_PMU_CNT1_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT1_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6004+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_PMU_CNT2_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT2_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6008+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_PMU_CNT3_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT3_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x600c+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_PMU_CNT4_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT4_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6010+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_PMU_CNT5_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT5_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6014+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_PMU_CNT6_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT6_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6018+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_PMU_CNT7_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT7_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x601c+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_PMU_CNT0_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT0_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6400+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_PMU_CNT1_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT1_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6404+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_PMU_CNT2_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT2_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6408+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_PMU_CNT3_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT3_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x640c+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_PMU_CNT4_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT4_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6410+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_PMU_CNT5_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT5_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6414+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_PMU_CNT6_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT6_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6418+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_PMU_CNT7_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT7_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x641c+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT0_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT0_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6800+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT1_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT1_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6804+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT2_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT2_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6808+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT3_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT3_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x680c+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT4_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT4_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6810+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT5_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT5_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6814+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT6_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT6_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6818+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT7_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT7_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x681c+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PMU_CNT_IDX_UPDATE_UNION */
#define SOC_NPU_HWTS_HWTS_PMU_CNT_IDX_UPDATE_ADDR(base, pmu_grp_idx)  ((base) + (0x6c00+(pmu_grp_idx)*0x40UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_ADDR(base, aic_idx)   ((base) + (0x7000+(aic_idx)*0x20UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX1_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX1_ADDR(base, aic_idx)   ((base) + (0x7004+(aic_idx)*0x20UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX2_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX2_ADDR(base, aic_idx)   ((base) + (0x7008+(aic_idx)*0x20UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX3_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX3_ADDR(base, aic_idx)   ((base) + (0x700c+(aic_idx)*0x20UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_FSM0_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_CTRL_ADDR(base, aic_idx)   ((base) + (0x701c+(aic_idx)*0x20UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_ADDR(base, aiv_idx)   ((base) + (0x7400+(aiv_idx)*0x20UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX1_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX1_ADDR(base, aiv_idx)   ((base) + (0x7404+(aiv_idx)*0x20UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX2_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX2_ADDR(base, aiv_idx)   ((base) + (0x7408+(aiv_idx)*0x20UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX3_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX3_ADDR(base, aiv_idx)   ((base) + (0x740c+(aiv_idx)*0x20UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_FSM0_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_CTRL_ADDR(base, aiv_idx)   ((base) + (0x741c+(aiv_idx)*0x20UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_ADDR(base, aic_idx)  ((base) + (0x7600+(aic_idx)*0x20UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX1_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX1_ADDR(base, aic_idx)  ((base) + (0x7604+(aic_idx)*0x20UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX2_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX2_ADDR(base, aic_idx)  ((base) + (0x7608+(aic_idx)*0x20UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX3_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX3_ADDR(base, aic_idx)  ((base) + (0x760c+(aic_idx)*0x20UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_CTRL_ADDR(base, aic_idx)   ((base) + (0x761c+(aic_idx)*0x20UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL0_ADDR(base)        ((base) + (0x7800UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL1_UNION */
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL1_ADDR(base)        ((base) + (0x7804UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL2_UNION */
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL2_ADDR(base, vm_idx)  ((base) + (0x7900+(vm_idx)*0x10UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL3_UNION */
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL3_ADDR(base, vm_idx)  ((base) + (0x7904+(vm_idx)*0x10UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL4_UNION */
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL4_ADDR(base, vm_idx)  ((base) + (0x7908+(vm_idx)*0x10UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AICV_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_AICV_CTRL0_ADDR(base)               ((base) + (0x4000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AICV_CTRL1_UNION */
#define SOC_NPU_HWTS_HWTS_AICV_CTRL1_ADDR(base)               ((base) + (0x4200))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AICV_CTRL2_UNION */
#define SOC_NPU_HWTS_HWTS_AICV_CTRL2_ADDR(base)               ((base) + (0x4204))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AICV_CTRL4_UNION */
#define SOC_NPU_HWTS_HWTS_AICV_CTRL4_ADDR(base)               ((base) + (0x4400))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_POOL_ENABLE_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_POOL_ENABLE_CTRL_ADDR(base, vmg_idx)  ((base) + (0x5000+0x8*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_POOL_DISABLE_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_POOL_DISABLE_CTRL_ADDR(base, vmg_idx)  ((base) + (0x5004+0x8*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_POOL_STATUS_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_POOL_STATUS_ADDR(base, vmg_idx)  ((base) + (0x5100+0x4*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_POOL_ENABLE_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_POOL_ENABLE_CTRL_ADDR(base, vmg_idx)  ((base) + (0x5200+0x8*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_POOL_DISABLE_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_POOL_DISABLE_CTRL_ADDR(base, vmg_idx)  ((base) + (0x5204+0x8*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_POOL_STATUS_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_POOL_STATUS_ADDR(base, vmg_idx)  ((base) + (0x5300+0x4*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_ENABLE_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_ENABLE_CTRL_ADDR(base, vmg_idx)  ((base) + (0x5400+0x8*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_DISABLE_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_DISABLE_CTRL_ADDR(base, vmg_idx)  ((base) + (0x5404+0x8*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_STATUS_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_STATUS_ADDR(base, vmg_idx)  ((base) + (0x5500+0x4*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_PMU_CNT0_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT0_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6000+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_PMU_CNT1_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT1_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6004+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_PMU_CNT2_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT2_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6008+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_PMU_CNT3_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT3_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x600c+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_PMU_CNT4_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT4_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6010+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_PMU_CNT5_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT5_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6014+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_PMU_CNT6_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT6_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6018+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_PMU_CNT7_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT7_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x601c+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_PMU_CNT0_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT0_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6400+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_PMU_CNT1_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT1_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6404+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_PMU_CNT2_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT2_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6408+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_PMU_CNT3_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT3_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x640c+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_PMU_CNT4_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT4_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6410+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_PMU_CNT5_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT5_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6414+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_PMU_CNT6_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT6_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6418+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_PMU_CNT7_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT7_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x641c+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT0_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT0_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6800+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT1_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT1_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6804+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT2_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT2_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6808+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT3_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT3_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x680c+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT4_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT4_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6810+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT5_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT5_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6814+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT6_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT6_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x6818+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT7_IDX_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT7_IDX_ADDR(base, pmu_grp_idx)  ((base) + (0x681c+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_PMU_CNT_IDX_UPDATE_UNION */
#define SOC_NPU_HWTS_HWTS_PMU_CNT_IDX_UPDATE_ADDR(base, pmu_grp_idx)  ((base) + (0x6c00+(pmu_grp_idx)*0x40))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_ADDR(base, aic_idx)   ((base) + (0x7000+(aic_idx)*0x20))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX1_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX1_ADDR(base, aic_idx)   ((base) + (0x7004+(aic_idx)*0x20))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX2_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX2_ADDR(base, aic_idx)   ((base) + (0x7008+(aic_idx)*0x20))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX3_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX3_ADDR(base, aic_idx)   ((base) + (0x700c+(aic_idx)*0x20))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIC_FSM0_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_CTRL_ADDR(base, aic_idx)   ((base) + (0x701c+(aic_idx)*0x20))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_ADDR(base, aiv_idx)   ((base) + (0x7400+(aiv_idx)*0x20))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX1_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX1_ADDR(base, aiv_idx)   ((base) + (0x7404+(aiv_idx)*0x20))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX2_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX2_ADDR(base, aiv_idx)   ((base) + (0x7408+(aiv_idx)*0x20))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX3_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX3_ADDR(base, aiv_idx)   ((base) + (0x740c+(aiv_idx)*0x20))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_AIV_FSM0_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_CTRL_ADDR(base, aiv_idx)   ((base) + (0x741c+(aiv_idx)*0x20))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_ADDR(base, aic_idx)  ((base) + (0x7600+(aic_idx)*0x20))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX1_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX1_ADDR(base, aic_idx)  ((base) + (0x7604+(aic_idx)*0x20))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX2_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX2_ADDR(base, aic_idx)  ((base) + (0x7608+(aic_idx)*0x20))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX3_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX3_ADDR(base, aic_idx)  ((base) + (0x760c+(aic_idx)*0x20))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_CTRL_ADDR(base, aic_idx)   ((base) + (0x761c+(aic_idx)*0x20))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL0_ADDR(base)        ((base) + (0x7800))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL1_UNION */
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL1_ADDR(base)        ((base) + (0x7804))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL2_UNION */
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL2_ADDR(base, vm_idx)  ((base) + (0x7900+(vm_idx)*0x10))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL3_UNION */
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL3_ADDR(base, vm_idx)  ((base) + (0x7904+(vm_idx)*0x10))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL4_UNION */
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL4_ADDR(base, vm_idx)  ((base) + (0x7908+(vm_idx)*0x10))


#endif


/****************************************************************************
                     (3/14) hwts_swap_reg
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_ADDR(base, vmg_idx)    ((base) + (0x8000+0x20*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUALIZATION_GLB_CFG_UNION */
#define SOC_NPU_HWTS_VIRTUALIZATION_GLB_CFG_ADDR(base, vmg_idx)  ((base) + (0x8010+0x20*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_CTRL_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_CTRL_ADDR(base, vm_idx)  ((base) + (0x8800+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_STATUS_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATUS_ADDR(base, vm_idx)  ((base) + (0x8804+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_CFG_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_CFG_ADDR(base, vm_idx)   ((base) + (0x8808+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_SHADOW_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_SHADOW_L_ADDR(base, vm_idx)  ((base) + (0x8810+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_SHADOW_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_SHADOW_H_ADDR(base, vm_idx)  ((base) + (0x8814+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_L_ADDR(base, vm_idx)  ((base) + (0x8818+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_H_ADDR(base, vm_idx)  ((base) + (0x881c+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_L_ADDR(base, vm_idx)  ((base) + (0x8820+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_H_ADDR(base, vm_idx)  ((base) + (0x8824+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_REMAIN_TOKEN_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_REMAIN_TOKEN_L_ADDR(base, vm_idx)  ((base) + (0x8840+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_REMAIN_TOKEN_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_REMAIN_TOKEN_H_ADDR(base, vm_idx)  ((base) + (0x8844+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_L_ADDR(base, vm_idx)  ((base) + (0x8848+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_H_ADDR(base, vm_idx)  ((base) + (0x884c+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MAX_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MAX_L_ADDR(base, vm_idx)  ((base) + (0x8850+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MAX_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MAX_H_ADDR(base, vm_idx)  ((base) + (0x8854+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MIN_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MIN_L_ADDR(base, vm_idx)  ((base) + (0x8858+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MIN_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MIN_H_ADDR(base, vm_idx)  ((base) + (0x885c+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_REFILL_TOKEN_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_REFILL_TOKEN_L_ADDR(base, vm_idx)  ((base) + (0x8860+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_REFILL_TOKEN_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_REFILL_TOKEN_H_ADDR(base, vm_idx)  ((base) + (0x8864+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MIN_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MIN_L_ADDR(base, vm_idx)  ((base) + (0x8868+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MIN_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MIN_H_ADDR(base, vm_idx)  ((base) + (0x886c+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MAX_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MAX_L_ADDR(base, vm_idx)  ((base) + (0x8870+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MAX_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MAX_H_ADDR(base, vm_idx)  ((base) + (0x8874+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_DFX_CTRL0_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_DFX_CTRL0_ADDR(base, vm_idx)  ((base) + (0x8878+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_DFX_CTRL1_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_DFX_CTRL1_ADDR(base, vm_idx)  ((base) + (0x887c+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_DFX_GLB_CTRL_UNION */
#define SOC_NPU_HWTS_VIRTUAL_DFX_GLB_CTRL_ADDR(base)          ((base) + (0x8c00UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_ADDR(base, vmg_idx)    ((base) + (0x8000+0x20*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUALIZATION_GLB_CFG_UNION */
#define SOC_NPU_HWTS_VIRTUALIZATION_GLB_CFG_ADDR(base, vmg_idx)  ((base) + (0x8010+0x20*(vmg_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_CTRL_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_CTRL_ADDR(base, vm_idx)  ((base) + (0x8800+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_STATUS_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATUS_ADDR(base, vm_idx)  ((base) + (0x8804+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_CFG_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_CFG_ADDR(base, vm_idx)   ((base) + (0x8808+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_SHADOW_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_SHADOW_L_ADDR(base, vm_idx)  ((base) + (0x8810+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_SHADOW_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_SHADOW_H_ADDR(base, vm_idx)  ((base) + (0x8814+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_L_ADDR(base, vm_idx)  ((base) + (0x8818+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_H_ADDR(base, vm_idx)  ((base) + (0x881c+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_L_ADDR(base, vm_idx)  ((base) + (0x8820+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_H_ADDR(base, vm_idx)  ((base) + (0x8824+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_REMAIN_TOKEN_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_REMAIN_TOKEN_L_ADDR(base, vm_idx)  ((base) + (0x8840+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_REMAIN_TOKEN_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_REMAIN_TOKEN_H_ADDR(base, vm_idx)  ((base) + (0x8844+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_L_ADDR(base, vm_idx)  ((base) + (0x8848+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_H_ADDR(base, vm_idx)  ((base) + (0x884c+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MAX_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MAX_L_ADDR(base, vm_idx)  ((base) + (0x8850+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MAX_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MAX_H_ADDR(base, vm_idx)  ((base) + (0x8854+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MIN_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MIN_L_ADDR(base, vm_idx)  ((base) + (0x8858+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MIN_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MIN_H_ADDR(base, vm_idx)  ((base) + (0x885c+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_REFILL_TOKEN_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_REFILL_TOKEN_L_ADDR(base, vm_idx)  ((base) + (0x8860+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_REFILL_TOKEN_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_REFILL_TOKEN_H_ADDR(base, vm_idx)  ((base) + (0x8864+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MIN_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MIN_L_ADDR(base, vm_idx)  ((base) + (0x8868+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MIN_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MIN_H_ADDR(base, vm_idx)  ((base) + (0x886c+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MAX_L_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MAX_L_ADDR(base, vm_idx)  ((base) + (0x8870+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MAX_H_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MAX_H_ADDR(base, vm_idx)  ((base) + (0x8874+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_DFX_CTRL0_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_DFX_CTRL0_ADDR(base, vm_idx)  ((base) + (0x8878+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_MACHINE_DFX_CTRL1_UNION */
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_DFX_CTRL1_ADDR(base, vm_idx)  ((base) + (0x887c+0x80*(vm_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_VIRTUAL_DFX_GLB_CTRL_UNION */
#define SOC_NPU_HWTS_VIRTUAL_DFX_GLB_CTRL_ADDR(base)          ((base) + (0x8c00))


#endif


/****************************************************************************
                     (4/14) hwts_dfx_reg
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL0_ADDR(base, prof_idx)  ((base) + (0x9000+(prof_idx)*0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL1_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL1_ADDR(base, prof_idx)  ((base) + (0x9004+(prof_idx)*0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR0_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR0_ADDR(base, prof_idx)  ((base) + (0x9008+(prof_idx)*0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR1_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR1_ADDR(base, prof_idx)  ((base) + (0x900c+(prof_idx)*0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_INITIAL_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_INITIAL_ADDR(base, prof_idx)  ((base) + (0x9010+(prof_idx)*0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_ADDR(base, prof_idx)  ((base) + (0x9014+(prof_idx)*0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_RPTR_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_RPTR_ADDR(base, prof_idx)  ((base) + (0x9018+(prof_idx)*0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_SSID_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_SSID_ADDR(base, prof_idx)  ((base) + (0x901c+(prof_idx)*0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_SSID_EN_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_SSID_EN_ADDR(base, prof_idx)  ((base) + (0x9020+(prof_idx)*0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_ADDR(base, log_idx)   ((base) + (0x9040+(log_idx)*0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL1_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL1_ADDR(base, log_idx)   ((base) + (0x9044+(log_idx)*0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR0_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR0_ADDR(base, log_idx)  ((base) + (0x9048+(log_idx)*0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR1_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR1_ADDR(base, log_idx)  ((base) + (0x904c+(log_idx)*0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_INITIAL_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_INITIAL_ADDR(base, log_idx)  ((base) + (0x9050+(log_idx)*0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_ADDR(base, log_idx)    ((base) + (0x9054+(log_idx)*0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_RPTR_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_RPTR_ADDR(base, log_idx)    ((base) + (0x9058+(log_idx)*0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_SSID_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_SSID_ADDR(base, log_idx)    ((base) + (0x905c+(log_idx)*0x1000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_SSID_EN_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_SSID_EN_ADDR(base, log_idx)  ((base) + (0x9060+(log_idx)*0x1000UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL0_ADDR(base, prof_idx)  ((base) + (0x9000+(prof_idx)*0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL1_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL1_ADDR(base, prof_idx)  ((base) + (0x9004+(prof_idx)*0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR0_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR0_ADDR(base, prof_idx)  ((base) + (0x9008+(prof_idx)*0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR1_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR1_ADDR(base, prof_idx)  ((base) + (0x900c+(prof_idx)*0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_INITIAL_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_INITIAL_ADDR(base, prof_idx)  ((base) + (0x9010+(prof_idx)*0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_ADDR(base, prof_idx)  ((base) + (0x9014+(prof_idx)*0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_RPTR_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_RPTR_ADDR(base, prof_idx)  ((base) + (0x9018+(prof_idx)*0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_SSID_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_SSID_ADDR(base, prof_idx)  ((base) + (0x901c+(prof_idx)*0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_PROFILE_SSID_EN_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_SSID_EN_ADDR(base, prof_idx)  ((base) + (0x9020+(prof_idx)*0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_ADDR(base, log_idx)   ((base) + (0x9040+(log_idx)*0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL1_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL1_ADDR(base, log_idx)   ((base) + (0x9044+(log_idx)*0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR0_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR0_ADDR(base, log_idx)  ((base) + (0x9048+(log_idx)*0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR1_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR1_ADDR(base, log_idx)  ((base) + (0x904c+(log_idx)*0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_INITIAL_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_INITIAL_ADDR(base, log_idx)  ((base) + (0x9050+(log_idx)*0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_ADDR(base, log_idx)    ((base) + (0x9054+(log_idx)*0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_RPTR_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_RPTR_ADDR(base, log_idx)    ((base) + (0x9058+(log_idx)*0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_SSID_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_SSID_ADDR(base, log_idx)    ((base) + (0x905c+(log_idx)*0x1000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_DFX_LOG_SSID_EN_UNION */
#define SOC_NPU_HWTS_HWTS_DFX_LOG_SSID_EN_ADDR(base, log_idx)  ((base) + (0x9060+(log_idx)*0x1000))


#endif


/****************************************************************************
                     (5/14) hwts_notify_tbl
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_UNION */
#define SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_ADDR(base, k)          ((base) + (0xd000+0x4*(k)))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_UNION */
#define SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_ADDR(base, k)          ((base) + (0xd000+0x4*(k)))


#endif


/****************************************************************************
                     (6/14) hwts_hts_event_tbl
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_HTS_EVENT_TABLE_UNION */
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_TABLE_ADDR(base, o)       ((base) + (0xf000+0x4*(o)))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_HTS_EVENT_TABLE_UNION */
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_TABLE_ADDR(base, o)       ((base) + (0xf000+0x4*(o)))


#endif


/****************************************************************************
                     (7/14) hwts_ffrt_entry_reg
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_ADDR(base, ffrt_entry_idx)  ((base) + (0x20000+0x100*(ffrt_entry_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO0_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO0_ADDR(base, ffrt_entry_idx)  ((base) + (0x20040+0x100*(ffrt_entry_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO1_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO1_ADDR(base, ffrt_entry_idx)  ((base) + (0x20044+0x100*(ffrt_entry_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO2_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO2_ADDR(base, ffrt_entry_idx)  ((base) + (0x20048+0x100*(ffrt_entry_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO3_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO3_ADDR(base, ffrt_entry_idx)  ((base) + (0x2004c+0x100*(ffrt_entry_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO4_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO4_ADDR(base, ffrt_entry_idx)  ((base) + (0x20050+0x100*(ffrt_entry_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO5_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO5_ADDR(base, ffrt_entry_idx)  ((base) + (0x20054+0x100*(ffrt_entry_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO6_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO6_ADDR(base, ffrt_entry_idx)  ((base) + (0x20058+0x100*(ffrt_entry_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_DFX0_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_DFX0_ADDR(base)          ((base) + (0x20080UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_DFX1_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_DFX1_ADDR(base)          ((base) + (0x20084UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_ADDR(base, ffrt_entry_idx)  ((base) + (0x20000+0x100*(ffrt_entry_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO0_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO0_ADDR(base, ffrt_entry_idx)  ((base) + (0x20040+0x100*(ffrt_entry_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO1_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO1_ADDR(base, ffrt_entry_idx)  ((base) + (0x20044+0x100*(ffrt_entry_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO2_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO2_ADDR(base, ffrt_entry_idx)  ((base) + (0x20048+0x100*(ffrt_entry_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO3_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO3_ADDR(base, ffrt_entry_idx)  ((base) + (0x2004c+0x100*(ffrt_entry_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO4_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO4_ADDR(base, ffrt_entry_idx)  ((base) + (0x20050+0x100*(ffrt_entry_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO5_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO5_ADDR(base, ffrt_entry_idx)  ((base) + (0x20054+0x100*(ffrt_entry_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO6_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO6_ADDR(base, ffrt_entry_idx)  ((base) + (0x20058+0x100*(ffrt_entry_idx)))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_DFX0_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_DFX0_ADDR(base)          ((base) + (0x20080))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_FFRT_ENTRY_DFX1_UNION */
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_DFX1_ADDR(base)          ((base) + (0x20084))


#endif


/****************************************************************************
                     (8/14) hwts_acsq_reg
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR0_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR0_ADDR(base, r)       ((base) + (0xe000+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR1_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR1_ADDR(base, r)       ((base) + (0xe004+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG0_ADDR(base, r)             ((base) + (0xe008+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_ADDR(base, r)             ((base) + (0xe00c+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_CFG2_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG2_ADDR(base, r)             ((base) + (0xe010+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_CFG3_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG3_ADDR(base, r)             ((base) + (0xe014+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_CFG4_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG4_ADDR(base, r)             ((base) + (0xe018+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR0_UNION */
#define SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR0_ADDR(base, r)       ((base) + (0xe020+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR1_UNION */
#define SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR1_ADDR(base, r)       ((base) + (0xe024+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTCQ_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_RTCQ_CFG0_ADDR(base, r)             ((base) + (0xe028+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL0_ADDR(base, r)  ((base) + (0xe02c+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL1_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL1_ADDR(base, r)  ((base) + (0xe030+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_SW_STATUS_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_SW_STATUS_ADDR(base, r)        ((base) + (0xe07c+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_IP_OWN_STATE_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_IP_OWN_STATE_ADDR(base, r)      ((base) + (0xe080+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_IP_DEBUG_STATE_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_IP_DEBUG_STATE_ADDR(base, r)    ((base) + (0xe084+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_IP_EXCEPTION_STATE_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_IP_EXCEPTION_STATE_ADDR(base, r)  ((base) + (0xe088+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_IP_TRAP_STATE_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_IP_TRAP_STATE_ADDR(base, r)     ((base) + (0xe08c+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_IP_DONE_STATE_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_IP_DONE_STATE_ADDR(base, r)     ((base) + (0xe090+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL0_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL0_ADDR(base, r)         ((base) + (0xe094+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL1_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL1_ADDR(base, r)         ((base) + (0xe098+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL2_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL2_ADDR(base, r)         ((base) + (0xe09c+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL3_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL3_ADDR(base, r)         ((base) + (0xe0a0+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_ADDR(base, r)         ((base) + (0xe0a4+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_TO_RTSQ_MAP0_UNION */
#define SOC_NPU_HWTS_ACSQ_TO_RTSQ_MAP0_ADDR(base, r)          ((base) + (0xe0f8+(r)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_TO_RTSQ_MAP1_UNION */
#define SOC_NPU_HWTS_ACSQ_TO_RTSQ_MAP1_ADDR(base, r)          ((base) + (0xe0fc+(r)*0x100UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR0_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR0_ADDR(base, r)       ((base) + (0xe000+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR1_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR1_ADDR(base, r)       ((base) + (0xe004+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG0_ADDR(base, r)             ((base) + (0xe008+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_ADDR(base, r)             ((base) + (0xe00c+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_CFG2_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG2_ADDR(base, r)             ((base) + (0xe010+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_CFG3_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG3_ADDR(base, r)             ((base) + (0xe014+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_CFG4_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG4_ADDR(base, r)             ((base) + (0xe018+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR0_UNION */
#define SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR0_ADDR(base, r)       ((base) + (0xe020+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR1_UNION */
#define SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR1_ADDR(base, r)       ((base) + (0xe024+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTCQ_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_RTCQ_CFG0_ADDR(base, r)             ((base) + (0xe028+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL0_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL0_ADDR(base, r)  ((base) + (0xe02c+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL1_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL1_ADDR(base, r)  ((base) + (0xe030+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_RTSQ_SW_STATUS_UNION */
#define SOC_NPU_HWTS_HWTS_RTSQ_SW_STATUS_ADDR(base, r)        ((base) + (0xe07c+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_IP_OWN_STATE_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_IP_OWN_STATE_ADDR(base, r)      ((base) + (0xe080+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_IP_DEBUG_STATE_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_IP_DEBUG_STATE_ADDR(base, r)    ((base) + (0xe084+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_IP_EXCEPTION_STATE_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_IP_EXCEPTION_STATE_ADDR(base, r)  ((base) + (0xe088+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_IP_TRAP_STATE_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_IP_TRAP_STATE_ADDR(base, r)     ((base) + (0xe08c+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_IP_DONE_STATE_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_IP_DONE_STATE_ADDR(base, r)     ((base) + (0xe090+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL0_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL0_ADDR(base, r)         ((base) + (0xe094+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL1_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL1_ADDR(base, r)         ((base) + (0xe098+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL2_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL2_ADDR(base, r)         ((base) + (0xe09c+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL3_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL3_ADDR(base, r)         ((base) + (0xe0a0+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_UNION */
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_ADDR(base, r)         ((base) + (0xe0a4+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_TO_RTSQ_MAP0_UNION */
#define SOC_NPU_HWTS_ACSQ_TO_RTSQ_MAP0_ADDR(base, r)          ((base) + (0xe0f8+(r)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_ACSQ_TO_RTSQ_MAP1_UNION */
#define SOC_NPU_HWTS_ACSQ_TO_RTSQ_MAP1_ADDR(base, r)          ((base) + (0xe0fc+(r)*0x100))


#endif


/****************************************************************************
                     (9/14) hwts_rtsq_reg
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG0_ADDR(base, n0)         ((base) + (0x10000+(n0)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG1_ADDR(base, n0)         ((base) + (0x10004+(n0)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG2_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG2_ADDR(base, n0)         ((base) + (0x10008+(n0)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG3_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG3_ADDR(base, n0)         ((base) + (0x1000c+(n0)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG4_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG4_ADDR(base, n0)         ((base) + (0x10010+(n0)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_ADDR(base, n0)         ((base) + (0x10040+(n0)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_COND0_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_COND0_ADDR(base, n0)        ((base) + (0x10060+(n0)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_COND1_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_COND1_ADDR(base, n0)        ((base) + (0x10064+(n0)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_TO_ACSQ_MAP0_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_TO_ACSQ_MAP0_ADDR(base, n0)  ((base) + (0x10080+(n0)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_TO_ACSQ_MAP1_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_TO_ACSQ_MAP1_ADDR(base, n0)  ((base) + (0x10084+(n0)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX0_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX0_ADDR(base, n0)         ((base) + (0x10088+(n0)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX1_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX1_ADDR(base, n0)         ((base) + (0x1008c+(n0)*0x100UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG0_ADDR(base, n0)         ((base) + (0x10000+(n0)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG1_ADDR(base, n0)         ((base) + (0x10004+(n0)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG2_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG2_ADDR(base, n0)         ((base) + (0x10008+(n0)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG3_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG3_ADDR(base, n0)         ((base) + (0x1000c+(n0)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG4_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG4_ADDR(base, n0)         ((base) + (0x10010+(n0)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_UNION */
#define SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_ADDR(base, n0)         ((base) + (0x10040+(n0)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_COND0_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_COND0_ADDR(base, n0)        ((base) + (0x10060+(n0)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_COND1_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_COND1_ADDR(base, n0)        ((base) + (0x10064+(n0)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_TO_ACSQ_MAP0_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_TO_ACSQ_MAP0_ADDR(base, n0)  ((base) + (0x10080+(n0)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_TO_ACSQ_MAP1_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_TO_ACSQ_MAP1_ADDR(base, n0)  ((base) + (0x10084+(n0)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX0_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX0_ADDR(base, n0)         ((base) + (0x10088+(n0)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX1_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX1_ADDR(base, n0)         ((base) + (0x1008c+(n0)*0x100))


#endif


/****************************************************************************
                     (10/14) hwts_rtcq_reg
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG0_ADDR(base, n0)         ((base) + (0x100c0+(n0)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG1_ADDR(base, n0)         ((base) + (0x100c4+(n0)*0x100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG2_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG2_ADDR(base, n0)         ((base) + (0x100c8+(n0)*0x100UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG0_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG0_ADDR(base, n0)         ((base) + (0x100c0+(n0)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG1_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG1_ADDR(base, n0)         ((base) + (0x100c4+(n0)*0x100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG2_UNION */
#define SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG2_ADDR(base, n0)         ((base) + (0x100c8+(n0)*0x100))


#endif


/****************************************************************************
                     (11/14) hwts_int_reg0
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_ADDR(base)    ((base) + (0x80600UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_ADDR(base)     ((base) + (0x80608UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_ADDR(base)     ((base) + (0x80610UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_ADDR(base) ((base) + (0x80650UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_ADDR(base)        ((base) + (0x80680UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_ADDR(base)         ((base) + (0x80688UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_ADDR(base)         ((base) + (0x80690UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_ADDR(base)        ((base) + (0x806c0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_ADDR(base)         ((base) + (0x806c8UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_ADDR(base)         ((base) + (0x806d0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_ADDR(base)        ((base) + (0x80700UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_ADDR(base)         ((base) + (0x80708UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_ADDR(base)         ((base) + (0x80710UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_ADDR(base)    ((base) + (0x80780UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_ADDR(base)     ((base) + (0x80788UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_ADDR(base)     ((base) + (0x80790UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_ADDR(base)    ((base) + (0x807c0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_ADDR(base)     ((base) + (0x807c8UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_ADDR(base)     ((base) + (0x807d0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_ADDR(base)    ((base) + (0x80800UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_ADDR(base)     ((base) + (0x80808UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_ADDR(base)     ((base) + (0x80810UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_ADDR(base)    ((base) + (0x80880UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_ADDR(base)     ((base) + (0x80888UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_ADDR(base)     ((base) + (0x80890UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_ADDR(base)    ((base) + (0x808c0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_ADDR(base)     ((base) + (0x808c8UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_ADDR(base)     ((base) + (0x808d0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_ADDR(base)    ((base) + (0x80900UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_ADDR(base)     ((base) + (0x80908UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_ADDR(base)     ((base) + (0x80910UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x80980UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x80988UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x80990UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x809c0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x809c8UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x809d0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x80a00UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x80a08UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x80a10UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_ADDR(base, m)  ((base) + (0x81000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_ADDR(base) ((base) + (0x81080+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_ADDR(base) ((base) + (0x81100+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_ADDR(base) ((base) + (0x81180+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_ADDR(base, m)  ((base) + (0x81480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_ADDR(base, m)  ((base) + (0x81500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_ADDR(base) ((base) + (0x81800+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_ADDR(base, m)  ((base) + (0x81880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_ADDR(base) ((base) + (0x81c00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_ADDR(base, m)  ((base) + (0x81c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_ADDR(base) ((base) + (0x81d00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_ADDR(base) ((base) + (0x81d80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_ADDR(base) ((base) + (0x81e00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_ADDR(base, m)  ((base) + (0x82000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_ADDR(base) ((base) + (0x82080+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_ADDR(base) ((base) + (0x82100+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_ADDR(base) ((base) + (0x82180+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_ADDR(base, m)  ((base) + (0x82480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_ADDR(base, m)  ((base) + (0x82500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_ADDR(base)    ((base) + (0x82800+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_ADDR(base, m)  ((base) + (0x82880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_ADDR(base)    ((base) + (0x82c00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_ADDR(base, m)  ((base) + (0x82c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_ADDR(base)     ((base) + (0x82d00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_ADDR(base)     ((base) + (0x82d80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_ADDR(base) ((base) + (0x82e00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_ADDR(base, m)  ((base) + (0x83000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_ADDR(base, m)  ((base) + (0x83080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_ADDR(base, m)  ((base) + (0x83100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_ADDR(base, m)  ((base) + (0x83180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_ADDR(base, m)  ((base) + (0x83480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_ADDR(base, m)  ((base) + (0x83500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_ADDR(base, m)  ((base) + (0x83800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_ADDR(base, m)  ((base) + (0x83880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_ADDR(base, m)  ((base) + (0x83c00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_ADDR(base, m)  ((base) + (0x83c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_ADDR(base, m)  ((base) + (0x83d00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_ADDR(base, m)  ((base) + (0x83d80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_ADDR(base, m)  ((base) + (0x83e00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_ADDR(base, m)  ((base) + (0x84000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_ADDR(base, m)  ((base) + (0x84080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_ADDR(base, m)  ((base) + (0x84100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_ADDR(base, m)  ((base) + (0x84180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_ADDR(base, m)  ((base) + (0x84480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_ADDR(base, m)  ((base) + (0x84500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_ADDR(base, m)  ((base) + (0x84800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_ADDR(base, m)  ((base) + (0x84880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_ADDR(base, m)  ((base) + (0x84c00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_ADDR(base, m)  ((base) + (0x84c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_ADDR(base, m)  ((base) + (0x84d00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_ADDR(base, m)  ((base) + (0x84d80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_ADDR(base, m)  ((base) + (0x84e00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_ADDR(base, m)  ((base) + (0x85000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_ADDR(base, m)  ((base) + (0x85080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_ADDR(base, m)  ((base) + (0x85100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_ADDR(base, m)  ((base) + (0x85180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_ADDR(base, m)  ((base) + (0x85480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_ADDR(base, m)  ((base) + (0x85500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_ADDR(base, m)  ((base) + (0x85800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_ADDR(base, m)  ((base) + (0x85880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_ADDR(base, m)  ((base) + (0x85c00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_ADDR(base, m)  ((base) + (0x85c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_ADDR(base, m)  ((base) + (0x85d00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_ADDR(base, m)  ((base) + (0x85d80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_ADDR(base, m)  ((base) + (0x85e00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86c00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86d00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86d80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86e00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87c00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87d00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87d80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87e00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88c00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88d00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88d80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88e00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89c00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89d00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89d80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89e00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8a000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8a080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8a100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8a180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8a480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8a500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8a800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8a880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8ac00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8ac80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8ad00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8ad80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8ae00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8b000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8b080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8b100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8b180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8b480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8b500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8b800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8b880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8bc00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8bc80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8bd00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8bd80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8be00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0x8c000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x8c080+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x8c100+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x8c180+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0x8c480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0x8c500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x8c800+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0x8c880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x8cc00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0x8cc80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x8cd00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x8cd80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x8ce00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0x8d000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x8d080+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x8d100+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x8d180+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0x8d480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0x8d500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x8d800+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0x8d880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x8dc00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0x8dc80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x8dd00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x8dd80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x8de00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0x8e000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x8e080+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x8e100+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x8e180+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0x8e480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0x8e500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x8e800+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0x8e880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x8ec00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0x8ec80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x8ed00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x8ed80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x8ee00+0*0x4UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_ADDR(base)    ((base) + (0x80600))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_ADDR(base)     ((base) + (0x80608))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_ADDR(base)     ((base) + (0x80610))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_ADDR(base) ((base) + (0x80650))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_ADDR(base)        ((base) + (0x80680))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_ADDR(base)         ((base) + (0x80688))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_ADDR(base)         ((base) + (0x80690))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_ADDR(base)        ((base) + (0x806c0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_ADDR(base)         ((base) + (0x806c8))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_ADDR(base)         ((base) + (0x806d0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_ADDR(base)        ((base) + (0x80700))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_ADDR(base)         ((base) + (0x80708))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_ADDR(base)         ((base) + (0x80710))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_ADDR(base)    ((base) + (0x80780))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_ADDR(base)     ((base) + (0x80788))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_ADDR(base)     ((base) + (0x80790))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_ADDR(base)    ((base) + (0x807c0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_ADDR(base)     ((base) + (0x807c8))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_ADDR(base)     ((base) + (0x807d0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_ADDR(base)    ((base) + (0x80800))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_ADDR(base)     ((base) + (0x80808))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_ADDR(base)     ((base) + (0x80810))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_ADDR(base)    ((base) + (0x80880))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_ADDR(base)     ((base) + (0x80888))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_ADDR(base)     ((base) + (0x80890))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_ADDR(base)    ((base) + (0x808c0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_ADDR(base)     ((base) + (0x808c8))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_ADDR(base)     ((base) + (0x808d0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_ADDR(base)    ((base) + (0x80900))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_ADDR(base)     ((base) + (0x80908))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_ADDR(base)     ((base) + (0x80910))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x80980))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x80988))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x80990))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x809c0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x809c8))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x809d0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x80a00))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x80a08))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x80a10))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_ADDR(base, m)  ((base) + (0x81000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_ADDR(base) ((base) + (0x81080+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_ADDR(base) ((base) + (0x81100+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_ADDR(base) ((base) + (0x81180+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_ADDR(base, m)  ((base) + (0x81480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_ADDR(base, m)  ((base) + (0x81500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_ADDR(base) ((base) + (0x81800+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_ADDR(base, m)  ((base) + (0x81880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_ADDR(base) ((base) + (0x81c00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_ADDR(base, m)  ((base) + (0x81c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_ADDR(base) ((base) + (0x81d00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_ADDR(base) ((base) + (0x81d80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_ADDR(base) ((base) + (0x81e00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_ADDR(base, m)  ((base) + (0x82000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_ADDR(base) ((base) + (0x82080+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_ADDR(base) ((base) + (0x82100+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_ADDR(base) ((base) + (0x82180+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_ADDR(base, m)  ((base) + (0x82480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_ADDR(base, m)  ((base) + (0x82500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_ADDR(base)    ((base) + (0x82800+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_ADDR(base, m)  ((base) + (0x82880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_ADDR(base)    ((base) + (0x82c00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_ADDR(base, m)  ((base) + (0x82c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_ADDR(base)     ((base) + (0x82d00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_ADDR(base)     ((base) + (0x82d80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_ADDR(base) ((base) + (0x82e00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_ADDR(base, m)  ((base) + (0x83000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_ADDR(base, m)  ((base) + (0x83080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_ADDR(base, m)  ((base) + (0x83100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_ADDR(base, m)  ((base) + (0x83180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_ADDR(base, m)  ((base) + (0x83480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_ADDR(base, m)  ((base) + (0x83500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_ADDR(base, m)  ((base) + (0x83800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_ADDR(base, m)  ((base) + (0x83880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_ADDR(base, m)  ((base) + (0x83c00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_ADDR(base, m)  ((base) + (0x83c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_ADDR(base, m)  ((base) + (0x83d00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_ADDR(base, m)  ((base) + (0x83d80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_ADDR(base, m)  ((base) + (0x83e00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_ADDR(base, m)  ((base) + (0x84000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_ADDR(base, m)  ((base) + (0x84080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_ADDR(base, m)  ((base) + (0x84100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_ADDR(base, m)  ((base) + (0x84180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_ADDR(base, m)  ((base) + (0x84480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_ADDR(base, m)  ((base) + (0x84500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_ADDR(base, m)  ((base) + (0x84800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_ADDR(base, m)  ((base) + (0x84880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_ADDR(base, m)  ((base) + (0x84c00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_ADDR(base, m)  ((base) + (0x84c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_ADDR(base, m)  ((base) + (0x84d00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_ADDR(base, m)  ((base) + (0x84d80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_ADDR(base, m)  ((base) + (0x84e00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_ADDR(base, m)  ((base) + (0x85000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_ADDR(base, m)  ((base) + (0x85080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_ADDR(base, m)  ((base) + (0x85100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_ADDR(base, m)  ((base) + (0x85180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_ADDR(base, m)  ((base) + (0x85480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_ADDR(base, m)  ((base) + (0x85500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_ADDR(base, m)  ((base) + (0x85800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_ADDR(base, m)  ((base) + (0x85880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_ADDR(base, m)  ((base) + (0x85c00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_ADDR(base, m)  ((base) + (0x85c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_ADDR(base, m)  ((base) + (0x85d00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_ADDR(base, m)  ((base) + (0x85d80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_ADDR(base, m)  ((base) + (0x85e00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86c00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86d00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86d80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_SET_ADDR(base, m)  ((base) + (0x86e00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87c00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87d00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87d80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_SET_ADDR(base, m)  ((base) + (0x87e00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88c00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88d00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88d80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_SET_ADDR(base, m)  ((base) + (0x88e00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89c00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89d00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89d80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_CLR_ADDR(base, m)  ((base) + (0x89e00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8a000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8a080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8a100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8a180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8a480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8a500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8a800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8a880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8ac00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8ac80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8ad00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8ad80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_CLR_ADDR(base, m)  ((base) + (0x8ae00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8b000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8b080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8b100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8b180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8b480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8b500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8b800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8b880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8bc00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8bc80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8bd00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8bd80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_CLR_ADDR(base, m)  ((base) + (0x8be00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0x8c000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x8c080+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x8c100+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x8c180+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0x8c480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0x8c500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x8c800+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0x8c880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x8cc00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0x8cc80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x8cd00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x8cd80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x8ce00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0x8d000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x8d080+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x8d100+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x8d180+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0x8d480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0x8d500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x8d800+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0x8d880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x8dc00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0x8dc80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x8dd00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x8dd80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x8de00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0x8e000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x8e080+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x8e100+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x8e180+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0x8e480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0x8e500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x8e800+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0x8e880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x8ec00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0x8ec80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x8ed00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x8ed80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x8ee00+0*0x4))


#endif


/****************************************************************************
                     (12/14) hwts_int_reg1
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_ADDR(base)   ((base) + (0xc0600UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_ADDR(base)    ((base) + (0xc0608UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_ADDR(base)    ((base) + (0xc0610UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_ADDR(base)         ((base) + (0xc0618UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_ADDR(base) ((base) + (0xc0650UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_ADDR(base)   ((base) + (0xc0658UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_ADDR(base)       ((base) + (0xc0680UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_ADDR(base)        ((base) + (0xc0688UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_ADDR(base)        ((base) + (0xc0690UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_ADDR(base)       ((base) + (0xc06c0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_ADDR(base)        ((base) + (0xc06c8UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_ADDR(base)        ((base) + (0xc06d0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_ADDR(base)       ((base) + (0xc0700UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_ADDR(base)        ((base) + (0xc0708UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_ADDR(base)        ((base) + (0xc0710UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DFX_MASK_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_ADDR(base)              ((base) + (0xc0758UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_ADDR(base)   ((base) + (0xc0780UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_ADDR(base)    ((base) + (0xc0788UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_ADDR(base)    ((base) + (0xc0790UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_ADDR(base)   ((base) + (0xc07c0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_ADDR(base)    ((base) + (0xc07c8UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_ADDR(base)    ((base) + (0xc07d0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_ADDR(base)   ((base) + (0xc0800UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_ADDR(base)    ((base) + (0xc0808UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_ADDR(base)    ((base) + (0xc0810UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_ADDR(base)          ((base) + (0xc0858UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_ADDR(base)   ((base) + (0xc0880UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_ADDR(base)    ((base) + (0xc0888UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_ADDR(base)    ((base) + (0xc0890UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_ADDR(base)   ((base) + (0xc08c0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_ADDR(base)    ((base) + (0xc08c8UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_ADDR(base)    ((base) + (0xc08d0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_ADDR(base)   ((base) + (0xc0900UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_ADDR(base)    ((base) + (0xc0908UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_ADDR(base)    ((base) + (0xc0910UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_ADDR(base)          ((base) + (0xc0958UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc0980UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc0988UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc0990UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xc09c0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xc09c8UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xc09d0UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xc0a00UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xc0a08UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xc0a10UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_ADDR(base) ((base) + (0xc0a58UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_ADDR(base, m)  ((base) + (0xc1000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_ADDR(base) ((base) + (0xc1080+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_ADDR(base) ((base) + (0xc1100+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_ADDR(base) ((base) + (0xc1180+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_ADDR(base, m)  ((base) + (0xc1480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_ADDR(base, m)  ((base) + (0xc1500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_ADDR(base) ((base) + (0xc1800+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_ADDR(base, m)  ((base) + (0xc1880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_ADDR(base) ((base) + (0xc1c00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_ADDR(base, m)  ((base) + (0xc1c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_ADDR(base) ((base) + (0xc1d00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_ADDR(base) ((base) + (0xc1d80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_ADDR(base) ((base) + (0xc1e00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_ADDR(base) ((base) + (0xc1e80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_ADDR(base) ((base) + (0xc1f80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_ADDR(base, m)  ((base) + (0xc2000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_ADDR(base) ((base) + (0xc2080+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_ADDR(base) ((base) + (0xc2100+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_ADDR(base) ((base) + (0xc2180+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_ADDR(base, m)  ((base) + (0xc2480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_ADDR(base, m)  ((base) + (0xc2500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_ADDR(base)   ((base) + (0xc2800+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_ADDR(base, m)  ((base) + (0xc2880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_ADDR(base)   ((base) + (0xc2c00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_ADDR(base, m)  ((base) + (0xc2c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_ADDR(base)    ((base) + (0xc2d00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_ADDR(base)    ((base) + (0xc2d80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_ADDR(base) ((base) + (0xc2e00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DFX_LOG_ALMOST_FULL_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DFX_LOG_ALMOST_FULL_FORCE_ADDR(base) ((base) + (0xc2e80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DFX_PROFILE_ALMOST_FULL_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DFX_PROFILE_ALMOST_FULL_FORCE_ADDR(base) ((base) + (0xc2f80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_ADDR(base, m)  ((base) + (0xc3000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_ADDR(base, m)  ((base) + (0xc3080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_ADDR(base, m)  ((base) + (0xc3100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_ADDR(base, m)  ((base) + (0xc3180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_ADDR(base, m)  ((base) + (0xc3480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_ADDR(base, m)  ((base) + (0xc3500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_ADDR(base, m)  ((base) + (0xc3800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_ADDR(base, m)  ((base) + (0xc3880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_ADDR(base, m)  ((base) + (0xc3c00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_ADDR(base, m)  ((base) + (0xc3c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_ADDR(base, m)  ((base) + (0xc3d00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_ADDR(base, m)  ((base) + (0xc3d80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_ADDR(base, m)  ((base) + (0xc3e00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_UNION */
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_ADDR(base)  ((base) + (0xc3e80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_UNION */
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_ADDR(base) ((base) + (0xc3f80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_ADDR(base, m)  ((base) + (0xc4000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_ADDR(base, m)  ((base) + (0xc4080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_ADDR(base, m)  ((base) + (0xc4100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_ADDR(base, m)  ((base) + (0xc4180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_ADDR(base, m)  ((base) + (0xc4480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_ADDR(base, m)  ((base) + (0xc4500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_ADDR(base, m)  ((base) + (0xc4800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_ADDR(base, m)  ((base) + (0xc4880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_ADDR(base, m)  ((base) + (0xc4c00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_ADDR(base, m)  ((base) + (0xc4c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_ADDR(base, m)  ((base) + (0xc4d00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_ADDR(base, m)  ((base) + (0xc4d80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_ADDR(base, m)  ((base) + (0xc4e00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_ADDR(base, m)  ((base) + (0xc5000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_ADDR(base, m)  ((base) + (0xc5080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_ADDR(base, m)  ((base) + (0xc5100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_ADDR(base, m)  ((base) + (0xc5180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_ADDR(base, m)  ((base) + (0xc5480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_ADDR(base, m)  ((base) + (0xc5500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_ADDR(base, m)  ((base) + (0xc5800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_ADDR(base, m)  ((base) + (0xc5880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_ADDR(base, m)  ((base) + (0xc5c00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_ADDR(base, m)  ((base) + (0xc5c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_ADDR(base, m)  ((base) + (0xc5d00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_ADDR(base, m)  ((base) + (0xc5d80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_ADDR(base, m)  ((base) + (0xc5e00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6c00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6d00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6d80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6e00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_SET_ADDR(base) ((base) + (0xc6e80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_SET_ADDR(base) ((base) + (0xc6f80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7c00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7d00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7d80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7e00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8c00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8d00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8d80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8e00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9c00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9c80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9d00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9d80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9e00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_CLR_ADDR(base) ((base) + (0xc9e80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_CLR_ADDR(base) ((base) + (0xc9f80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xca000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xca080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xca100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xca180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xca480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xca500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xca800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xca880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xcac00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xcac80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xcad00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xcad80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xcae00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcb000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcb080+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcb100+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcb180+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcb480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcb500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcb800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcb880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcbc00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcbc80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcbd00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcbd80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcbe00+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0xcc000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcc080+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcc100+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcc180+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0xcc480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0xcc500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcc800+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0xcc880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xccc00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0xccc80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xccd00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xccd80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcce00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_PENDING_ADDR(base) ((base) + (0xcce80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_PENDING_ADDR(base) ((base) + (0xccf80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0xcd000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xcd080+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xcd100+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xcd180+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0xcd480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0xcd500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xcd800+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0xcd880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xcdc00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0xcdc80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xcdd00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xcdd80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xcde00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0xce000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xce080+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xce100+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xce180+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0xce480+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0xce500+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xce800+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0xce880+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xcec00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0xcec80+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xced00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xced80+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xcee00+0*0x4UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_ADDR(base)   ((base) + (0xc0600))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_ADDR(base)    ((base) + (0xc0608))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_ADDR(base)    ((base) + (0xc0610))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_ADDR(base)         ((base) + (0xc0618))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_ADDR(base) ((base) + (0xc0650))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_ADDR(base)   ((base) + (0xc0658))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_ADDR(base)       ((base) + (0xc0680))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_ADDR(base)        ((base) + (0xc0688))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_ADDR(base)        ((base) + (0xc0690))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_ADDR(base)       ((base) + (0xc06c0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_ADDR(base)        ((base) + (0xc06c8))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_ADDR(base)        ((base) + (0xc06d0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_ADDR(base)       ((base) + (0xc0700))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_ADDR(base)        ((base) + (0xc0708))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_ADDR(base)        ((base) + (0xc0710))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DFX_MASK_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_ADDR(base)              ((base) + (0xc0758))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_ADDR(base)   ((base) + (0xc0780))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_ADDR(base)    ((base) + (0xc0788))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_ADDR(base)    ((base) + (0xc0790))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_ADDR(base)   ((base) + (0xc07c0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_ADDR(base)    ((base) + (0xc07c8))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_ADDR(base)    ((base) + (0xc07d0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_ADDR(base)   ((base) + (0xc0800))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_ADDR(base)    ((base) + (0xc0808))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_ADDR(base)    ((base) + (0xc0810))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_ADDR(base)          ((base) + (0xc0858))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_ADDR(base)   ((base) + (0xc0880))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_ADDR(base)    ((base) + (0xc0888))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_ADDR(base)    ((base) + (0xc0890))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_ADDR(base)   ((base) + (0xc08c0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_ADDR(base)    ((base) + (0xc08c8))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_ADDR(base)    ((base) + (0xc08d0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_ADDR(base)   ((base) + (0xc0900))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_ADDR(base)    ((base) + (0xc0908))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_ADDR(base)    ((base) + (0xc0910))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_ADDR(base)          ((base) + (0xc0958))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc0980))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc0988))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xc0990))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xc09c0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xc09c8))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xc09d0))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xc0a00))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xc0a08))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xc0a10))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_ADDR(base) ((base) + (0xc0a58))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_ADDR(base, m)  ((base) + (0xc1000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_ADDR(base) ((base) + (0xc1080+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_ADDR(base) ((base) + (0xc1100+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_ADDR(base) ((base) + (0xc1180+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_ADDR(base, m)  ((base) + (0xc1480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_ADDR(base, m)  ((base) + (0xc1500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_ADDR(base) ((base) + (0xc1800+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_ADDR(base, m)  ((base) + (0xc1880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_ADDR(base) ((base) + (0xc1c00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_ADDR(base, m)  ((base) + (0xc1c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_ADDR(base) ((base) + (0xc1d00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_ADDR(base) ((base) + (0xc1d80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_ADDR(base) ((base) + (0xc1e00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_ADDR(base) ((base) + (0xc1e80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_UNION */
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_ADDR(base) ((base) + (0xc1f80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_ADDR(base, m)  ((base) + (0xc2000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_ADDR(base) ((base) + (0xc2080+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_ADDR(base) ((base) + (0xc2100+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_ADDR(base) ((base) + (0xc2180+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_ADDR(base, m)  ((base) + (0xc2480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_ADDR(base, m)  ((base) + (0xc2500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_ADDR(base)   ((base) + (0xc2800+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_ADDR(base, m)  ((base) + (0xc2880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_ADDR(base)   ((base) + (0xc2c00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_ADDR(base, m)  ((base) + (0xc2c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_ADDR(base)    ((base) + (0xc2d00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_ADDR(base)    ((base) + (0xc2d80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_ADDR(base) ((base) + (0xc2e00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DFX_LOG_ALMOST_FULL_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DFX_LOG_ALMOST_FULL_FORCE_ADDR(base) ((base) + (0xc2e80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DFX_PROFILE_ALMOST_FULL_FORCE_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DFX_PROFILE_ALMOST_FULL_FORCE_ADDR(base) ((base) + (0xc2f80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_ADDR(base, m)  ((base) + (0xc3000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_ADDR(base, m)  ((base) + (0xc3080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_ADDR(base, m)  ((base) + (0xc3100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_ADDR(base, m)  ((base) + (0xc3180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_ADDR(base, m)  ((base) + (0xc3480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_ADDR(base, m)  ((base) + (0xc3500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_ADDR(base, m)  ((base) + (0xc3800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_ADDR(base, m)  ((base) + (0xc3880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_ADDR(base, m)  ((base) + (0xc3c00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_ADDR(base, m)  ((base) + (0xc3c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_ADDR(base, m)  ((base) + (0xc3d00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_ADDR(base, m)  ((base) + (0xc3d80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_ADDR(base, m)  ((base) + (0xc3e00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_UNION */
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_ADDR(base)  ((base) + (0xc3e80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_UNION */
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_ADDR(base) ((base) + (0xc3f80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_ADDR(base, m)  ((base) + (0xc4000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_ADDR(base, m)  ((base) + (0xc4080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_ADDR(base, m)  ((base) + (0xc4100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_ADDR(base, m)  ((base) + (0xc4180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_ADDR(base, m)  ((base) + (0xc4480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_ADDR(base, m)  ((base) + (0xc4500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_ADDR(base, m)  ((base) + (0xc4800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_ADDR(base, m)  ((base) + (0xc4880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_ADDR(base, m)  ((base) + (0xc4c00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_ADDR(base, m)  ((base) + (0xc4c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_ADDR(base, m)  ((base) + (0xc4d00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_ADDR(base, m)  ((base) + (0xc4d80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_ADDR(base, m)  ((base) + (0xc4e00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_ADDR(base, m)  ((base) + (0xc5000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_ADDR(base, m)  ((base) + (0xc5080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_ADDR(base, m)  ((base) + (0xc5100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_ADDR(base, m)  ((base) + (0xc5180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_ADDR(base, m)  ((base) + (0xc5480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_ADDR(base, m)  ((base) + (0xc5500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_ADDR(base, m)  ((base) + (0xc5800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_ADDR(base, m)  ((base) + (0xc5880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_ADDR(base, m)  ((base) + (0xc5c00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_ADDR(base, m)  ((base) + (0xc5c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_ADDR(base, m)  ((base) + (0xc5d00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_ADDR(base, m)  ((base) + (0xc5d80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_ADDR(base, m)  ((base) + (0xc5e00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6c00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6d00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6d80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_SET_ADDR(base, m)  ((base) + (0xc6e00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_SET_ADDR(base) ((base) + (0xc6e80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_SET_ADDR(base) ((base) + (0xc6f80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7c00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7d00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7d80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_SET_ADDR(base, m)  ((base) + (0xc7e00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8c00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8d00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8d80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_SET_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_SET_ADDR(base, m)  ((base) + (0xc8e00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9c00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9c80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9d00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9d80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_CLR_ADDR(base, m)  ((base) + (0xc9e00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_CLR_ADDR(base) ((base) + (0xc9e80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_CLR_ADDR(base) ((base) + (0xc9f80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xca000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xca080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xca100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xca180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xca480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xca500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xca800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xca880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xcac00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xcac80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xcad00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xcad80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_CLR_ADDR(base, m)  ((base) + (0xcae00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcb000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcb080+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcb100+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcb180+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcb480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcb500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcb800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcb880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcbc00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcbc80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcbd00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcbd80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_CLR_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_CLR_ADDR(base, m)  ((base) + (0xcbe00+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0xcc000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcc080+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcc100+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcc180+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0xcc480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0xcc500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcc800+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0xcc880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xccc00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_ADDR(base, m)  ((base) + (0xccc80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xccd00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xccd80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0xcce00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_PENDING_ADDR(base) ((base) + (0xcce80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_PENDING_ADDR(base) ((base) + (0xccf80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0xcd000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xcd080+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xcd100+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xcd180+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0xcd480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0xcd500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xcd800+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0xcd880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xcdc00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING1_ADDR(base, m)  ((base) + (0xcdc80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xcdd00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xcdd80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING1_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0xcde00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0xce000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xce080+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xce100+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xce180+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0xce480+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0xce500+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xce800+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0xce880+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xcec00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_ADDR(base, m)  ((base) + (0xcec80+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xced00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xced80+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_UNION */
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0xcee00+0*0x4))


#endif


/****************************************************************************
                     (13/14) tiny_ctrl_reg
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_UNION */
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_ADDR(base)         ((base) + (0x102000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_UNION */
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_ADDR(base)         ((base) + (0x102004UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG0_UNION */
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x102008UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_UNION */
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x10200cUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL0_UNION */
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL0_ADDR(base)        ((base) + (0x102100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL1_UNION */
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL1_ADDR(base)        ((base) + (0x102104UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR0_UNION */
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR0_ADDR(base)   ((base) + (0x102108UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR1_UNION */
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR1_ADDR(base)   ((base) + (0x10210cUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_INITIAL_UNION */
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_INITIAL_ADDR(base) ((base) + (0x102110UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_UNION */
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_ADDR(base)         ((base) + (0x102114UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_PROFILE_RPTR_UNION */
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_RPTR_ADDR(base)         ((base) + (0x102118UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_UNION */
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_ADDR(base)            ((base) + (0x102300UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_LOG_CTRL1_UNION */
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL1_ADDR(base)            ((base) + (0x102304UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR0_UNION */
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR0_ADDR(base)       ((base) + (0x102308UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR1_UNION */
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR1_ADDR(base)       ((base) + (0x10230cUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_INITIAL_UNION */
#define SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_INITIAL_ADDR(base)     ((base) + (0x102310UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_UNION */
#define SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_ADDR(base)             ((base) + (0x102314UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_LOG_RPTR_UNION */
#define SOC_NPU_HWTS_TINY_DFX_LOG_RPTR_ADDR(base)             ((base) + (0x102318UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_AXPROT_SETTING0_UNION */
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_ADDR(base)          ((base) + (0x108200UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_AXPROT_SETTING1_UNION */
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_ADDR(base)          ((base) + (0x108204UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_AXPROT_SETTING2_UNION */
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING2_ADDR(base)          ((base) + (0x108208UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_UNION */
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_ADDR(base)         ((base) + (0x102000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_UNION */
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_ADDR(base)         ((base) + (0x102004))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG0_UNION */
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG0_ADDR(base) ((base) + (0x102008))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_UNION */
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_ADDR(base) ((base) + (0x10200c))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL0_UNION */
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL0_ADDR(base)        ((base) + (0x102100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL1_UNION */
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL1_ADDR(base)        ((base) + (0x102104))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR0_UNION */
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR0_ADDR(base)   ((base) + (0x102108))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR1_UNION */
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR1_ADDR(base)   ((base) + (0x10210c))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_INITIAL_UNION */
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_INITIAL_ADDR(base) ((base) + (0x102110))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_UNION */
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_ADDR(base)         ((base) + (0x102114))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_PROFILE_RPTR_UNION */
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_RPTR_ADDR(base)         ((base) + (0x102118))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_UNION */
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_ADDR(base)            ((base) + (0x102300))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_LOG_CTRL1_UNION */
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL1_ADDR(base)            ((base) + (0x102304))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR0_UNION */
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR0_ADDR(base)       ((base) + (0x102308))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR1_UNION */
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR1_ADDR(base)       ((base) + (0x10230c))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_INITIAL_UNION */
#define SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_INITIAL_ADDR(base)     ((base) + (0x102310))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_UNION */
#define SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_ADDR(base)             ((base) + (0x102314))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_DFX_LOG_RPTR_UNION */
#define SOC_NPU_HWTS_TINY_DFX_LOG_RPTR_ADDR(base)             ((base) + (0x102318))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_AXPROT_SETTING0_UNION */
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_ADDR(base)          ((base) + (0x108200))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_AXPROT_SETTING1_UNION */
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_ADDR(base)          ((base) + (0x108204))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_AXPROT_SETTING2_UNION */
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING2_ADDR(base)          ((base) + (0x108208))


#endif


/****************************************************************************
                     (14/14) tiny_int_reg
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_ADDR(base)      ((base) + (0x109000UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_ADDR(base)       ((base) + (0x109004UL))

/* Register description: 20200324
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_ADDR(base)       ((base) + (0x109008UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_ADDR(base)         ((base) + (0x10900cUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_ADDR(base)   ((base) + (0x109020UL))

/* Register description: 20200324
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_ADDR(base) ((base) + (0x109024UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_ADDR(base)           ((base) + (0x109080UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_DEBUG_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L1_DEBUG_MASK_ADDR(base)            ((base) + (0x109084UL))

/* Register description: 20200324
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_ERROR_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_ADDR(base)            ((base) + (0x109088UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_DFX_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L1_DFX_MASK_ADDR(base)              ((base) + (0x10908cUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_ADDR(base) ((base) + (0x109100UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_PENDING_ADDR(base) ((base) + (0x109104UL))

/* Register description: 20200324
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_ADDR(base) ((base) + (0x109108UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10910cUL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_ADDR(base, m)  ((base) + (0x10a000+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_ADDR(base) ((base) + (0x10a008+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_ADDR(base) ((base) + (0x10a010+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_ADDR(base) ((base) + (0x10a018+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_ADDR(base, m)  ((base) + (0x10a020+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_ADDR(base, m)  ((base) + (0x10a028+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_ADDR(base, m)  ((base) + (0x10a030+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_ADDR(base)  ((base) + (0x10a100+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_ADDR(base, m)  ((base) + (0x10a108+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_ADDR(base)  ((base) + (0x10a200+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_ADDR(base, m)  ((base) + (0x10a208+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_ADDR(base)   ((base) + (0x10a210+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_ADDR(base)   ((base) + (0x10a218+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_ADDR(base) ((base) + (0x10a220+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_FORCE_ADDR(base, m)  ((base) + (0x10a300+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_FORCE_ADDR(base) ((base) + (0x10a308+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_FORCE_ADDR(base) ((base) + (0x10a310+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_FORCE_ADDR(base)  ((base) + (0x10a318+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_FORCE_ADDR(base, m)  ((base) + (0x10a320+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_FORCE_ADDR(base, m)  ((base) + (0x10a328+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_FORCE_ADDR(base, m)  ((base) + (0x10a330+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_FORCE_ADDR(base)      ((base) + (0x10a400+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_FORCE_ADDR(base, m)  ((base) + (0x10a408+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_ERROR_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_FORCE_ADDR(base)      ((base) + (0x10a500+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_FORCE_ADDR(base, m)  ((base) + (0x10a508+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_TRAP_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_FORCE_ADDR(base)       ((base) + (0x10a510+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_SQE_ERROR_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_FORCE_ADDR(base)       ((base) + (0x10a518+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_FORCE_ADDR(base) ((base) + (0x10a520+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_MASK_ADDR(base, m)  ((base) + (0x10a600+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_MASK_ADDR(base, m)  ((base) + (0x10a608+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_MASK_ADDR(base, m)  ((base) + (0x10a610+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_MASK_ADDR(base, m)  ((base) + (0x10a618+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_MASK_ADDR(base, m)  ((base) + (0x10a620+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_MASK_ADDR(base, m)  ((base) + (0x10a628+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_MASK_ADDR(base, m)  ((base) + (0x10a630+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_MASK_ADDR(base, m)    ((base) + (0x10a700+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_MASK_ADDR(base, m)  ((base) + (0x10a708+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_ERROR_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_MASK_ADDR(base, m)    ((base) + (0x10a800+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_MASK_ADDR(base, m)  ((base) + (0x10a808+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_TRAP_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_MASK_ADDR(base, m)     ((base) + (0x10a810+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_SQE_ERROR_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_MASK_ADDR(base, m)     ((base) + (0x10a818+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_MASK_ADDR(base, m)  ((base) + (0x10a820+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_PENDING_ADDR(base, m)  ((base) + (0x10a900+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10a908+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10a910+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10a918+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_PENDING_ADDR(base, m)  ((base) + (0x10a920+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_PENDING_ADDR(base, m)  ((base) + (0x10a928+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_PENDING_ADDR(base, m)  ((base) + (0x10a930+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10aa00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_PENDING_ADDR(base, m)  ((base) + (0x10aa08+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10ab00+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_PENDING_ADDR(base, m)  ((base) + (0x10ab08+(m)*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10ab10+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10ab18+0*0x4UL))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10ab20+0*0x4UL))


#else


/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_ADDR(base)      ((base) + (0x109000))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_ADDR(base)       ((base) + (0x109004))

/* Register description: 20200324
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_ADDR(base)       ((base) + (0x109008))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_ADDR(base)         ((base) + (0x10900c))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_ADDR(base)   ((base) + (0x109020))

/* Register description: 20200324
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_ADDR(base) ((base) + (0x109024))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_ADDR(base)           ((base) + (0x109080))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_DEBUG_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L1_DEBUG_MASK_ADDR(base)            ((base) + (0x109084))

/* Register description: 20200324
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_ERROR_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_ADDR(base)            ((base) + (0x109088))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_DFX_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L1_DFX_MASK_ADDR(base)              ((base) + (0x10908c))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_ADDR(base) ((base) + (0x109100))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_PENDING_ADDR(base) ((base) + (0x109104))

/* Register description: 20200324
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_ADDR(base) ((base) + (0x109108))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10910c))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_ADDR(base, m)  ((base) + (0x10a000+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_ADDR(base) ((base) + (0x10a008+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_ADDR(base) ((base) + (0x10a010+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_ADDR(base) ((base) + (0x10a018+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_ADDR(base, m)  ((base) + (0x10a020+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_ADDR(base, m)  ((base) + (0x10a028+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_ADDR(base, m)  ((base) + (0x10a030+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_ADDR(base)  ((base) + (0x10a100+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_ADDR(base, m)  ((base) + (0x10a108+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_ADDR(base)  ((base) + (0x10a200+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_ADDR(base, m)  ((base) + (0x10a208+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_ADDR(base)   ((base) + (0x10a210+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_ADDR(base)   ((base) + (0x10a218+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_UNION */
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_ADDR(base) ((base) + (0x10a220+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_FORCE_ADDR(base, m)  ((base) + (0x10a300+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_FORCE_ADDR(base) ((base) + (0x10a308+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_FORCE_ADDR(base) ((base) + (0x10a310+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_FORCE_ADDR(base)  ((base) + (0x10a318+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_FORCE_ADDR(base, m)  ((base) + (0x10a320+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_FORCE_ADDR(base, m)  ((base) + (0x10a328+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_FORCE_ADDR(base, m)  ((base) + (0x10a330+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_FORCE_ADDR(base)      ((base) + (0x10a400+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_FORCE_ADDR(base, m)  ((base) + (0x10a408+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_ERROR_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_FORCE_ADDR(base)      ((base) + (0x10a500+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_FORCE_ADDR(base, m)  ((base) + (0x10a508+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_TRAP_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_FORCE_ADDR(base)       ((base) + (0x10a510+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_SQE_ERROR_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_FORCE_ADDR(base)       ((base) + (0x10a518+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_FORCE_UNION */
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_FORCE_ADDR(base) ((base) + (0x10a520+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_MASK_ADDR(base, m)  ((base) + (0x10a600+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_MASK_ADDR(base, m)  ((base) + (0x10a608+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_MASK_ADDR(base, m)  ((base) + (0x10a610+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_MASK_ADDR(base, m)  ((base) + (0x10a618+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_MASK_ADDR(base, m)  ((base) + (0x10a620+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_MASK_ADDR(base, m)  ((base) + (0x10a628+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_MASK_ADDR(base, m)  ((base) + (0x10a630+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_MASK_ADDR(base, m)    ((base) + (0x10a700+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_MASK_ADDR(base, m)  ((base) + (0x10a708+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_ERROR_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_MASK_ADDR(base, m)    ((base) + (0x10a800+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_MASK_ADDR(base, m)  ((base) + (0x10a808+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_TRAP_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_MASK_ADDR(base, m)     ((base) + (0x10a810+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_SQE_ERROR_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_MASK_ADDR(base, m)     ((base) + (0x10a818+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_MASK_UNION */
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_MASK_ADDR(base, m)  ((base) + (0x10a820+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_PENDING_ADDR(base, m)  ((base) + (0x10a900+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10a908+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10a910+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10a918+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_PENDING_ADDR(base, m)  ((base) + (0x10a920+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_PENDING_ADDR(base, m)  ((base) + (0x10a928+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_PENDING_ADDR(base, m)  ((base) + (0x10a930+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10aa00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_PENDING_ADDR(base, m)  ((base) + (0x10aa08+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10ab00+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_PENDING_ADDR(base, m)  ((base) + (0x10ab08+(m)*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10ab10+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10ab18+0*0x4))

/* Register description:
   Bit domain definition UNION:  SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_PENDING_UNION */
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_PENDING_ADDR(base) ((base) + (0x10ab20+0*0x4))


#endif




/*****************************************************************************
  3 enums
*****************************************************************************/



/*****************************************************************************
  4 message head
*****************************************************************************/



/*****************************************************************************
  5 message
*****************************************************************************/



/*****************************************************************************
  6 struct
*****************************************************************************/



/*****************************************************************************
  7 union
*****************************************************************************/

/****************************************************************************
                     (1/14) hwts_glb_reg
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_SEC_EN_UNION
 struct description   : HWTS_SEC_EN Register structure definition
                        Address Offset:0x0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_sec_en : 14; /* bit[0-13] : hwts_sec_en[0]??hwts_glb_reg?????�¡���??��???��???????��???
                                                       hwts_sec_en[1]??hwts_aicv_reg?????�¡���??��???��???????��???
                                                       hwts_sec_en[2]??hwts_swap_reg?????�¡���??��???��???????��???
                                                       hwts_sec_en[3]??hwts_dfx_reg?????�¡���??��???��???????��???
                                                       hwts_sec_en[4]??hwts_notify_reg?????�¡���??��???��???????��???
                                                       hwts_sec_en[5]??hwts_acsq_reg?????�¡���??��???��???????��???
                                                       hwts_sec_en[6]??hwts_rtsq_reg?????�¡���??��???��???????��???
                                                       hwts_sec_en[7]??hwts_rtcq_reg?????�¡���??��???��???????��???
                                                       hwts_sec_en[8]??hwts_int_reg0?????�¡���??��???��???????��???
                                                       hwts_sec_en[9]??hwts_int_reg1?????�¡���??��???��???????��???
                                                       hwts_sec_en[10]??tiny_ctrl_reg?????�¡���??��???��???????��???
                                                       hwts_sec_en[11]??tiny_int_reg?????�¡���??��???��???????��???
                                                       hwts_sec_en[12]??hts_event_tbl?????�¡���??��???��???????��???
                                                       hwts_sec_en[13]??ffrt_entry?????�¡���??��???��???????��??? */
        unsigned int  reserved    : 18; /* bit[14-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_SEC_EN_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SEC_EN_hwts_sec_en_START  (0)
#define SOC_NPU_HWTS_HWTS_SEC_EN_hwts_sec_en_END    (13)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_HOST_MID_CFG_UNION
 struct description   : HWTS_HOST_MID_CFG Register structure definition
                        Address Offset:0x4 Initial:0x0C002E22 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_tscpu_mid     : 8;  /* bit[0-7]  : TSCPU??SOC????????MID����?? */
        unsigned int  hwts_acpu_mid      : 8;  /* bit[8-15] : ACPU??SOC????????MID����?? */
        unsigned int  reserved           : 8;  /* bit[16-23]:  */
        unsigned int  hwts_sensorhub_mid : 8;  /* bit[24-31]: Sensorhub??SOC????????MID����?? */
    } reg;
} SOC_NPU_HWTS_HWTS_HOST_MID_CFG_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_hwts_tscpu_mid_START      (0)
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_hwts_tscpu_mid_END        (7)
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_hwts_acpu_mid_START       (8)
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_hwts_acpu_mid_END         (15)
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_hwts_sensorhub_mid_START  (24)
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_hwts_sensorhub_mid_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_HOST_MID_CFG_EN_UNION
 struct description   : HWTS_HOST_MID_CFG_EN Register structure definition
                        Address Offset:0x8 Initial:0x00000001 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_mid_enable : 1;  /* bit[0]   : MID???��???????? */
        unsigned int  reserved        : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_HOST_MID_CFG_EN_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_EN_hwts_mid_enable_START  (0)
#define SOC_NPU_HWTS_HWTS_HOST_MID_CFG_EN_hwts_mid_enable_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_GLB_CTRL_S_UNION
 struct description   : HWTS_GLB_CTRL_S Register structure definition
                        Address Offset:0x(c) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_write_value_va : 1;  /* bit[0]   : 1����??????write value?????��???????��?????�� */
        unsigned int  reserved            : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_GLB_CTRL_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_GLB_CTRL_S_hwts_write_value_va_START  (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL_S_hwts_write_value_va_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_FFRT_CFG0_UNION
 struct description   : HWTS_FFRT_CFG0 Register structure definition
                        Address Offset:0x10 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_ffrt_credit_en : 1;  /* bit[0]   :  */
        unsigned int  reserved            : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_FFRT_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_FFRT_CFG0_hwts_ffrt_credit_en_START  (0)
#define SOC_NPU_HWTS_HWTS_FFRT_CFG0_hwts_ffrt_credit_en_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_SQ_SEC_EN_UNION
 struct description   : HWTS_SQ_SEC_EN Register structure definition
                        Address Offset:0x80+0x4*(m) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_sq_sec_en : 32; /* bit[0-31]: Secure register, only accessible by host with secure rights.
                                                         Each bit corresponds to the SQid is under secure mode or not
                                                         0: Corresponding SQ is not under secure state, register accessible by every AXI master, interrupt status reported in the non-secure version
                                                         1: Corresponding SQ is under secure state, SQ register is only accessible by AXI masters with secure state. Interrupt bits would be reported to the secure version instead */
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_SEC_EN_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_SEC_EN_hwts_sq_sec_en_START  (0)
#define SOC_NPU_HWTS_HWTS_SQ_SEC_EN_hwts_sq_sec_en_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_SYNC_CTRL_UNION
 struct description   : HWTS_SYNC_CTRL Register structure definition
                        Address Offset:0xc0 Initial:0x0000001F Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_sync_cnt : 6;  /* bit[0-5] : HWTS????AIC?����???????req?��???��???��????cycle?��?????????��req_info */
        unsigned int  reserved      : 26; /* bit[6-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_SYNC_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SYNC_CTRL_hwts_sync_cnt_START  (0)
#define SOC_NPU_HWTS_HWTS_SYNC_CTRL_hwts_sync_cnt_END    (5)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG0_UNION
 struct description   : HWTS_AIC_BASE_ADDR_CFG0 Register structure definition
                        Address Offset:0x1000 Initial:0xE5000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_base_addr_l : 32; /* bit[0-31]: Base address of AIcore 0 in system memory, 48 bit, must be physical address */
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG0_aic_base_addr_l_START  (0)
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG0_aic_base_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG1_UNION
 struct description   : HWTS_AIC_BASE_ADDR_CFG1 Register structure definition
                        Address Offset:0x1004 Initial:0x00140000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_base_addr_h : 16; /* bit[0-15] : Base address of AIcore 0 in system memory, 48 bit, must be physical address */
        unsigned int  aic_core_shift  : 6;  /* bit[16-21]: Address of individual AI core kickstart address would be
                                                           aic_base_addr + (aic_id << aic_core_shift) + individual register offset */
        unsigned int  reserved        : 10; /* bit[22-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG1_aic_base_addr_h_START  (0)
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG1_aic_base_addr_h_END    (15)
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG1_aic_core_shift_START   (16)
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG1_aic_core_shift_END     (21)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG0_UNION
 struct description   : HWTS_AIV_BASE_ADDR_CFG0 Register structure definition
                        Address Offset:0x1008 Initial:0xE5080000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_base_addr_l : 32; /* bit[0-31]: Base address of AIcore 0 in system memory, 48 bit, must be physical address */
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG0_aiv_base_addr_l_START  (0)
#define SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG0_aiv_base_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG1_UNION
 struct description   : HWTS_AIV_BASE_ADDR_CFG1 Register structure definition
                        Address Offset:0x100c Initial:0x00140000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_base_addr_h : 16; /* bit[0-15] : Base address of vector core 0 in system memory, 48 bit, must be physical address */
        unsigned int  aiv_core_shift  : 6;  /* bit[16-21]: Address of individual vector core kickstart address would be
                                                           vec_base_addr + (vec_id << vec_core_shift) + individual register offset */
        unsigned int  reserved        : 10; /* bit[22-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG1_aiv_base_addr_h_START  (0)
#define SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG1_aiv_base_addr_h_END    (15)
#define SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG1_aiv_core_shift_START   (16)
#define SOC_NPU_HWTS_HWTS_AIV_BASE_ADDR_CFG1_aiv_core_shift_END     (21)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG0_UNION
 struct description   : HWTS_EFF_AIC_BASE_ADDR_CFG0 Register structure definition
                        Address Offset:0x1010 Initial:0xE5100000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  eff_aic_base_addr_l : 32; /* bit[0-31]: Base address of AIcore 0 in system memory, 48 bit, must be physical address */
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG0_eff_aic_base_addr_l_START  (0)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG0_eff_aic_base_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG1_UNION
 struct description   : HWTS_EFF_AIC_BASE_ADDR_CFG1 Register structure definition
                        Address Offset:0x1014 Initial:0x00140000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  eff_aic_base_addr_h : 16; /* bit[0-15] : Base address of AIcore 0 in system memory, 48 bit, must be physical address */
        unsigned int  eff_aic_core_shift  : 6;  /* bit[16-21]: Address of individual AI core kickstart address would be
                                                               aic_base_addr + (aic_id << aic_core_shift) + individual register offset */
        unsigned int  reserved            : 10; /* bit[22-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG1_eff_aic_base_addr_h_START  (0)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG1_eff_aic_base_addr_h_END    (15)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG1_eff_aic_core_shift_START   (16)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_BASE_ADDR_CFG1_eff_aic_core_shift_END     (21)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG0_UNION
 struct description   : HWTS_MDC_BASE_ADDR_CFG0 Register structure definition
                        Address Offset:0x1040 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mdc_base_addr_l : 32; /* bit[0-31]: ?��???��???????��???????????????????�� */
    } reg;
} SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG0_mdc_base_addr_l_START  (0)
#define SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG0_mdc_base_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG1_UNION
 struct description   : HWTS_MDC_BASE_ADDR_CFG1 Register structure definition
                        Address Offset:0x1044 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  mdc_base_addr_h : 16; /* bit[0-15] :  */
        unsigned int  reserved        : 15; /* bit[16-30]:  */
        unsigned int  mdc_is_virtual  : 1;  /* bit[31]   : 1����??HWTS????FFRT-MODEL?��??��????��?��?????��?????��???????��?????��?��??HWTS????TS??VA???��????��?????????SSID????????TS?��?????? */
    } reg;
} SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG1_mdc_base_addr_h_START  (0)
#define SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG1_mdc_base_addr_h_END    (15)
#define SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG1_mdc_is_virtual_START   (31)
#define SOC_NPU_HWTS_HWTS_MDC_BASE_ADDR_CFG1_mdc_is_virtual_END     (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG0_UNION
 struct description   : HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG0 Register structure definition
                        Address Offset:0x1080 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  s_sq_swap_buf_base_addr_l : 32; /* bit[0-31]: ��???sq??swapbuf???��???��???????????��????��???????s_sq_swap_buf_base_addr+(rtsqid<<s_sq_swap_buf_shift) */
    } reg;
} SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG0_s_sq_swap_buf_base_addr_l_START  (0)
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG0_s_sq_swap_buf_base_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_UNION
 struct description   : HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1 Register structure definition
                        Address Offset:0x1084 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  s_sq_swap_buf_base_addr_h : 16; /* bit[0-15] :  */
        unsigned int  s_sq_swap_buf_shift       : 6;  /* bit[16-21]: ��???sq??swapbuf?????????�� */
        unsigned int  reserved                  : 9;  /* bit[22-30]:  */
        unsigned int  s_sq_swap_buf_is_virtual  : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_s_sq_swap_buf_base_addr_h_START  (0)
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_s_sq_swap_buf_base_addr_h_END    (15)
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_s_sq_swap_buf_shift_START        (16)
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_s_sq_swap_buf_shift_END          (21)
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_s_sq_swap_buf_is_virtual_START   (31)
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG1_s_sq_swap_buf_is_virtual_END     (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_UNION
 struct description   : HWTS_AXPROT_SETTING0 Register structure definition
                        Address Offset:0x1100 Initial:0x00022222 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ns_sq_awprot_aic     : 3;  /* bit[0-2]  : ��?��???sq???��??aic��????????��??��???????
                                                                axprot used for aic register write */
        unsigned int  reserved_0           : 1;  /* bit[3]    :  */
        unsigned int  ns_sq_awprot_aiv     : 3;  /* bit[4-6]  : ��?��???sq??aiv��????????��??��???????
                                                                axprot used for aiv register write */
        unsigned int  reserved_1           : 1;  /* bit[7]    :  */
        unsigned int  ns_sq_awprot_swapbuf : 3;  /* bit[8-10] : ��?��???sq??swapbuf?��??��??????? */
        unsigned int  reserved_2           : 1;  /* bit[11]   :  */
        unsigned int  ns_sq_awprot_cqe     : 3;  /* bit[12-14]: ��?��???sq??cqe?��??��??????? */
        unsigned int  reserved_3           : 1;  /* bit[15]   :  */
        unsigned int  ns_sq_awprot_eff_aic : 3;  /* bit[16-18]: ��?��???sq?????��aic��????????��??��???????
                                                                axprot used for aic register write */
        unsigned int  reserved_4           : 1;  /* bit[19]   :  */
        unsigned int  reserved_5           : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_ns_sq_awprot_aic_START      (0)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_ns_sq_awprot_aic_END        (2)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_ns_sq_awprot_aiv_START      (4)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_ns_sq_awprot_aiv_END        (6)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_ns_sq_awprot_swapbuf_START  (8)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_ns_sq_awprot_swapbuf_END    (10)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_ns_sq_awprot_cqe_START      (12)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_ns_sq_awprot_cqe_END        (14)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_ns_sq_awprot_eff_aic_START  (16)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_ns_sq_awprot_eff_aic_END    (18)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_UNION
 struct description   : HWTS_AXPROT_SETTING1 Register structure definition
                        Address Offset:0x1104 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  s_sq_awprot_aic     : 3;  /* bit[0-2]  : ��???sq???��??aic��????????��??��???????
                                                               axprot used for aic register */
        unsigned int  reserved_0          : 1;  /* bit[3]    :  */
        unsigned int  s_sq_awprot_aiv     : 3;  /* bit[4-6]  : ��???sq??aiv��????????��??��???????
                                                               axprot used for aiv register */
        unsigned int  reserved_1          : 1;  /* bit[7]    :  */
        unsigned int  s_sq_awprot_swapbuf : 3;  /* bit[8-10] : ��???sq??swapbuf?��??��??????? */
        unsigned int  reserved_2          : 1;  /* bit[11]   :  */
        unsigned int  s_sq_awprot_cqe     : 3;  /* bit[12-14]: ��???sq??cqe?��??��??????? */
        unsigned int  reserved_3          : 1;  /* bit[15]   :  */
        unsigned int  s_sq_awprot_eff_aic : 3;  /* bit[16-18]: ��???sq?????��aic��????????��??��???????
                                                               axprot used for eff_aic register */
        unsigned int  reserved_4          : 1;  /* bit[19]   :  */
        unsigned int  reserved_5          : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_s_sq_awprot_aic_START      (0)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_s_sq_awprot_aic_END        (2)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_s_sq_awprot_aiv_START      (4)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_s_sq_awprot_aiv_END        (6)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_s_sq_awprot_swapbuf_START  (8)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_s_sq_awprot_swapbuf_END    (10)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_s_sq_awprot_cqe_START      (12)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_s_sq_awprot_cqe_END        (14)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_s_sq_awprot_eff_aic_START  (16)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING1_s_sq_awprot_eff_aic_END    (18)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AXPROT_SETTING2_UNION
 struct description   : HWTS_AXPROT_SETTING2 Register structure definition
                        Address Offset:0x1108 Initial:0x00000022 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  awprot_log              : 3;  /* bit[0-2]  : ??log buf?��??��???????
                                                                   awprot used by hwts axi master to write out log entries */
        unsigned int  reserved_0              : 1;  /* bit[3]    :  */
        unsigned int  awprot_prof             : 3;  /* bit[4-6]  : ??profile buf?��??��???????
                                                                   awprot used by hwts axi master to write out pmu entries */
        unsigned int  reserved_1              : 1;  /* bit[7]    :  */
        unsigned int  s_sq_awprot_write_value : 3;  /* bit[8-10] : ��???sq??write value???????????��??��??????? */
        unsigned int  reserved_2              : 21; /* bit[11-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AXPROT_SETTING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING2_awprot_log_START               (0)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING2_awprot_log_END                 (2)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING2_awprot_prof_START              (4)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING2_awprot_prof_END                (6)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING2_s_sq_awprot_write_value_START  (8)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING2_s_sq_awprot_write_value_END    (10)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_UNION
 struct description   : HWTS_AXPROT_SETTING3 Register structure definition
                        Address Offset:0x1200 Initial:0x00222222 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ns_sq_arprot_aic     : 3;  /* bit[0-2]  : NSV?????????? */
        unsigned int  reserved_0           : 1;  /* bit[3]    :  */
        unsigned int  ns_sq_arprot_aiv     : 3;  /* bit[4-6]  : NSV?????????? */
        unsigned int  reserved_1           : 1;  /* bit[7]    :  */
        unsigned int  ns_sq_arprot_swapbuf : 3;  /* bit[8-10] : ��?��???sq??swapbuf??��??????? */
        unsigned int  reserved_2           : 1;  /* bit[11]   :  */
        unsigned int  ns_sq_arprot_sqe     : 3;  /* bit[12-14]: ��?��???sq??sqe?��??��???��??????? */
        unsigned int  reserved_3           : 1;  /* bit[15]   :  */
        unsigned int  ns_sq_arprot_eff_aic : 3;  /* bit[16-18]: NSV?????????? */
        unsigned int  reserved_4           : 1;  /* bit[19]   :  */
        unsigned int  arprot_mdc           : 3;  /* bit[20-22]: ???????��??��??��??��???????
                                                                arprot used for mdc read */
        unsigned int  reserved_5           : 1;  /* bit[23]   :  */
        unsigned int  reserved_6           : 8;  /* bit[24-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_ns_sq_arprot_aic_START      (0)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_ns_sq_arprot_aic_END        (2)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_ns_sq_arprot_aiv_START      (4)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_ns_sq_arprot_aiv_END        (6)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_ns_sq_arprot_swapbuf_START  (8)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_ns_sq_arprot_swapbuf_END    (10)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_ns_sq_arprot_sqe_START      (12)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_ns_sq_arprot_sqe_END        (14)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_ns_sq_arprot_eff_aic_START  (16)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_ns_sq_arprot_eff_aic_END    (18)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_arprot_mdc_START            (20)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING3_arprot_mdc_END              (22)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AXPROT_SETTING4_UNION
 struct description   : HWTS_AXPROT_SETTING4 Register structure definition
                        Address Offset:0x1204 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  s_sq_arprot_aic     : 3;  /* bit[0-2]  : NSV?????????? */
        unsigned int  reserved_0          : 1;  /* bit[3]    :  */
        unsigned int  s_sq_arprot_aiv     : 3;  /* bit[4-6]  : NSV?????????? */
        unsigned int  reserved_1          : 1;  /* bit[7]    :  */
        unsigned int  s_sq_arprot_swapbuf : 3;  /* bit[8-10] : ��???sq??swapbuf??��??????? */
        unsigned int  reserved_2          : 1;  /* bit[11]   :  */
        unsigned int  s_sq_arprot_sqe     : 3;  /* bit[12-14]: ��???sq??sqe?��??��???��??????? */
        unsigned int  reserved_3          : 1;  /* bit[15]   :  */
        unsigned int  s_sq_arprot_eff_aic : 3;  /* bit[16-18]: NSV?????????? */
        unsigned int  reserved_4          : 1;  /* bit[19]   :  */
        unsigned int  reserved_5          : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AXPROT_SETTING4_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING4_s_sq_arprot_aic_START      (0)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING4_s_sq_arprot_aic_END        (2)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING4_s_sq_arprot_aiv_START      (4)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING4_s_sq_arprot_aiv_END        (6)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING4_s_sq_arprot_swapbuf_START  (8)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING4_s_sq_arprot_swapbuf_END    (10)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING4_s_sq_arprot_sqe_START      (12)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING4_s_sq_arprot_sqe_END        (14)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING4_s_sq_arprot_eff_aic_START  (16)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING4_s_sq_arprot_eff_aic_END    (18)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AXPROT_SETTING5_UNION
 struct description   : HWTS_AXPROT_SETTING5 Register structure definition
                        Address Offset:0x1208 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  core_axprot_aic     : 3;  /* bit[0-2]  : HWTS��????��??aic??��???????(�㨹?��????)??????��???��??? */
        unsigned int  reserved_0          : 1;  /* bit[3]    :  */
        unsigned int  core_axprot_aiv     : 3;  /* bit[4-6]  : HWTS��???aiv??��???????(�㨹?��????)??????��???��??? */
        unsigned int  reserved_1          : 1;  /* bit[7]    :  */
        unsigned int  core_axprot_eff_aic : 3;  /* bit[8-10] : HWTS��??????��aic??��???????(�㨹?��????)??????��???��??? */
        unsigned int  reserved_2          : 1;  /* bit[11]   :  */
        unsigned int  reserved_3          : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AXPROT_SETTING5_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING5_core_axprot_aic_START      (0)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING5_core_axprot_aic_END        (2)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING5_core_axprot_aiv_START      (4)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING5_core_axprot_aiv_END        (6)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING5_core_axprot_eff_aic_START  (8)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING5_core_axprot_eff_aic_END    (10)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG0_UNION
 struct description   : HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG0 Register structure definition
                        Address Offset:0x2000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ns_sq_swap_buf_base_addr_l : 32; /* bit[0-31]: ��?��???sq??swapbuf???��???�� */
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG0_ns_sq_swap_buf_base_addr_l_START  (0)
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG0_ns_sq_swap_buf_base_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_UNION
 struct description   : HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1 Register structure definition
                        Address Offset:0x2004 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ns_sq_swap_buf_base_addr_h : 16; /* bit[0-15] :  */
        unsigned int  ns_sq_swap_buf_shift       : 6;  /* bit[16-21]: ��?��???sq??swapbuf?????????�� */
        unsigned int  reserved                   : 9;  /* bit[22-30]:  */
        unsigned int  ns_sq_swap_buf_is_virtual  : 1;  /* bit[31]   : ��?��???sq??swapbuf?????��??????0?????��???��??1???��?????�� */
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_ns_sq_swap_buf_base_addr_h_START  (0)
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_ns_sq_swap_buf_base_addr_h_END    (15)
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_ns_sq_swap_buf_shift_START        (16)
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_ns_sq_swap_buf_shift_END          (21)
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_ns_sq_swap_buf_is_virtual_START   (31)
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG1_ns_sq_swap_buf_is_virtual_END     (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_UNION
 struct description   : HWTS_AXCACHE_SETTING0 Register structure definition
                        Address Offset:0x2100 Initial:0x00121212 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  arcache_sq  : 4;  /* bit[0-3]  : arcache for hwts prefetching SQE */
        unsigned int  arsnoop_sq  : 1;  /* bit[4]    : arsnoop for hwts prefetching SQE */
        unsigned int  reserved_0  : 3;  /* bit[5-7]  :  */
        unsigned int  awcache_cq  : 4;  /* bit[8-11] : awcache for hwts writting cqe to CQ buffer */
        unsigned int  awsnoop_cq  : 1;  /* bit[12]   : awsnoop for hwts writting cqe to CQ buffer */
        unsigned int  reserved_1  : 3;  /* bit[13-15]:  */
        unsigned int  awcache_log : 4;  /* bit[16-19]: awcache for hwts writting log to log buffer for hwts */
        unsigned int  awsnoop_log : 1;  /* bit[20]   : awsnoop for hwts writting log to log buffer for hwts */
        unsigned int  reserved_2  : 3;  /* bit[21-23]:  */
        unsigned int  reserved_3  : 4;  /* bit[24-27]: awcache for hwts writting pct to trace buffer for hwts */
        unsigned int  reserved_4  : 1;  /* bit[28]   : awsnoop for hwts writting pct to trace buffer for hwts */
        unsigned int  reserved_5  : 3;  /* bit[29-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_arcache_sq_START   (0)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_arcache_sq_END     (3)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_arsnoop_sq_START   (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_arsnoop_sq_END     (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awcache_cq_START   (8)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awcache_cq_END     (11)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awsnoop_cq_START   (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awsnoop_cq_END     (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awcache_log_START  (16)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awcache_log_END    (19)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awsnoop_log_START  (20)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_awsnoop_log_END    (20)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_UNION
 struct description   : HWTS_AXCACHE_SETTING1 Register structure definition
                        Address Offset:0x2104 Initial:0x12121212 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  awcache_prof    : 4;  /* bit[0-3]  : awcache for hwts writting profile to profile buffer for hwts */
        unsigned int  awsnoop_prof    : 1;  /* bit[4]    : awsnoop for hwts writting profile to profile buffer for hwts */
        unsigned int  reserved_0      : 3;  /* bit[5-7]  :  */
        unsigned int  awcache_swapbuf : 4;  /* bit[8-11] : arcache for hwts writing static information of RTSQ */
        unsigned int  awsnoop_swapbuf : 1;  /* bit[12]   : arsnoop for hwts writing static information of RTSQ */
        unsigned int  reserved_1      : 3;  /* bit[13-15]:  */
        unsigned int  arcache_swapbuf : 4;  /* bit[16-19]: arcache for hwts reading static information of RTSQ */
        unsigned int  arsnoop_swapbuf : 1;  /* bit[20]   : arsnoop for hwts reading static information of RTSQ */
        unsigned int  reserved_2      : 3;  /* bit[21-23]:  */
        unsigned int  arcache_mdc     : 4;  /* bit[24-27]: arcache for hwts prefetching mdc */
        unsigned int  arsnoop_mdc     : 1;  /* bit[28]   : arsnoop for hwts prefetching mdc */
        unsigned int  reserved_3      : 3;  /* bit[29-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_awcache_prof_START     (0)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_awcache_prof_END       (3)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_awsnoop_prof_START     (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_awsnoop_prof_END       (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_awcache_swapbuf_START  (8)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_awcache_swapbuf_END    (11)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_awsnoop_swapbuf_START  (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_awsnoop_swapbuf_END    (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_arcache_swapbuf_START  (16)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_arcache_swapbuf_END    (19)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_arsnoop_swapbuf_START  (20)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_arsnoop_swapbuf_END    (20)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_arcache_mdc_START      (24)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_arcache_mdc_END        (27)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_arsnoop_mdc_START      (28)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_arsnoop_mdc_END        (28)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_UNION
 struct description   : HWTS_AXCACHE_SETTING2 Register structure definition
                        Address Offset:0x2108 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  awcache_aic : 4;  /* bit[0-3]  : awcache for hwts accessing configure register in AIC */
        unsigned int  awsnoop_aic : 1;  /* bit[4]    : awsnoop for hwts accessing configure register in AIC */
        unsigned int  reserved_0  : 3;  /* bit[5-7]  :  */
        unsigned int  arcache_aic : 4;  /* bit[8-11] : arcache for hwts accessing configure register in AIC */
        unsigned int  arsnoop_aic : 1;  /* bit[12]   : arsnoop for hwts accessing configure register in AIC */
        unsigned int  reserved_1  : 3;  /* bit[13-15]:  */
        unsigned int  reserved_2  : 4;  /* bit[16-19]: awcache for hwts writing mailbox to DDR */
        unsigned int  reserved_3  : 1;  /* bit[20]   : awsnoop for hwts writing mailbox to DDR */
        unsigned int  reserved_4  : 11; /* bit[21-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_awcache_aic_START  (0)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_awcache_aic_END    (3)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_awsnoop_aic_START  (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_awsnoop_aic_END    (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_arcache_aic_START  (8)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_arcache_aic_END    (11)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_arsnoop_aic_START  (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING2_arsnoop_aic_END    (12)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_UNION
 struct description   : HWTS_AXCACHE_SETTING3 Register structure definition
                        Address Offset:0x210c Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  awcache_aiv : 4;  /* bit[0-3]  : awcache for hwts accessing configure register in AIV */
        unsigned int  awsnoop_aiv : 1;  /* bit[4]    : awsnoop for hwts accessing configure register in AIV */
        unsigned int  reserved_0  : 3;  /* bit[5-7]  :  */
        unsigned int  arcache_aiv : 4;  /* bit[8-11] : arcache for hwts accessing configure register in AIV */
        unsigned int  arsnoop_aiv : 1;  /* bit[12]   : arsnoop for hwts accessing configure register in AIV */
        unsigned int  reserved_1  : 3;  /* bit[13-15]:  */
        unsigned int  reserved_2  : 4;  /* bit[16-19]: awcache for hwts hwts write sqe to SQ for sdma  */
        unsigned int  reserved_3  : 1;  /* bit[20]   : awsnoop for hwts write sqe to SQ for sdma  */
        unsigned int  reserved_4  : 3;  /* bit[21-23]:  */
        unsigned int  reserved_5  : 4;  /* bit[24-27]: awcache for hwts accessing configure register in sdma */
        unsigned int  reserved_6  : 1;  /* bit[28]   : awsnoop for hwts accessing configure register in sdma */
        unsigned int  reserved_7  : 3;  /* bit[29-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_awcache_aiv_START  (0)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_awcache_aiv_END    (3)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_awsnoop_aiv_START  (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_awsnoop_aiv_END    (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_arcache_aiv_START  (8)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_arcache_aiv_END    (11)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_arsnoop_aiv_START  (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING3_arsnoop_aiv_END    (12)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_UNION
 struct description   : HWTS_AXCACHE_SETTING4 Register structure definition
                        Address Offset:0x2110 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  awcache_eff_aic : 4;  /* bit[0-3]  : awcache for hwts accessing configure register in AIC */
        unsigned int  awsnoop_eff_aic : 1;  /* bit[4]    : awsnoop for hwts accessing configure register in AIC */
        unsigned int  reserved_0      : 3;  /* bit[5-7]  :  */
        unsigned int  arcache_eff_aic : 4;  /* bit[8-11] : arcache for hwts accessing configure register in AIC */
        unsigned int  arsnoop_eff_aic : 1;  /* bit[12]   : arsnoop for hwts accessing configure register in AIC */
        unsigned int  reserved_1      : 3;  /* bit[13-15]:  */
        unsigned int  reserved_2      : 4;  /* bit[16-19]: awcache for hwts writing mailbox to DDR */
        unsigned int  reserved_3      : 1;  /* bit[20]   : awsnoop for hwts writing mailbox to DDR */
        unsigned int  reserved_4      : 11; /* bit[21-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_awcache_eff_aic_START  (0)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_awcache_eff_aic_END    (3)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_awsnoop_eff_aic_START  (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_awsnoop_eff_aic_END    (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_arcache_eff_aic_START  (8)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_arcache_eff_aic_END    (11)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_arsnoop_eff_aic_START  (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING4_arsnoop_eff_aic_END    (12)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_GLB_CTRL0_UNION
 struct description   : HWTS_GLB_CTRL0 Register structure definition
                        Address Offset:0x2800 Initial:0x00010002 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_ecc_bypass           : 1;  /* bit[0]    : HWTS????1bit ECC???��??2bit ECC?��?��???????? */
        unsigned int  syscnt_gray               : 1;  /* bit[1]    : 0: syscnt is binary format
                                                                     1: syscnt is gray format */
        unsigned int  acsq_swapout_sqe          : 1;  /* bit[2]    : 0??RTSQ??ACSQ swapout??BLOCK��???
                                                                     1??RTSQ??ACSQ swapout??SQE��??? */
        unsigned int  hwts_ecc_err_wb_bypass    : 1;  /* bit[3]    : 0:��??��1bit ecc?��?��?��???��????????1??��??��1bit ecc?��?��?��?????��?????? */
        unsigned int  axi_slv_resp_err          : 1;  /* bit[4]    : 0: when illegal access to AXI slave, would not response error
                                                                     1: when illegal access to AXi slave, would response error on AXI rresp / bresp */
        unsigned int  bus_err_bypass            : 1;  /* bit[5]    : 0:HWTS????bus error???��?��????��?��?master?????????��??����??????TSCPU??????????????HWTS
                                                                     1:HWTS??????bus error */
        unsigned int  sqe_err_bypass            : 1;  /* bit[6]    : HWTS?��??SQE��?����?��????????0??hwts?��????sqe��?����?��???��??����??????1??hwts????sqe��?����?��???��???? */
        unsigned int  reserved_0                : 9;  /* bit[7-15] :  */
        unsigned int  aiv_context_switch_enable : 1;  /* bit[16]   : 0:AIV???��??Slow Context Switch
                                                                     1:AIV ?��??Slow Context Switch */
        unsigned int  reserved_1                : 7;  /* bit[17-23]:  */
        unsigned int  flag_update_bypass        : 1;  /* bit[24]   : 1???��rtsq????POOLING_FLAG��????��?????????��??????????notifyid??1???��???��????��????��??flag???��??0???��rtsq?��??flag?���??��??????notify_tbl???��?????����??????????��??flag?????��?? */
        unsigned int  reserved_2                : 7;  /* bit[25-31]: MISC */
    } reg;
} SOC_NPU_HWTS_HWTS_GLB_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_ecc_bypass_START            (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_ecc_bypass_END              (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_syscnt_gray_START                (1)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_syscnt_gray_END                  (1)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_acsq_swapout_sqe_START           (2)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_acsq_swapout_sqe_END             (2)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_ecc_err_wb_bypass_START     (3)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_ecc_err_wb_bypass_END       (3)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_axi_slv_resp_err_START           (4)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_axi_slv_resp_err_END             (4)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_bus_err_bypass_START             (5)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_bus_err_bypass_END               (5)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_sqe_err_bypass_START             (6)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_sqe_err_bypass_END               (6)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_aiv_context_switch_enable_START  (16)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_aiv_context_switch_enable_END    (16)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_flag_update_bypass_START         (24)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_flag_update_bypass_END           (24)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_GLB_CTRL1_UNION
 struct description   : HWTS_GLB_CTRL1 Register structure definition
                        Address Offset:0x2804 Initial:0x00000243 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sq_friendly_aic     : 1;  /* bit[0]    : ????????????RTSQ??????AIC???????��???????��????FS??ACSQ?��?????? */
        unsigned int  sq_friendly_aiv     : 1;  /* bit[1]    : ????????????RTSQ??????AIV???????��???????��????FS??ACSQ?��?????? */
        unsigned int  reserved_0          : 1;  /* bit[2]    : sq_friendly_aicpu */
        unsigned int  reserved_1          : 1;  /* bit[3]    : sq_friendly_sdma */
        unsigned int  reserved_2          : 1;  /* bit[4]    : sq_friendly_vq6 */
        unsigned int  reserved_3          : 1;  /* bit[5]    : sq_friendly_tof */
        unsigned int  sq_friendly_eff_aic : 1;  /* bit[6]    : ????????????RTSQ??????AIC???????��???????��????FS??ACSQ?��?????? */
        unsigned int  reserved_4          : 1;  /* bit[7]    :  */
        unsigned int  notify_friendly     : 1;  /* bit[8]    : ?��AIC/AIV???��??SQE????????notify?��??SQE??��???��?AIC/AIV??friendly??????0????��???1??????��??? */
        unsigned int  hts_friendly        : 1;  /* bit[9]    : ?��AIC/AIV???��??SQE????????hts?��??SQE??��???��?AIC/AIV??friendly??????0????��???1??????��??? */
        unsigned int  reserved_5          : 22; /* bit[10-31]: ACSQ?��????????????SQ Friendly???? */
    } reg;
} SOC_NPU_HWTS_HWTS_GLB_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_aic_START      (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_aic_END        (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_aiv_START      (1)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_aiv_END        (1)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_eff_aic_START  (6)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_sq_friendly_eff_aic_END    (6)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_notify_friendly_START      (8)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_notify_friendly_END        (8)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_hts_friendly_START         (9)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_hts_friendly_END           (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_GLB_CTRL2_UNION
 struct description   : HWTS_GLB_CTRL2 Register structure definition
                        Address Offset:0x2808 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_task_timeout_bypass            : 1;  /* bit[0]   : aic?��??task??task timeout???? */
        unsigned int  aiv_task_timeout_bypass            : 1;  /* bit[1]   : aiv?��??task??task timeout???? */
        unsigned int  notify_wait_task_timeout_bypass    : 1;  /* bit[2]   : notify_wait?��??task??task timeout???? */
        unsigned int  reserved_0                         : 1;  /* bit[3]   : sdma?��??task??task timeout???? */
        unsigned int  reserved_1                         : 1;  /* bit[4]   : aicpu?��??task??task timeout???? */
        unsigned int  eff_aic_task_timeout_bypass        : 1;  /* bit[5]   : aic?��??task??task timeout???? */
        unsigned int  hts_event_wait_task_timeout_bypass : 1;  /* bit[6]   : hts event wait?��??task??task timeout???? */
        unsigned int  reserved_2                         : 25; /* bit[7-31]: task timeout???????? */
    } reg;
} SOC_NPU_HWTS_HWTS_GLB_CTRL2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_aic_task_timeout_bypass_START             (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_aic_task_timeout_bypass_END               (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_aiv_task_timeout_bypass_START             (1)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_aiv_task_timeout_bypass_END               (1)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_notify_wait_task_timeout_bypass_START     (2)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_notify_wait_task_timeout_bypass_END       (2)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_eff_aic_task_timeout_bypass_START         (5)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_eff_aic_task_timeout_bypass_END           (5)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_hts_event_wait_task_timeout_bypass_START  (6)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_hts_event_wait_task_timeout_bypass_END    (6)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_GLB_CTRL3_UNION
 struct description   : HWTS_GLB_CTRL3 Register structure definition
                        Address Offset:0x280c Initial:0x1F1F1F1F Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_task_runtime_limit_exp         : 6;  /* bit[0-5]  : the aic task runtime limit is defined as (kernel_credit +1) * 2^aic_task_runtime_limit_exp
                                                                              takes value 0 ~ 55( if > 55, considered as 55) */
        unsigned int  reserved_0                         : 2;  /* bit[6-7]  :  */
        unsigned int  aiv_task_runtime_limit_exp         : 6;  /* bit[8-13] : the aiv task runtime limit is defined as ?��kernel_credit +1?? * 2^aiv_task_runtime_limit_exp
                                                                              takes value 0 ~ 55( if > 55, considered as 55) */
        unsigned int  reserved_1                         : 2;  /* bit[14-15]:  */
        unsigned int  notify_wait_task_runtime_limit_exp : 6;  /* bit[16-21]: notify_wait???��??????????the notify wait task runtime limit is defined as 1* 2^wait_task_runtime_limit_exp
                                                                              takes value 0 ~ 55( if > 55, considered as 55) */
        unsigned int  reserved_2                         : 2;  /* bit[22-23]:  */
        unsigned int  swapout_task_runtime_limit_exp     : 6;  /* bit[24-29]: swapout??????????the swapout task runtime limit is defined as 1* 2^swapout_task_runtime_limit_exp
                                                                              takes value 0 ~ 55( if > 55, considered as 55) */
        unsigned int  reserved_3                         : 2;  /* bit[30-31]: This register mostly defines the timeout bounds */
    } reg;
} SOC_NPU_HWTS_HWTS_GLB_CTRL3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_aic_task_runtime_limit_exp_START          (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_aic_task_runtime_limit_exp_END            (5)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_aiv_task_runtime_limit_exp_START          (8)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_aiv_task_runtime_limit_exp_END            (13)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_notify_wait_task_runtime_limit_exp_START  (16)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_notify_wait_task_runtime_limit_exp_END    (21)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_swapout_task_runtime_limit_exp_START      (24)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL3_swapout_task_runtime_limit_exp_END        (29)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_GLB_CTRL4_UNION
 struct description   : HWTS_GLB_CTRL4 Register structure definition
                        Address Offset:0x2810 Initial:0x1F1F0000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0                            : 6;  /* bit[0-5]  : sdma_task_runtime_limit_exp */
        unsigned int  reserved_1                            : 2;  /* bit[6-7]  :  */
        unsigned int  reserved_2                            : 6;  /* bit[8-13] : vq6_task_runtime_limit_exp */
        unsigned int  reserved_3                            : 2;  /* bit[14-15]:  */
        unsigned int  hts_event_wait_task_runtime_limit_exp : 6;  /* bit[16-21]: hts_event_wait???��??????????the hts event wait task runtime limit is defined as 1* 2^wait_task_runtime_limit_exp
                                                                                 takes value 0 ~ 55( if > 55, considered as 55) */
        unsigned int  reserved_4                            : 2;  /* bit[22-23]:  */
        unsigned int  eff_aic_task_runtime_limit_exp        : 6;  /* bit[24-29]: the aic task runtime limit is defined as (kernel_credit +1) * 2^aic_task_runtime_limit_exp
                                                                                 takes value 0 ~ 55( if > 55, considered as 55) */
        unsigned int  reserved_5                            : 2;  /* bit[30-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_GLB_CTRL4_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_GLB_CTRL4_hts_event_wait_task_runtime_limit_exp_START  (16)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL4_hts_event_wait_task_runtime_limit_exp_END    (21)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL4_eff_aic_task_runtime_limit_exp_START         (24)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL4_eff_aic_task_runtime_limit_exp_END           (29)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_GLB_CTRL5_UNION
 struct description   : HWTS_GLB_CTRL5 Register structure definition
                        Address Offset:0x2c00 Initial:0x0F0001EF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_exe_cg_mask      : 1;  /* bit[0]    : hwts?????��?????????? */
        unsigned int  rtsq_cg_mask          : 1;  /* bit[1]    : rtsq fsm???��?????????? */
        unsigned int  nmanager_cg_mask      : 1;  /* bit[2]    : nmanager???��?????????? */
        unsigned int  acsq_cg_mask          : 1;  /* bit[3]    : acsq fsm???��?????????? */
        unsigned int  reserved_0            : 1;  /* bit[4]    : event_tbl_cg_mask */
        unsigned int  notify_tbl_cg_mask    : 1;  /* bit[5]    : notify table???��???��?????????? */
        unsigned int  gs_cg_mask            : 1;  /* bit[6]    : gs???��???��?????????? */
        unsigned int  profile_cg_mask       : 1;  /* bit[7]    : profile???��???��?????????? */
        unsigned int  hts_event_tbl_cg_mask : 1;  /* bit[8]    : hts event table???��???��????????????0??????��?????????1????????��??????? */
        unsigned int  reserved_1            : 15; /* bit[9-23] :  */
        unsigned int  hwts_cg_dly_cnt       : 8;  /* bit[24-31]: hwts idle?��??delay?��????cycle?��???????????��?????? */
    } reg;
} SOC_NPU_HWTS_HWTS_GLB_CTRL5_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_hwts_exe_cg_mask_START       (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_hwts_exe_cg_mask_END         (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_rtsq_cg_mask_START           (1)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_rtsq_cg_mask_END             (1)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_nmanager_cg_mask_START       (2)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_nmanager_cg_mask_END         (2)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_acsq_cg_mask_START           (3)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_acsq_cg_mask_END             (3)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_notify_tbl_cg_mask_START     (5)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_notify_tbl_cg_mask_END       (5)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_gs_cg_mask_START             (6)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_gs_cg_mask_END               (6)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_profile_cg_mask_START        (7)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_profile_cg_mask_END          (7)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_hts_event_tbl_cg_mask_START  (8)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_hts_event_tbl_cg_mask_END    (8)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_hwts_cg_dly_cnt_START        (24)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL5_hwts_cg_dly_cnt_END          (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_NOTIFYID_CTRL_UNION
 struct description   : HWTS_NOTIFYID_CTRL Register structure definition
                        Address Offset:0x2c80+ sync_grp*0x4 Initial:0x00000004 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  notifyid_vfid : 3;  /* bit[0-2] : notifyid_vfid[2]????1����????����notifyID????��?????VM????
                                                        notifyid_vfid[2:0]==0??����????����notifyID?????����?VM0????
                                                        notifyid_vfid[2:0]==1??����????����notifyID?????����?VM1????
                                                        notifyid_vfid[2:0]==2??����????����notifyID?????����?VM2????
                                                        notifyid_vfid[2:0]==3??����????����notifyID?????����?VM3???? */
        unsigned int  reserved      : 29; /* bit[3-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_NOTIFYID_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NOTIFYID_CTRL_notifyid_vfid_START  (0)
#define SOC_NPU_HWTS_HWTS_NOTIFYID_CTRL_notifyid_vfid_END    (2)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_HTS_EVENT_SEND_CTRL_UNION
 struct description   : HWTS_HTS_EVENT_SEND_CTRL Register structure definition
                        Address Offset:0x2cc0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hts_event_id   : 10; /* bit[0-9]  : ?��???��???��??hwts��?????hts??event??????event_id?��?? */
        unsigned int  hts_dst_id     : 6;  /* bit[10-15]: ?��???��???��??hwts��?????hts??event??????dst_id?��?? */
        unsigned int  hts_uid        : 12; /* bit[16-27]: ?��???��???��??hwts��?????hts??event??????uid?��?? */
        unsigned int  reserved       : 3;  /* bit[28-30]:  */
        unsigned int  hts_event_send : 1;  /* bit[31]   : ?��???��???????????��??HTS��???Event?��?????????????��????????????????hts_event_send?��????0?��?????????????????�¡�?????????Event???????��???��????1?��??????????????Event?????����????��?? */
    } reg;
} SOC_NPU_HWTS_HWTS_HTS_EVENT_SEND_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_SEND_CTRL_hts_event_id_START    (0)
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_SEND_CTRL_hts_event_id_END      (9)
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_SEND_CTRL_hts_dst_id_START      (10)
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_SEND_CTRL_hts_dst_id_END        (15)
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_SEND_CTRL_hts_uid_START         (16)
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_SEND_CTRL_hts_uid_END           (27)
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_SEND_CTRL_hts_event_send_START  (31)
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_SEND_CTRL_hts_event_send_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_RW_ECO0_RESERVED_UNION
 struct description   : HWTS_RW_ECO0_RESERVED Register structure definition
                        Address Offset:0x2ff0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rw_eco0 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_RW_ECO0_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RW_ECO0_RESERVED_rw_eco0_START  (0)
#define SOC_NPU_HWTS_HWTS_RW_ECO0_RESERVED_rw_eco0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_RW_ECO1_RESERVED_UNION
 struct description   : HWTS_RW_ECO1_RESERVED Register structure definition
                        Address Offset:0x2ff4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rw_eco1 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_RW_ECO1_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RW_ECO1_RESERVED_rw_eco1_START  (0)
#define SOC_NPU_HWTS_HWTS_RW_ECO1_RESERVED_rw_eco1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_RO_ECO0_RESERVED_UNION
 struct description   : HWTS_RO_ECO0_RESERVED Register structure definition
                        Address Offset:0x2ff8 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ro_eco0 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_RO_ECO0_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RO_ECO0_RESERVED_ro_eco0_START  (0)
#define SOC_NPU_HWTS_HWTS_RO_ECO0_RESERVED_ro_eco0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_RO_ECO1_RESERVED_UNION
 struct description   : HWTS_RO_ECO1_RESERVED Register structure definition
                        Address Offset:0x2ffc Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ro_eco1 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_RO_ECO1_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RO_ECO1_RESERVED_ro_eco1_START  (0)
#define SOC_NPU_HWTS_HWTS_RO_ECO1_RESERVED_ro_eco1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL0_UNION
 struct description   : HWTS_PREFETCH_ECC_CTRL0 Register structure definition
                        Address Offset:0x3000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_prefetch_ecc_pattern0_l : 32; /* bit[0-31]: prefetch memory ecc��??�� */
    } reg;
} SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL0_hwts_prefetch_ecc_pattern0_l_START  (0)
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL0_hwts_prefetch_ecc_pattern0_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL1_UNION
 struct description   : HWTS_PREFETCH_ECC_CTRL1 Register structure definition
                        Address Offset:0x3004 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_prefetch_ecc_pattern0_h : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL1_hwts_prefetch_ecc_pattern0_h_START  (0)
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL1_hwts_prefetch_ecc_pattern0_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL2_UNION
 struct description   : HWTS_PREFETCH_ECC_CTRL2 Register structure definition
                        Address Offset:0x3008 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_prefetch_ecc_pattern1_l : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL2_hwts_prefetch_ecc_pattern1_l_START  (0)
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL2_hwts_prefetch_ecc_pattern1_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL3_UNION
 struct description   : HWTS_PREFETCH_ECC_CTRL3 Register structure definition
                        Address Offset:0x300c Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_prefetch_ecc_pattern1_h : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL3_hwts_prefetch_ecc_pattern1_h_START  (0)
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL3_hwts_prefetch_ecc_pattern1_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL4_UNION
 struct description   : HWTS_PREFETCH_ECC_CTRL4 Register structure definition
                        Address Offset:0x3010 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_prefetch_ecc_pattern2 : 9;  /* bit[0-8] :  */
        unsigned int  reserved                   : 23; /* bit[9-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL4_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL4_hwts_prefetch_ecc_pattern2_START  (0)
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_CTRL4_hwts_prefetch_ecc_pattern2_END    (8)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX0_UNION
 struct description   : HWTS_PREFETCH_ECC_DFX0 Register structure definition
                        Address Offset:0x3040 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_prefetch_mbit_ecc_err_vld  : 1;  /* bit[0-0]  : prefetch memory ?����???ecc?��?������?? */
        unsigned int  hwts_prefetch_mbit_ecc_err_syn  : 9;  /* bit[1-9]  : prefetch memory ?����???ecc?��?��???��??????????hwts_prefetch_mbit_ecc_err_vld??1?��?????�� */
        unsigned int  hwts_prefetch_mbit_ecc_err_addr : 7;  /* bit[10-16]: prefetch memory ?����???ecc?��?��???��????????hwts_prefetch_mbit_ecc_err_vld??1?��?????�� */
        unsigned int  reserved                        : 15; /* bit[17-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX0_hwts_prefetch_mbit_ecc_err_vld_START   (0)
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX0_hwts_prefetch_mbit_ecc_err_vld_END     (0)
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX0_hwts_prefetch_mbit_ecc_err_syn_START   (1)
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX0_hwts_prefetch_mbit_ecc_err_syn_END     (9)
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX0_hwts_prefetch_mbit_ecc_err_addr_START  (10)
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX0_hwts_prefetch_mbit_ecc_err_addr_END    (16)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX1_UNION
 struct description   : HWTS_PREFETCH_ECC_DFX1 Register structure definition
                        Address Offset:0x3044 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_prefetch_1bit_ecc_err_cnt     : 10; /* bit[0-9]  : prefetch memory 1bit ecc?��?����??��???? */
        unsigned int  hwts_prefetch_1bit_ecc_err_cnt_clr : 1;  /* bit[10-10]: prefetch memory 1bit ecc?��?��?????��???????? */
        unsigned int  reserved                           : 21; /* bit[11-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX1_hwts_prefetch_1bit_ecc_err_cnt_START      (0)
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX1_hwts_prefetch_1bit_ecc_err_cnt_END        (9)
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX1_hwts_prefetch_1bit_ecc_err_cnt_clr_START  (10)
#define SOC_NPU_HWTS_HWTS_PREFETCH_ECC_DFX1_hwts_prefetch_1bit_ecc_err_cnt_clr_END    (10)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL0_UNION
 struct description   : HWTS_PROFILE_ECC_CTRL0 Register structure definition
                        Address Offset:0x3100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_profile_ecc_pattern0_l : 32; /* bit[0-31]: profile memory ecc��??�� */
    } reg;
} SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL0_hwts_profile_ecc_pattern0_l_START  (0)
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL0_hwts_profile_ecc_pattern0_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL1_UNION
 struct description   : HWTS_PROFILE_ECC_CTRL1 Register structure definition
                        Address Offset:0x3104 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_profile_ecc_pattern0_h : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL1_hwts_profile_ecc_pattern0_h_START  (0)
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL1_hwts_profile_ecc_pattern0_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL2_UNION
 struct description   : HWTS_PROFILE_ECC_CTRL2 Register structure definition
                        Address Offset:0x3108 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_profile_ecc_pattern1_l : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL2_hwts_profile_ecc_pattern1_l_START  (0)
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL2_hwts_profile_ecc_pattern1_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL3_UNION
 struct description   : HWTS_PROFILE_ECC_CTRL3 Register structure definition
                        Address Offset:0x310c Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_profile_ecc_pattern1_h : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL3_hwts_profile_ecc_pattern1_h_START  (0)
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL3_hwts_profile_ecc_pattern1_h_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL4_UNION
 struct description   : HWTS_PROFILE_ECC_CTRL4 Register structure definition
                        Address Offset:0x3110 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_profile_ecc_pattern2 : 9;  /* bit[0-8] :  */
        unsigned int  reserved                  : 23; /* bit[9-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL4_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL4_hwts_profile_ecc_pattern2_START  (0)
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_CTRL4_hwts_profile_ecc_pattern2_END    (8)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX0_UNION
 struct description   : HWTS_PROFILE_ECC_DFX0 Register structure definition
                        Address Offset:0x3140 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_profile_mbit_ecc_err_vld  : 1;  /* bit[0-0]  : profile memory ?����???ecc?��?������?? */
        unsigned int  hwts_profile_mbit_ecc_err_syn  : 9;  /* bit[1-9]  : profile memory ?����???ecc?��?��???��??????????hwts_profile_mbit_ecc_err_vld??1?��?????�� */
        unsigned int  hwts_profile_mbit_ecc_err_addr : 6;  /* bit[10-15]: profile memory ?����???ecc?��?��???��????????hwts_profile_mbit_ecc_err_vld??1?��?????�� */
        unsigned int  reserved                       : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX0_hwts_profile_mbit_ecc_err_vld_START   (0)
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX0_hwts_profile_mbit_ecc_err_vld_END     (0)
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX0_hwts_profile_mbit_ecc_err_syn_START   (1)
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX0_hwts_profile_mbit_ecc_err_syn_END     (9)
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX0_hwts_profile_mbit_ecc_err_addr_START  (10)
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX0_hwts_profile_mbit_ecc_err_addr_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX1_UNION
 struct description   : HWTS_PROFILE_ECC_DFX1 Register structure definition
                        Address Offset:0x3144 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_profile_1bit_ecc_err_cnt     : 10; /* bit[0-9]  : profile memory 1bit ecc?��?����??��???? */
        unsigned int  hwts_profile_1bit_ecc_err_cnt_clr : 1;  /* bit[10-10]: profile memory 1bit ecc?��?��?????��???????? */
        unsigned int  reserved                          : 21; /* bit[11-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX1_hwts_profile_1bit_ecc_err_cnt_START      (0)
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX1_hwts_profile_1bit_ecc_err_cnt_END        (9)
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX1_hwts_profile_1bit_ecc_err_cnt_clr_START  (10)
#define SOC_NPU_HWTS_HWTS_PROFILE_ECC_DFX1_hwts_profile_1bit_ecc_err_cnt_clr_END    (10)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX0_UNION
 struct description   : HWTS_MASTER_BUS_DFX0 Register structure definition
                        Address Offset:0x3200 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_bus_wr_state   : 4;  /* bit[0-3] : hwts master??????��??? */
        unsigned int  hwts_bus_wr_ost_cnt : 5;  /* bit[4-8] : hwts master??????outstanding???? */
        unsigned int  reserved            : 23; /* bit[9-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX0_hwts_bus_wr_state_START    (0)
#define SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX0_hwts_bus_wr_state_END      (3)
#define SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX0_hwts_bus_wr_ost_cnt_START  (4)
#define SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX0_hwts_bus_wr_ost_cnt_END    (8)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX1_UNION
 struct description   : HWTS_MASTER_BUS_DFX1 Register structure definition
                        Address Offset:0x3204 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_bus_rd_state   : 4;  /* bit[0-3] : hwts master??????��??? */
        unsigned int  hwts_bus_rd_ost_cnt : 5;  /* bit[4-8] : hwts master??????outstanding???? */
        unsigned int  reserved            : 23; /* bit[9-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX1_hwts_bus_rd_state_START    (0)
#define SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX1_hwts_bus_rd_state_END      (3)
#define SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX1_hwts_bus_rd_ost_cnt_START  (4)
#define SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX1_hwts_bus_rd_ost_cnt_END    (8)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX2_UNION
 struct description   : HWTS_MASTER_BUS_DFX2 Register structure definition
                        Address Offset:0x3208 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  bus_block_enable : 1;  /* bit[0]   : ��?��?HWTS??master????????????????��?AXI???? */
        unsigned int  reserved         : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX2_bus_block_enable_START  (0)
#define SOC_NPU_HWTS_HWTS_MASTER_BUS_DFX2_bus_block_enable_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HW_HS_GLB_CFG_UNION
 struct description   : HW_HS_GLB_CFG Register structure definition
                        Address Offset:0x3500 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   : 0: HWHS channel 0 / 1 make requests in a first come, first served manner
                                                    1: HWHS would make sure the channel 0 / 1 is triggered in a ping-pong manner (note, after each vsync, the "starting" ping-pong channel might change). e.g. if hwhs_channel0 has triggered, and before hw_channel1 has triggered, the hwhs_channel0 trigger signal (if any) would be stored */
        unsigned int  reserved_1: 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HW_HS_GLB_CFG_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HW_HS_CHANNEL_CFG0_UNION
 struct description   : HW_HS_CHANNEL_CFG0 Register structure definition
                        Address Offset:0x3510+0x40*h Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwhs_ch_en           : 1;  /* bit[0]    : 0: channel is not enabled
                                                                1: channel is enabled */
        unsigned int  reserved_0           : 15; /* bit[1-15] :  */
        unsigned int  hwhs_associated_sqid : 6;  /* bit[16-21]: isp-nn????��?????rtsqid */
        unsigned int  reserved_1           : 10; /* bit[22-31]:  */
    } reg;
} SOC_NPU_HWTS_HW_HS_CHANNEL_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG0_hwhs_ch_en_START            (0)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG0_hwhs_ch_en_END              (0)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG0_hwhs_associated_sqid_START  (16)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG0_hwhs_associated_sqid_END    (21)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HW_HS_CHANNEL_CFG1_UNION
 struct description   : HW_HS_CHANNEL_CFG1 Register structure definition
                        Address Offset:0x3514+0x40*h Initial:0x00080000 Width:32
 register description : 20200508
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0               : 16; /* bit[0-15] :  */
        unsigned int  hwhs_pulse_width         : 8;  /* bit[16-23]: Indicates the number of cycles for this given data handshake set.
                                                                    // ISP
                                                                    Data hand shake set 0 on ISP side = VRAW_1
                                                                    Data hand shake set 1 on ISP side = VRAW_2 (or CRAW_1)
                                                                    Data hand shake set 2 on ISP side = RESERVED
                                                                    Data hand shake set 3 on ISP side = RESERVED
                                                                    // NPU
                                                                    Data hand shake set 0 on NPU side = HWTS defined
                                                                    Data hand shake set 1 on NPU side = HWTS defined
                                                                    Data hand shake set 2 on NPU side = RESERVED
                                                                    Data hand shake set 3 on NPU side = RESERVED

                                                                    Program n means n; that is, 0 means 0 cycle (prohitibted); 1 means 1 cycle, 2 means 2 cycles, etc. The cycle is based on the clock frequency as follows:
                                                                    // ISP
                                                                    Based on clk_ispfunc5(RYYB_CVDR)
                                                                    // NPU
                                                                    **** Based on HWTS clock **** */
        unsigned int  hwhs_sq_ptr_wind_disable : 1;  /* bit[24]   : 1 means that the rtsq of ISP can not support for winding
                                                                    ?��sq_head+1????sq_lengh?��?????????????��??0???��sq?��??head??tail?????��0???????????��?��??shadow????????isp_wr_end��??????��?��??????????  */
        unsigned int  reserved_1               : 7;  /* bit[25-31]:  */
    } reg;
} SOC_NPU_HWTS_HW_HS_CHANNEL_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG1_hwhs_pulse_width_START          (16)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG1_hwhs_pulse_width_END            (23)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG1_hwhs_sq_ptr_wind_disable_START  (24)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG1_hwhs_sq_ptr_wind_disable_END    (24)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HW_HS_CHANNEL_CFG2_UNION
 struct description   : HW_HS_CHANNEL_CFG2 Register structure definition
                        Address Offset:0x3518+0x40*h Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwhs_sqe_step : 16; /* bit[0-15] : rtsq?��?��??????????shadow?????????��??sqe_step?? */
        unsigned int  reserved      : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_HWTS_HW_HS_CHANNEL_CFG2_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG2_hwhs_sqe_step_START  (0)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG2_hwhs_sqe_step_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HW_HS_CHANNEL_CFG3_UNION
 struct description   : HW_HS_CHANNEL_CFG3 Register structure definition
                        Address Offset:0x351c+0x40*h Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HW_HS_CHANNEL_CFG3_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HW_HS_SHADOW0_UNION
 struct description   : HW_HS_SHADOW0 Register structure definition
                        Address Offset:0x3520+0x40*h Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hw_hs_sq_base_addr_l : 32; /* bit[0-31]: isp-nn????��?????rtsq??sqe?��???�� */
    } reg;
} SOC_NPU_HWTS_HW_HS_SHADOW0_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_SHADOW0_hw_hs_sq_base_addr_l_START  (0)
#define SOC_NPU_HWTS_HW_HS_SHADOW0_hw_hs_sq_base_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HW_HS_SHADOW1_UNION
 struct description   : HW_HS_SHADOW1 Register structure definition
                        Address Offset:0x3524+0x40*h Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hw_hs_sq_base_addr_h          : 16; /* bit[0-15] :  */
        unsigned int  reserved                      : 15; /* bit[16-30]:  */
        unsigned int  hw_hs_sq_base_addr_is_virtual : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_HWTS_HW_HS_SHADOW1_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_SHADOW1_hw_hs_sq_base_addr_h_START           (0)
#define SOC_NPU_HWTS_HW_HS_SHADOW1_hw_hs_sq_base_addr_h_END             (15)
#define SOC_NPU_HWTS_HW_HS_SHADOW1_hw_hs_sq_base_addr_is_virtual_START  (31)
#define SOC_NPU_HWTS_HW_HS_SHADOW1_hw_hs_sq_base_addr_is_virtual_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HW_HS_SHADOW2_UNION
 struct description   : HW_HS_SHADOW2 Register structure definition
                        Address Offset:0x3528+0x40*h Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hw_hs_sq_len   : 16; /* bit[0-15] : isp-nn????�㨮?��??rtsq???��?? */
        unsigned int  hw_hs_sqe_step : 16; /* bit[16-31]: isp-nn????��???hwts??isp_wr_end?������?��????SQE */
    } reg;
} SOC_NPU_HWTS_HW_HS_SHADOW2_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_SHADOW2_hw_hs_sq_len_START    (0)
#define SOC_NPU_HWTS_HW_HS_SHADOW2_hw_hs_sq_len_END      (15)
#define SOC_NPU_HWTS_HW_HS_SHADOW2_hw_hs_sqe_step_START  (16)
#define SOC_NPU_HWTS_HW_HS_SHADOW2_hw_hs_sqe_step_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HW_HS_SHADOW3_UNION
 struct description   : HW_HS_SHADOW3 Register structure definition
                        Address Offset:0x352c+0x40*h Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hw_hs_shadow_push : 1;  /* bit[0]   :  */
        unsigned int  reserved          : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HW_HS_SHADOW3_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_SHADOW3_hw_hs_shadow_push_START  (0)
#define SOC_NPU_HWTS_HW_HS_SHADOW3_hw_hs_shadow_push_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HW_HS_DFX0_UNION
 struct description   : HW_HS_DFX0 Register structure definition
                        Address Offset:0x3530+0x40*h Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  isp_wr_end_ost_cnt : 16; /* bit[0-15] : the outstanding number of isp_wr_end */
        unsigned int  hwhs_sqe_done_cnt  : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_HWTS_HW_HS_DFX0_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_DFX0_isp_wr_end_ost_cnt_START  (0)
#define SOC_NPU_HWTS_HW_HS_DFX0_isp_wr_end_ost_cnt_END    (15)
#define SOC_NPU_HWTS_HW_HS_DFX0_hwhs_sqe_done_cnt_START   (16)
#define SOC_NPU_HWTS_HW_HS_DFX0_hwhs_sqe_done_cnt_END     (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HW_HS_DFX1_UNION
 struct description   : HW_HS_DFX1 Register structure definition
                        Address Offset:0x3534+0x40*h Initial:0x00000000 Width:32
 register description : 20200508
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vsync_error      : 1;  /* bit[0]    : there is a hwhs_vsync when the isp_wr_end_ost_cnt is not equal to zero */
        unsigned int  shadow_overflow  : 1;  /* bit[1]    : ??1����??shadow????????4����?????��HWTS?��?????��????shadow???? */
        unsigned int  reserved_0       : 6;  /* bit[2-7]  :  */
        unsigned int  shadow_fifo_wptr : 3;  /* bit[8-10] : the write pointer of shadow fifo */
        unsigned int  reserved_1       : 1;  /* bit[11]   :  */
        unsigned int  shadow_fifo_rptr : 3;  /* bit[12-14]: the read pointer of shadow fifo */
        unsigned int  reserved_2       : 17; /* bit[15-31]:  */
    } reg;
} SOC_NPU_HWTS_HW_HS_DFX1_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_DFX1_vsync_error_START       (0)
#define SOC_NPU_HWTS_HW_HS_DFX1_vsync_error_END         (0)
#define SOC_NPU_HWTS_HW_HS_DFX1_shadow_overflow_START   (1)
#define SOC_NPU_HWTS_HW_HS_DFX1_shadow_overflow_END     (1)
#define SOC_NPU_HWTS_HW_HS_DFX1_shadow_fifo_wptr_START  (8)
#define SOC_NPU_HWTS_HW_HS_DFX1_shadow_fifo_wptr_END    (10)
#define SOC_NPU_HWTS_HW_HS_DFX1_shadow_fifo_rptr_START  (12)
#define SOC_NPU_HWTS_HW_HS_DFX1_shadow_fifo_rptr_END    (14)




/****************************************************************************
                     (2/14) hwts_aicv_reg
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AICV_CTRL0_UNION
 struct description   : HWTS_AICV_CTRL0 Register structure definition
                        Address Offset:0x4000 Initial:0x00000002 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_force_icache_inv        : 1;  /* bit[0]    : 0: when HWTS issues new blocks, will not issue icache invalidate (will issue icache invalidate when switching task)
                                                                       1: when HWTS issues new blocks, will **ALWAYS** issue icache invalidate */
        unsigned int  aic_skip_reset              : 1;  /* bit[1]    : 0: when HWTS issues new blocks/tasks, will issue software reset
                                                                       1: when HWTS issues new blocks/tasks, will **NOT** issue software reset */
        unsigned int  aic_skip_warning_check      : 1;  /* bit[2]    : ?��AIC/AIV��??��?????????��??
                                                                       0:AIC/AIV block?��???��??HWTS?��??AIC/AIV??��???warning_status?????��?��??CQE????
                                                                       1:AIC/AIV block?��???��??HWTS???��??AIC/AIV??��???warning_status?????��CQE?????��??????warning_status=32{1'h1}?? */
        unsigned int  reserved_0                  : 13; /* bit[3-15] :  */
        unsigned int  aic_sq_extra_ram_clear_en   : 1;  /* bit[16]   : ??????AIC????????RTSQ???????��?��??HWTS?��???��??AIC??????memory */
        unsigned int  aic_host_extra_ram_clear_en : 1;  /* bit[17]   : ??????AIC????lite/tiny???????��?��??HWTS?��???��??AIC??????memory???? */
        unsigned int  aic_vm_extra_ram_clear_en   : 1;  /* bit[18]   : ??????AIC????????VM???????��?��??HWTS?��???��??AIC??????memory */
        unsigned int  reserved_1                  : 13; /* bit[19-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AICV_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICV_CTRL0_aic_force_icache_inv_START         (0)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL0_aic_force_icache_inv_END           (0)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL0_aic_skip_reset_START               (1)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL0_aic_skip_reset_END                 (1)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL0_aic_skip_warning_check_START       (2)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL0_aic_skip_warning_check_END         (2)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL0_aic_sq_extra_ram_clear_en_START    (16)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL0_aic_sq_extra_ram_clear_en_END      (16)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL0_aic_host_extra_ram_clear_en_START  (17)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL0_aic_host_extra_ram_clear_en_END    (17)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL0_aic_vm_extra_ram_clear_en_START    (18)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL0_aic_vm_extra_ram_clear_en_END      (18)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AICV_CTRL1_UNION
 struct description   : HWTS_AICV_CTRL1 Register structure definition
                        Address Offset:0x4200 Initial:0x00000002 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_force_icache_inv        : 1;  /* bit[0]    : 0: when HWTS issues new blocks, will not issue icache invalidate (will issue icache invalidate when switching task)
                                                                       1: when HWTS issues new blocks, will **ALWAYS** issue icache invalidate */
        unsigned int  aiv_skip_reset              : 1;  /* bit[1]    : 0: when HWTS issues new blocks/tasks, will issue software reset
                                                                       1: when HWTS issues new blocks/tasks, will **NOT** issue software reset */
        unsigned int  aiv_skip_warning_check      : 1;  /* bit[2]    : ?��AIC/AIV��??��?????????��??
                                                                       0:AIC/AIV block?��???��??HWTS?��??AIC/AIV??��???warning_status?????��?��??CQE????
                                                                       1:AIC/AIV block?��???��??HWTS???��??AIC/AIV??��???warning_status?????��CQE?????��??????warning_status=32{1'h1}?? */
        unsigned int  reserved_0                  : 13; /* bit[3-15] :  */
        unsigned int  aiv_sq_extra_ram_clear_en   : 1;  /* bit[16]   : ??????AIC????????RTSQ???????��?��??HWTS?��???��??AIC??????memory */
        unsigned int  aiv_host_extra_ram_clear_en : 1;  /* bit[17]   : ??????AIC????lite/tiny???????��?��??HWTS?��???��??AIC??????memory???? */
        unsigned int  aiv_vm_extra_ram_clear_en   : 1;  /* bit[18]   : ??????AIC????????VM???????��?��??HWTS?��???��??AIC??????memory */
        unsigned int  reserved_1                  : 13; /* bit[19-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AICV_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICV_CTRL1_aiv_force_icache_inv_START         (0)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL1_aiv_force_icache_inv_END           (0)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL1_aiv_skip_reset_START               (1)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL1_aiv_skip_reset_END                 (1)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL1_aiv_skip_warning_check_START       (2)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL1_aiv_skip_warning_check_END         (2)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL1_aiv_sq_extra_ram_clear_en_START    (16)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL1_aiv_sq_extra_ram_clear_en_END      (16)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL1_aiv_host_extra_ram_clear_en_START  (17)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL1_aiv_host_extra_ram_clear_en_END    (17)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL1_aiv_vm_extra_ram_clear_en_START    (18)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL1_aiv_vm_extra_ram_clear_en_END      (18)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AICV_CTRL2_UNION
 struct description   : HWTS_AICV_CTRL2 Register structure definition
                        Address Offset:0x4204 Initial:0x00000002 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  eff_aic_force_icache_inv        : 1;  /* bit[0]    : 0: when HWTS issues new blocks, will not issue icache invalidate (will issue icache invalidate when switching task)
                                                                           1: when HWTS issues new blocks, will **ALWAYS** issue icache invalidate */
        unsigned int  eff_aic_skip_reset              : 1;  /* bit[1]    : 0: when HWTS issues new blocks/tasks, will issue software reset
                                                                           1: when HWTS issues new blocks/tasks, will **NOT** issue software reset */
        unsigned int  eff_aic_skip_warning_check      : 1;  /* bit[2]    : ?��AIC/AIV��??��?????????��??
                                                                           0:AIC/AIV block?��???��??HWTS?��??AIC/AIV??��???warning_status?????��?��??CQE????
                                                                           1:AIC/AIV block?��???��??HWTS???��??AIC/AIV??��???warning_status?????��CQE?????��??????warning_status=32{1'h1}?? */
        unsigned int  reserved_0                      : 13; /* bit[3-15] :  */
        unsigned int  eff_aic_sq_extra_ram_clear_en   : 1;  /* bit[16]   : ??????AIC????????RTSQ???????��?��??HWTS?��???��??AIC??????memory */
        unsigned int  eff_aic_host_extra_ram_clear_en : 1;  /* bit[17]   : ??????AIC????lite/tiny???????��?��??HWTS?��???��??AIC??????memory???? */
        unsigned int  eff_aic_vm_extra_ram_clear_en   : 1;  /* bit[18]   : ??????AIC????????VM???????��?��??HWTS?��???��??AIC??????memory */
        unsigned int  reserved_1                      : 13; /* bit[19-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AICV_CTRL2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICV_CTRL2_eff_aic_force_icache_inv_START         (0)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL2_eff_aic_force_icache_inv_END           (0)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL2_eff_aic_skip_reset_START               (1)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL2_eff_aic_skip_reset_END                 (1)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL2_eff_aic_skip_warning_check_START       (2)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL2_eff_aic_skip_warning_check_END         (2)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL2_eff_aic_sq_extra_ram_clear_en_START    (16)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL2_eff_aic_sq_extra_ram_clear_en_END      (16)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL2_eff_aic_host_extra_ram_clear_en_START  (17)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL2_eff_aic_host_extra_ram_clear_en_END    (17)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL2_eff_aic_vm_extra_ram_clear_en_START    (18)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL2_eff_aic_vm_extra_ram_clear_en_END      (18)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AICV_CTRL4_UNION
 struct description   : HWTS_AICV_CTRL4 Register structure definition
                        Address Offset:0x4400 Initial:0x00000001 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  each_time_need_rd_pfifo : 1;  /* bit[0]   : ????kickstart?��???��??????pfifo????????????????blkid */
        unsigned int  reserved                : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AICV_CTRL4_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICV_CTRL4_each_time_need_rd_pfifo_START  (0)
#define SOC_NPU_HWTS_HWTS_AICV_CTRL4_each_time_need_rd_pfifo_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_POOL_ENABLE_CTRL_UNION
 struct description   : HWTS_AIC_POOL_ENABLE_CTRL Register structure definition
                        Address Offset:0x5000+0x8*(vmg_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_enable_ctrl : 1;  /* bit[0]   : Writing 1 to the corresponding bit, would enable the corresponding AI core
                                                          This configuration allows AI cores to be enabled / disabled in a multi-TS CPU config */
        unsigned int  reserved        : 31; /* bit[1-31]: (number of core depends on config, e.g. for baltimore, only 2 bits left)
                                                          Indirect access of enable / disable allows multi-core operation (enable / disable would be atomic instead of a read - modify - write sequence is required)
                                                          This set is the non-secure set, that was used by SQs that are not under secure state */
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_POOL_ENABLE_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_POOL_ENABLE_CTRL_aic_enable_ctrl_START  (0)
#define SOC_NPU_HWTS_HWTS_AIC_POOL_ENABLE_CTRL_aic_enable_ctrl_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_POOL_DISABLE_CTRL_UNION
 struct description   : HWTS_AIC_POOL_DISABLE_CTRL Register structure definition
                        Address Offset:0x5004+0x8*(vmg_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_disable_ctrl : 1;  /* bit[0]   : Writing 1 to the corresponding bit, would disable the corresponding AI core */
        unsigned int  reserved         : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_POOL_DISABLE_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_POOL_DISABLE_CTRL_aic_disable_ctrl_START  (0)
#define SOC_NPU_HWTS_HWTS_AIC_POOL_DISABLE_CTRL_aic_disable_ctrl_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_POOL_STATUS_UNION
 struct description   : HWTS_AIC_POOL_STATUS Register structure definition
                        Address Offset:0x5100+0x4*(vmg_idx) Initial:0x00000001 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_enabled_status : 1;  /* bit[0]   : 0: the corresponding AI core has been disabled
                                                             1: the corresponding AI core has been enabled
                                                             <- notice the default value. we cannot have all 4 groups all have every cores after reset
                                                             There would be a period of transition when ai cores being disabled / enabled. e.g. in case the ai core is being used while a disable pulse is received, the AI corresponding bit would not be 0 until the AI core has been returned by the "owner" SQCQ FSM
                                                             Token generator requires a num_aicore_en count to generate tokens, and was previously through a setting, in order to support multi-core TS cpu's operation, this value would be generated internally instead */
        unsigned int  reserved           : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_POOL_STATUS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_POOL_STATUS_aic_enabled_status_START  (0)
#define SOC_NPU_HWTS_HWTS_AIC_POOL_STATUS_aic_enabled_status_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_POOL_ENABLE_CTRL_UNION
 struct description   : HWTS_AIV_POOL_ENABLE_CTRL Register structure definition
                        Address Offset:0x5200+0x8*(vmg_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_enable_ctrl : 1;  /* bit[0]   : ??????bit??1????????????aiv?? */
        unsigned int  reserved        : 31; /* bit[1-31]: This set governs vector core (the number of cores is TDB)
                                                          **** 1951 only **** */
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_POOL_ENABLE_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIV_POOL_ENABLE_CTRL_aiv_enable_ctrl_START  (0)
#define SOC_NPU_HWTS_HWTS_AIV_POOL_ENABLE_CTRL_aiv_enable_ctrl_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_POOL_DISABLE_CTRL_UNION
 struct description   : HWTS_AIV_POOL_DISABLE_CTRL Register structure definition
                        Address Offset:0x5204+0x8*(vmg_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_disable_ctrl : 1;  /* bit[0]   : ??????bit??1???��????????aiv?? */
        unsigned int  reserved         : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_POOL_DISABLE_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIV_POOL_DISABLE_CTRL_aiv_disable_ctrl_START  (0)
#define SOC_NPU_HWTS_HWTS_AIV_POOL_DISABLE_CTRL_aiv_disable_ctrl_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_POOL_STATUS_UNION
 struct description   : HWTS_AIV_POOL_STATUS Register structure definition
                        Address Offset:0x5300+0x4*(vmg_idx) Initial:0x00000001 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_enabled_status : 1;  /* bit[0]   : aiv????????��?????????bit??1???������????????
                                                             only pool0's default value is 1, other pool's default value is 0. */
        unsigned int  reserved           : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_POOL_STATUS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIV_POOL_STATUS_aiv_enabled_status_START  (0)
#define SOC_NPU_HWTS_HWTS_AIV_POOL_STATUS_aiv_enabled_status_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_ENABLE_CTRL_UNION
 struct description   : HWTS_EFF_AIC_POOL_ENABLE_CTRL Register structure definition
                        Address Offset:0x5400+0x8*(vmg_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  eff_aic_enable_ctrl : 1;  /* bit[0]   : Writing 1 to the corresponding bit, would enable the corresponding AI core
                                                              This configuration allows AI cores to be enabled / disabled in a multi-TS CPU config */
        unsigned int  reserved            : 31; /* bit[1-31]: (number of core depends on config, e.g. for baltimore, only 2 bits left)
                                                              Indirect access of enable / disable allows multi-core operation (enable / disable would be atomic instead of a read - modify - write sequence is required)
                                                              This set is the non-secure set, that was used by SQs that are not under secure state */
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_ENABLE_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_ENABLE_CTRL_eff_aic_enable_ctrl_START  (0)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_ENABLE_CTRL_eff_aic_enable_ctrl_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_DISABLE_CTRL_UNION
 struct description   : HWTS_EFF_AIC_POOL_DISABLE_CTRL Register structure definition
                        Address Offset:0x5404+0x8*(vmg_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  eff_aic_disable_ctrl : 1;  /* bit[0]   : Writing 1 to the corresponding bit, would disable the corresponding AI core */
        unsigned int  reserved             : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_DISABLE_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_DISABLE_CTRL_eff_aic_disable_ctrl_START  (0)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_DISABLE_CTRL_eff_aic_disable_ctrl_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_STATUS_UNION
 struct description   : HWTS_EFF_AIC_POOL_STATUS Register structure definition
                        Address Offset:0x5500+0x4*(vmg_idx) Initial:0x00000001 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  eff_aic_enabled_status : 1;  /* bit[0]   : 0: the corresponding AI core has been disabled
                                                                 1: the corresponding AI core has been enabled
                                                                 <- notice the default value. we cannot have all 4 groups all have every cores after reset
                                                                 There would be a period of transition when ai cores being disabled / enabled. e.g. in case the ai core is being used while a disable pulse is received, the AI corresponding bit would not be 0 until the AI core has been returned by the "owner" SQCQ FSM
                                                                 Token generator requires a num_aicore_en count to generate tokens, and was previously through a setting, in order to support multi-core TS cpu's operation, this value would be generated internally instead */
        unsigned int  reserved               : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_STATUS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_STATUS_eff_aic_enabled_status_START  (0)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_POOL_STATUS_eff_aic_enabled_status_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_PMU_CNT0_IDX_UNION
 struct description   : HWTS_AIC_PMU_CNT0_IDX Register structure definition
                        Address Offset:0x6000+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_pmu_cnt0_idx : 12; /* bit[0-11] : ???????��??aic????pmu?????��???? */
        unsigned int  reserved         : 20; /* bit[12-31]: source index to pick which event to be counted for AIC */
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_PMU_CNT0_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT0_IDX_aic_pmu_cnt0_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT0_IDX_aic_pmu_cnt0_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_PMU_CNT1_IDX_UNION
 struct description   : HWTS_AIC_PMU_CNT1_IDX Register structure definition
                        Address Offset:0x6004+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_pmu_cnt1_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved         : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_PMU_CNT1_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT1_IDX_aic_pmu_cnt1_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT1_IDX_aic_pmu_cnt1_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_PMU_CNT2_IDX_UNION
 struct description   : HWTS_AIC_PMU_CNT2_IDX Register structure definition
                        Address Offset:0x6008+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_pmu_cnt2_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved         : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_PMU_CNT2_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT2_IDX_aic_pmu_cnt2_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT2_IDX_aic_pmu_cnt2_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_PMU_CNT3_IDX_UNION
 struct description   : HWTS_AIC_PMU_CNT3_IDX Register structure definition
                        Address Offset:0x600c+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_pmu_cnt3_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved         : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_PMU_CNT3_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT3_IDX_aic_pmu_cnt3_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT3_IDX_aic_pmu_cnt3_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_PMU_CNT4_IDX_UNION
 struct description   : HWTS_AIC_PMU_CNT4_IDX Register structure definition
                        Address Offset:0x6010+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_pmu_cnt4_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved         : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_PMU_CNT4_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT4_IDX_aic_pmu_cnt4_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT4_IDX_aic_pmu_cnt4_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_PMU_CNT5_IDX_UNION
 struct description   : HWTS_AIC_PMU_CNT5_IDX Register structure definition
                        Address Offset:0x6014+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_pmu_cnt5_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved         : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_PMU_CNT5_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT5_IDX_aic_pmu_cnt5_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT5_IDX_aic_pmu_cnt5_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_PMU_CNT6_IDX_UNION
 struct description   : HWTS_AIC_PMU_CNT6_IDX Register structure definition
                        Address Offset:0x6018+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_pmu_cnt6_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved         : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_PMU_CNT6_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT6_IDX_aic_pmu_cnt6_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT6_IDX_aic_pmu_cnt6_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_PMU_CNT7_IDX_UNION
 struct description   : HWTS_AIC_PMU_CNT7_IDX Register structure definition
                        Address Offset:0x601c+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_pmu_cnt7_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved         : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_PMU_CNT7_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT7_IDX_aic_pmu_cnt7_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_AIC_PMU_CNT7_IDX_aic_pmu_cnt7_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_PMU_CNT0_IDX_UNION
 struct description   : HWTS_AIV_PMU_CNT0_IDX Register structure definition
                        Address Offset:0x6400+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_pmu_cnt0_idx : 12; /* bit[0-11] : ??????aiv????pmu?????��???? */
        unsigned int  reserved         : 20; /* bit[12-31]: source index to pick which event to be counted for AIV */
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_PMU_CNT0_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT0_IDX_aiv_pmu_cnt0_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT0_IDX_aiv_pmu_cnt0_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_PMU_CNT1_IDX_UNION
 struct description   : HWTS_AIV_PMU_CNT1_IDX Register structure definition
                        Address Offset:0x6404+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_pmu_cnt1_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved         : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_PMU_CNT1_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT1_IDX_aiv_pmu_cnt1_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT1_IDX_aiv_pmu_cnt1_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_PMU_CNT2_IDX_UNION
 struct description   : HWTS_AIV_PMU_CNT2_IDX Register structure definition
                        Address Offset:0x6408+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_pmu_cnt2_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved         : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_PMU_CNT2_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT2_IDX_aiv_pmu_cnt2_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT2_IDX_aiv_pmu_cnt2_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_PMU_CNT3_IDX_UNION
 struct description   : HWTS_AIV_PMU_CNT3_IDX Register structure definition
                        Address Offset:0x640c+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_pmu_cnt3_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved         : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_PMU_CNT3_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT3_IDX_aiv_pmu_cnt3_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT3_IDX_aiv_pmu_cnt3_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_PMU_CNT4_IDX_UNION
 struct description   : HWTS_AIV_PMU_CNT4_IDX Register structure definition
                        Address Offset:0x6410+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_pmu_cnt4_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved         : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_PMU_CNT4_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT4_IDX_aiv_pmu_cnt4_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT4_IDX_aiv_pmu_cnt4_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_PMU_CNT5_IDX_UNION
 struct description   : HWTS_AIV_PMU_CNT5_IDX Register structure definition
                        Address Offset:0x6414+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_pmu_cnt5_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved         : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_PMU_CNT5_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT5_IDX_aiv_pmu_cnt5_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT5_IDX_aiv_pmu_cnt5_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_PMU_CNT6_IDX_UNION
 struct description   : HWTS_AIV_PMU_CNT6_IDX Register structure definition
                        Address Offset:0x6418+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_pmu_cnt6_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved         : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_PMU_CNT6_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT6_IDX_aiv_pmu_cnt6_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT6_IDX_aiv_pmu_cnt6_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_PMU_CNT7_IDX_UNION
 struct description   : HWTS_AIV_PMU_CNT7_IDX Register structure definition
                        Address Offset:0x641c+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_pmu_cnt7_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved         : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_PMU_CNT7_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT7_IDX_aiv_pmu_cnt7_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_AIV_PMU_CNT7_IDX_aiv_pmu_cnt7_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT0_IDX_UNION
 struct description   : HWTS_EFF_AIC_PMU_CNT0_IDX Register structure definition
                        Address Offset:0x6800+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  eff_aic_pmu_cnt0_idx : 12; /* bit[0-11] : ?????????��aic????pmu?????��???? */
        unsigned int  reserved             : 20; /* bit[12-31]: source index to pick which event to be counted for AIC */
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT0_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT0_IDX_eff_aic_pmu_cnt0_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT0_IDX_eff_aic_pmu_cnt0_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT1_IDX_UNION
 struct description   : HWTS_EFF_AIC_PMU_CNT1_IDX Register structure definition
                        Address Offset:0x6804+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  eff_aic_pmu_cnt1_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved             : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT1_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT1_IDX_eff_aic_pmu_cnt1_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT1_IDX_eff_aic_pmu_cnt1_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT2_IDX_UNION
 struct description   : HWTS_EFF_AIC_PMU_CNT2_IDX Register structure definition
                        Address Offset:0x6808+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  eff_aic_pmu_cnt2_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved             : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT2_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT2_IDX_eff_aic_pmu_cnt2_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT2_IDX_eff_aic_pmu_cnt2_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT3_IDX_UNION
 struct description   : HWTS_EFF_AIC_PMU_CNT3_IDX Register structure definition
                        Address Offset:0x680c+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  eff_aic_pmu_cnt3_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved             : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT3_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT3_IDX_eff_aic_pmu_cnt3_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT3_IDX_eff_aic_pmu_cnt3_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT4_IDX_UNION
 struct description   : HWTS_EFF_AIC_PMU_CNT4_IDX Register structure definition
                        Address Offset:0x6810+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  eff_aic_pmu_cnt4_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved             : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT4_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT4_IDX_eff_aic_pmu_cnt4_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT4_IDX_eff_aic_pmu_cnt4_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT5_IDX_UNION
 struct description   : HWTS_EFF_AIC_PMU_CNT5_IDX Register structure definition
                        Address Offset:0x6814+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  eff_aic_pmu_cnt5_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved             : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT5_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT5_IDX_eff_aic_pmu_cnt5_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT5_IDX_eff_aic_pmu_cnt5_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT6_IDX_UNION
 struct description   : HWTS_EFF_AIC_PMU_CNT6_IDX Register structure definition
                        Address Offset:0x6818+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  eff_aic_pmu_cnt6_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved             : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT6_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT6_IDX_eff_aic_pmu_cnt6_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT6_IDX_eff_aic_pmu_cnt6_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT7_IDX_UNION
 struct description   : HWTS_EFF_AIC_PMU_CNT7_IDX Register structure definition
                        Address Offset:0x681c+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  eff_aic_pmu_cnt7_idx : 12; /* bit[0-11] :  */
        unsigned int  reserved             : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT7_IDX_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT7_IDX_eff_aic_pmu_cnt7_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_PMU_CNT7_IDX_eff_aic_pmu_cnt7_idx_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_PMU_CNT_IDX_UPDATE_UNION
 struct description   : HWTS_PMU_CNT_IDX_UPDATE Register structure definition
                        Address Offset:0x6c00+(pmu_grp_idx)*0x40 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  pmu_cnt_idx_update : 1;  /* bit[0]   :  */
        unsigned int  reserved           : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_PMU_CNT_IDX_UPDATE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PMU_CNT_IDX_UPDATE_pmu_cnt_idx_update_START  (0)
#define SOC_NPU_HWTS_HWTS_PMU_CNT_IDX_UPDATE_pmu_cnt_idx_update_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_UNION
 struct description   : HWTS_AIC_FSM0_DFX0 Register structure definition
                        Address Offset:0x7000+(aic_idx)*0x20 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_fsm0_state          : 4;  /* bit[0-3]  : 4'h0:IDLE:????
                                                                   4'h1:BLK_START_LOG:��???start_log???��
                                                                   4'h2:WAIT_AIC_RSP:????AIC��???rsp
                                                                   4'h3:WAIT_DEBUG_RESUME:????tslot debug resume??exception_handled
                                                                   4'h4:WAIT_EXCEPTION_HANDLE:?��??AIC?��????????��???????exception_handled
                                                                   4'h5:BLK_END_LOG:��???end_log???��
                                                                   4'h6:BLK_PMU_LOG:��???pmu???��
                                                                   4'h7:WARN_STATUS:��?????warning status???��
                                                                   4'h8:RD_CONDS:��???????????��????��
                                                                   4'h9:WAIT_BRSP:????��????????��??????done
                                                                   4'ha:WAIT_EXTRA_CYCLE:??????????????
                                                                   4'hb:WAIT_BLKDONE_RDY:?��??��???blk_done??????done_rdy */
        unsigned int  reserved_0              : 4;  /* bit[4-7]  :  */
        unsigned int  reserved_1              : 2;  /* bit[8-9]  : 0??��?mix???? 1??mix_mst???? 2??mix_slv???? */
        unsigned int  aic_fsm0_done_with_warn : 1;  /* bit[10]   : 1����??block?????��???????????��?? */
        unsigned int  aic_fsm0_l1lock         : 1;  /* bit[11]   : 1����??block??????l1lock */
        unsigned int  reserved_2              : 4;  /* bit[12-15]:  */
        unsigned int  aic_fsm0_cfg_ost_cnt    : 1;  /* bit[16]   : 1����????AIC??????kickstart??????
                                                                   0����????AIC????????kickstart?????? */
        unsigned int  aic_fsm0_log_ost_cnt    : 2;  /* bit[17-18]: 1����????AIC??????log??????
                                                                   0����????AIC????????log?????? */
        unsigned int  aic_fsm0_pmu_ost_cnt    : 1;  /* bit[19]   : 1����????AIC??????profile??????
                                                                   0����????AIC??????????profile???? */
        unsigned int  aic_fsm0_rd_ost_cnt     : 2;  /* bit[20-21]: 1����????AIC????????warn_status???????��??rd_conds??????
                                                                   0����????AIC??????????warn_status?????? */
        unsigned int  reserved_3              : 10; /* bit[22-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_aic_fsm0_state_START           (0)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_aic_fsm0_state_END             (3)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_aic_fsm0_done_with_warn_START  (10)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_aic_fsm0_done_with_warn_END    (10)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_aic_fsm0_l1lock_START          (11)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_aic_fsm0_l1lock_END            (11)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_aic_fsm0_cfg_ost_cnt_START     (16)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_aic_fsm0_cfg_ost_cnt_END       (16)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_aic_fsm0_log_ost_cnt_START     (17)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_aic_fsm0_log_ost_cnt_END       (18)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_aic_fsm0_pmu_ost_cnt_START     (19)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_aic_fsm0_pmu_ost_cnt_END       (19)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_aic_fsm0_rd_ost_cnt_START      (20)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX0_aic_fsm0_rd_ost_cnt_END        (21)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX1_UNION
 struct description   : HWTS_AIC_FSM0_DFX1 Register structure definition
                        Address Offset:0x7004+(aic_idx)*0x20 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_fsm0_acsqid : 3;  /* bit[0-2] : ?��????????acsq??id */
        unsigned int  reserved        : 29; /* bit[3-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX1_aic_fsm0_acsqid_START  (0)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX1_aic_fsm0_acsqid_END    (2)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX2_UNION
 struct description   : HWTS_AIC_FSM0_DFX2 Register structure definition
                        Address Offset:0x7008+(aic_idx)*0x20 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 16; /* bit[0-15] : ??????cxt??id */
        unsigned int  reserved_1: 16; /* bit[16-31]: ??????thread??id */
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX3_UNION
 struct description   : HWTS_AIC_FSM0_DFX3 Register structure definition
                        Address Offset:0x700c+(aic_idx)*0x20 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0     : 8;  /* bit[0-7]  : ??????mix_slv??subblk??id??��?mix?��??0 */
        unsigned int  reserved_1     : 8;  /* bit[8-15] :  */
        unsigned int  aic_fsm0_blkid : 16; /* bit[16-31]: ??????blk??id */
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX3_aic_fsm0_blkid_START  (16)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_DFX3_aic_fsm0_blkid_END    (31)

/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIC_FSM0_CTRL_UNION
 struct description   : HWTS_AIC_FSM0_CTRL Register structure definition
                        Address Offset:0x701c+(aic_idx)*0x20 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_task_kill    : 1;
        unsigned int  aic_debug_pause  : 1;
        unsigned int  aic_debug_resume : 1;
		  unsigned int  aic_terminate    : 1;
        unsigned int  reserved_0       : 28;
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_FSM0_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_CTRL_aic_task_kill_START    (0)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_CTRL_aic_task_kill_END      (0)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_CTRL_aic_debug_pause_START  (1)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_CTRL_aic_debug_pause_END    (1)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_CTRL_aic_debug_resume_START (2)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_CTRL_aic_debug_resume_END   (2)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_CTRL_aic_terminate_START    (3)
#define SOC_NPU_HWTS_HWTS_AIC_FSM0_CTRL_aic_terminate_END      (3)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_UNION
 struct description   : HWTS_AIV_FSM0_DFX0 Register structure definition
                        Address Offset:0x7400+(aiv_idx)*0x20 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_fsm0_state          : 4;  /* bit[0-3]  : 4'h0:IDLE:????
                                                                   4'h1:BLK_START_LOG:��???start_log???��
                                                                   4'h2:WAIT_AIC_RSP:????AIC��???rsp
                                                                   4'h3:WAIT_DEBUG_RESUME:????tslot debug resume??exception_handled
                                                                   4'h4:WAIT_EXCEPTION_HANDLE:?��??AIC?��????????��???????exception_handled
                                                                   4'h5:BLK_END_LOG:��???end_log???��
                                                                   4'h6:BLK_PMU_LOG:��???pmu???��
                                                                   4'h7:WARN_STATUS:��?????warning status???��
                                                                   4'h8:RD_CONDS:��???????????��????��
                                                                   4'h9:WAIT_BRSP:????��????????��??????done
                                                                   4'ha:WAIT_EXTRA_CYCLE:??????????????
                                                                   4'hb:WAIT_BLKDONE_RDY:?��??��???blk_done??????done_rdy
                                                                   4'hc:WAIT_CXR_SW_DONE:????cxt_sw?��?? */
        unsigned int  reserved_0              : 4;  /* bit[4-7]  :  */
        unsigned int  reserved_1              : 2;  /* bit[8-9]  : 0??��?mix???? 1??mix_mst???? 2??mix_slv???? */
        unsigned int  aiv_fsm0_done_with_warn : 1;  /* bit[10]   : 1����??block?????��???????????��?? */
        unsigned int  aiv_fsm0_l1lock         : 1;  /* bit[11]   : 1����??block??????l1lock */
        unsigned int  reserved_2              : 3;  /* bit[12-14]:  */
        unsigned int  aiv_fsm0_rstore         : 1;  /* bit[15]   : 1����????AIV??rstore??
                                                                   0����????AIV????rstore?? */
        unsigned int  aiv_fsm0_cfg_ost_cnt    : 1;  /* bit[16]   : 1����????AIV??????kickstart??????
                                                                   0����????AIV????????kickstart?????? */
        unsigned int  aiv_fsm0_log_ost_cnt    : 2;  /* bit[17-18]: 1����????AIV??????log??????
                                                                   0����????AIV????????log?????? */
        unsigned int  aiv_fsm0_pmu_ost_cnt    : 1;  /* bit[19]   : 1����????AIV??????profile??????
                                                                   0����????AIV??????????profile???? */
        unsigned int  aiv_fsm0_rd_ost_cnt     : 2;  /* bit[20-21]: 1����????AIV????????warn_status???????��??rd_conds??????
                                                                   0����????AIV??????????warn_status?????? */
        unsigned int  aiv_fsm0_cxt_sw_ost_cnt : 1;  /* bit[22]   : 1����????AIV????????cxt_sw??����
                                                                   0����????AIV??????????cxt_sw??���� */
        unsigned int  reserved_3              : 9;  /* bit[23-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_state_START           (0)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_state_END             (3)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_done_with_warn_START  (10)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_done_with_warn_END    (10)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_l1lock_START          (11)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_l1lock_END            (11)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_rstore_START          (15)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_rstore_END            (15)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_cfg_ost_cnt_START     (16)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_cfg_ost_cnt_END       (16)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_log_ost_cnt_START     (17)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_log_ost_cnt_END       (18)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_pmu_ost_cnt_START     (19)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_pmu_ost_cnt_END       (19)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_rd_ost_cnt_START      (20)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_rd_ost_cnt_END        (21)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_cxt_sw_ost_cnt_START  (22)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX0_aiv_fsm0_cxt_sw_ost_cnt_END    (22)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX1_UNION
 struct description   : HWTS_AIV_FSM0_DFX1 Register structure definition
                        Address Offset:0x7404+(aiv_idx)*0x20 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_fsm0_acsqid       : 3;  /* bit[0-2]  : ?��????????acsq??id */
        unsigned int  reserved_0            : 5;  /* bit[3-7]  :  */
        unsigned int  aiv_fsm0_cxt_sw_bufid : 1;  /* bit[8]    : ??????cxt_sw_bufid */
        unsigned int  aiv_fsm0_cxt_sw_state : 2;  /* bit[9-10] : cxt_sw??��????��
                                                                 2'h0:CXT_SW_IDLE:????
                                                                 2'h1:CXT_SW_BUFID:?��????rtsq?��??cxt_sw bufid
                                                                 2'h2:CXT_SW_CFG:?��AIV��???cxt_sw???��
                                                                 2'h3:CXT_SW_DOING:????AIV?��??cxt_sw */
        unsigned int  reserved_1            : 21; /* bit[11-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX1_aiv_fsm0_acsqid_START        (0)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX1_aiv_fsm0_acsqid_END          (2)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX1_aiv_fsm0_cxt_sw_bufid_START  (8)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX1_aiv_fsm0_cxt_sw_bufid_END    (8)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX1_aiv_fsm0_cxt_sw_state_START  (9)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX1_aiv_fsm0_cxt_sw_state_END    (10)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX2_UNION
 struct description   : HWTS_AIV_FSM0_DFX2 Register structure definition
                        Address Offset:0x7408+(aiv_idx)*0x20 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 16; /* bit[0-15] : ??????cxt??id */
        unsigned int  reserved_1: 16; /* bit[16-31]: ??????thread??id */
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX3_UNION
 struct description   : HWTS_AIV_FSM0_DFX3 Register structure definition
                        Address Offset:0x740c+(aiv_idx)*0x20 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0     : 8;  /* bit[0-7]  : ??????mix_slv??subblk??id??��?mix?��??0 */
        unsigned int  reserved_1     : 8;  /* bit[8-15] :  */
        unsigned int  aiv_fsm0_blkid : 16; /* bit[16-31]: ??????blk??id */
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX3_aiv_fsm0_blkid_START  (16)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_DFX3_aiv_fsm0_blkid_END    (31)

/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_AIV_FSM0_CTRL_UNION
 struct description   : HWTS_AIV_FSM0_CTRL Register structure definition
                        Address Offset:0x741c+(aic_idx)*0x20 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aiv_task_kill    : 1;
        unsigned int  aiv_debug_pause  : 1;
        unsigned int  aiv_debug_resume : 1;
		  unsigned int  aiv_terminate    : 1;
        unsigned int  reserved_0       : 28;
    } reg;
} SOC_NPU_HWTS_HWTS_AIV_FSM0_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_CTRL_aiv_task_kill_START    (0)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_CTRL_aiv_task_kill_END      (0)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_CTRL_aiv_debug_pause_START  (1)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_CTRL_aiv_debug_pause_END    (1)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_CTRL_aiv_debug_resume_START (2)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_CTRL_aiv_debug_resume_END   (2)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_CTRL_aiv_terminate_START    (3)
#define SOC_NPU_HWTS_HWTS_AIV_FSM0_CTRL_aiv_terminate_END      (3)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_UNION
 struct description   : HWTS_EFF_AIC_FSM0_DFX0 Register structure definition
                        Address Offset:0x7600+(aic_idx)*0x20 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  eff_aic_fsm0_state          : 4;  /* bit[0-3]  : 4'h0:IDLE:????
                                                                       4'h1:BLK_START_LOG:��???start_log???��
                                                                       4'h2:WAIT_AIC_RSP:????AIC��???rsp
                                                                       4'h3:WAIT_DEBUG_RESUME:????tslot debug resume??exception_handled
                                                                       4'h4:WAIT_EXCEPTION_HANDLE:?��??AIC?��????????��???????exception_handled
                                                                       4'h5:BLK_END_LOG:��???end_log???��
                                                                       4'h6:BLK_PMU_LOG:��???pmu???��
                                                                       4'h7:WARN_STATUS:��?????warning status???��
                                                                       4'h8:RD_CONDS:��???????????��????��
                                                                       4'h9:WAIT_BRSP:????��????????��??????done
                                                                       4'ha:WAIT_EXTRA_CYCLE:??????????????
                                                                       4'hb:WAIT_BLKDONE_RDY:?��??��???blk_done??????done_rdy */
        unsigned int  reserved_0                  : 4;  /* bit[4-7]  :  */
        unsigned int  reserved_1                  : 2;  /* bit[8-9]  : 0??��?mix???? 1??mix_mst???? 2??mix_slv???? */
        unsigned int  eff_aic_fsm0_done_with_warn : 1;  /* bit[10]   : 1����??block?????��???????????��?? */
        unsigned int  eff_aic_fsm0_l1lock         : 1;  /* bit[11]   : 1����??block??????l1lock */
        unsigned int  reserved_2                  : 4;  /* bit[12-15]:  */
        unsigned int  eff_aic_fsm0_cfg_ost_cnt    : 1;  /* bit[16]   : 1����????AIC??????kickstart??????
                                                                       0����????AIC????????kickstart?????? */
        unsigned int  eff_aic_fsm0_log_ost_cnt    : 2;  /* bit[17-18]: 1����????AIC??????log??????
                                                                       0����????AIC????????log?????? */
        unsigned int  eff_aic_fsm0_pmu_ost_cnt    : 1;  /* bit[19]   : 1����????AIC??????profile??????
                                                                       0����????AIC??????????profile???? */
        unsigned int  eff_aic_fsm0_rd_ost_cnt     : 2;  /* bit[20-21]: 1����????AIC????????warn_status???????��??rd_conds??????
                                                                       0����????AIC??????????warn_status?????? */
        unsigned int  reserved_3                  : 10; /* bit[22-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_eff_aic_fsm0_state_START           (0)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_eff_aic_fsm0_state_END             (3)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_eff_aic_fsm0_done_with_warn_START  (10)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_eff_aic_fsm0_done_with_warn_END    (10)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_eff_aic_fsm0_l1lock_START          (11)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_eff_aic_fsm0_l1lock_END            (11)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_eff_aic_fsm0_cfg_ost_cnt_START     (16)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_eff_aic_fsm0_cfg_ost_cnt_END       (16)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_eff_aic_fsm0_log_ost_cnt_START     (17)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_eff_aic_fsm0_log_ost_cnt_END       (18)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_eff_aic_fsm0_pmu_ost_cnt_START     (19)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_eff_aic_fsm0_pmu_ost_cnt_END       (19)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_eff_aic_fsm0_rd_ost_cnt_START      (20)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX0_eff_aic_fsm0_rd_ost_cnt_END        (21)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX1_UNION
 struct description   : HWTS_EFF_AIC_FSM0_DFX1 Register structure definition
                        Address Offset:0x7604+(aic_idx)*0x20 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  eff_aic_fsm0_acsqid : 3;  /* bit[0-2] : ?��????????acsq??id */
        unsigned int  reserved            : 29; /* bit[3-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX1_eff_aic_fsm0_acsqid_START  (0)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX1_eff_aic_fsm0_acsqid_END    (2)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX2_UNION
 struct description   : HWTS_EFF_AIC_FSM0_DFX2 Register structure definition
                        Address Offset:0x7608+(aic_idx)*0x20 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 16; /* bit[0-15] : ??????cxt??id */
        unsigned int  reserved_1: 16; /* bit[16-31]: ??????thread??id */
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX3_UNION
 struct description   : HWTS_EFF_AIC_FSM0_DFX3 Register structure definition
                        Address Offset:0x760c+(aic_idx)*0x20 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0         : 8;  /* bit[0-7]  : ??????mix_slv??subblk??id??��?mix?��??0 */
        unsigned int  reserved_1         : 8;  /* bit[8-15] :  */
        unsigned int  eff_aic_fsm0_blkid : 16; /* bit[16-31]: ??????blk??id */
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX3_eff_aic_fsm0_blkid_START  (16)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_DFX3_eff_aic_fsm0_blkid_END    (31)

/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_CTRL_UNION
 struct description   : HWTS_EFF_AIC_FSM0_CTRL Register structure definition
                        Address Offset:0x761c+(aic_idx)*0x20 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  eff_aic_task_kill    : 1;
        unsigned int  eff_aic_debug_pause  : 1;
        unsigned int  eff_aic_debug_resume : 1;
		  unsigned int  eff_aic_terminate    : 1;
        unsigned int  reserved_0           : 28;
    } reg;
} SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_CTRL_eff_aic_task_kill_START    (0)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_CTRL_eff_aic_task_kill_END      (0)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_CTRL_eff_aic_debug_pause_START  (1)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_CTRL_eff_aic_debug_pause_END    (1)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_CTRL_eff_aic_debug_resume_START (2)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_CTRL_eff_aic_debug_resume_END   (2)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_CTRL_eff_aic_terminate_START    (3)
#define SOC_NPU_HWTS_HWTS_EFF_AIC_FSM0_CTRL_eff_aic_terminate_END      (3)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL0_UNION
 struct description   : HWTS_UTILIZATION_CTRL0 Register structure definition
                        Address Offset:0x7800 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  aic_utilization_en     : 1;  /* bit[0]   : AIC???????????????? */
        unsigned int  aiv_utilization_en     : 1;  /* bit[1]   : AIC???????????????? */
        unsigned int  eff_aic_utilization_en : 1;  /* bit[2]   : ???��AIC???????????????? */
        unsigned int  reserved               : 29; /* bit[3-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL0_aic_utilization_en_START      (0)
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL0_aic_utilization_en_END        (0)
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL0_aiv_utilization_en_START      (1)
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL0_aiv_utilization_en_END        (1)
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL0_eff_aic_utilization_en_START  (2)
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL0_eff_aic_utilization_en_END    (2)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL1_UNION
 struct description   : HWTS_UTILIZATION_CTRL1 Register structure definition
                        Address Offset:0x7804 Initial:0x00000001 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts_utilization_wind : 12; /* bit[0-11] : AIC/AIV?????��???????????��????ms???��??????��??��1ms ~4s */
        unsigned int  reserved              : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL1_hwts_utilization_wind_START  (0)
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL1_hwts_utilization_wind_END    (11)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL2_UNION
 struct description   : HWTS_UTILIZATION_CTRL2 Register structure definition
                        Address Offset:0x7900+(vm_idx)*0x10 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_aic_busy_cnt : 28; /* bit[0-27] :  */
        unsigned int  reserved        : 4;  /* bit[28-31]: ?��??AIC??busy????????us?????????��????????????????????????
                                                           busy_cnt/(aiv_num*utilization_win) */
    } reg;
} SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL2_vm_aic_busy_cnt_START  (0)
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL2_vm_aic_busy_cnt_END    (27)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL3_UNION
 struct description   : HWTS_UTILIZATION_CTRL3 Register structure definition
                        Address Offset:0x7904+(vm_idx)*0x10 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_aiv_busy_cnt : 28; /* bit[0-27] : AIV??busy????????us?????????��????????????????????????
                                                           busy_cnt/(aiv_num*utilization_win) */
        unsigned int  reserved        : 4;  /* bit[28-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL3_vm_aiv_busy_cnt_START  (0)
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL3_vm_aiv_busy_cnt_END    (27)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL4_UNION
 struct description   : HWTS_UTILIZATION_CTRL4 Register structure definition
                        Address Offset:0x7908+(vm_idx)*0x10 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_eff_aic_busy_cnt : 28; /* bit[0-27] :  */
        unsigned int  reserved            : 4;  /* bit[28-31]: ???��AIC??busy????????us?????????��????????????????????????
                                                               busy_cnt/(aiv_num*utilization_win) */
    } reg;
} SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL4_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL4_vm_eff_aic_busy_cnt_START  (0)
#define SOC_NPU_HWTS_HWTS_UTILIZATION_CTRL4_vm_eff_aic_busy_cnt_END    (27)




/****************************************************************************
                     (3/14) hwts_swap_reg
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_UNION
 struct description   : HWTS_SWAPIN_CTRL0 Register structure definition
                        Address Offset:0x8000+0x20*(vmg_idx) Initial:0x00000111 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  acsq_max_gen_aic : 3;  /* bit[0-2]  : ????pool???��??AIC?��????RTSQ��??��??????ACSQ???? */
        unsigned int  reserved_0       : 1;  /* bit[3-3]  :  */
        unsigned int  acsq_max_eff_aic : 3;  /* bit[4-6]  : ????pool?????��AIC?��????RTSQ��??��??????ACSQ???? */
        unsigned int  reserved_1       : 1;  /* bit[7-7]  :  */
        unsigned int  acsq_max_aiv     : 3;  /* bit[8-10] : ????pool??AIV?��????RTSQ��??��??????ACSQ???? */
        unsigned int  reserved_2       : 1;  /* bit[11-11]:  */
        unsigned int  reserved_3       : 4;  /* bit[12-15]:  */
        unsigned int  reserved_4       : 4;  /* bit[16-19]: acsq_max_aicpu */
        unsigned int  reserved_5       : 4;  /* bit[20-23]:  */
        unsigned int  reserved_6       : 4;  /* bit[24-27]: acsq_max_sdma */
        unsigned int  reserved_7       : 4;  /* bit[28-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_acsq_max_gen_aic_START  (0)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_acsq_max_gen_aic_END    (2)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_acsq_max_eff_aic_START  (4)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_acsq_max_eff_aic_END    (6)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_acsq_max_aiv_START      (8)
#define SOC_NPU_HWTS_HWTS_SWAPIN_CTRL0_acsq_max_aiv_END        (10)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUALIZATION_GLB_CFG_UNION
 struct description   : VIRTUALIZATION_GLB_CFG Register structure definition
                        Address Offset:0x8010+0x20*(vmg_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  virtualization_mode : 2;  /* bit[0-1] : 2'h0: ??????????????��??��???��??????��?????
                                                              2'h1: ?��???��??????��???????strict?��????????
                                                              2'h2: ?��???��??????��???????relax?��???????? */
        unsigned int  reserved            : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_VIRTUALIZATION_GLB_CFG_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUALIZATION_GLB_CFG_virtualization_mode_START  (0)
#define SOC_NPU_HWTS_VIRTUALIZATION_GLB_CFG_virtualization_mode_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_CTRL_UNION
 struct description   : VIRTUAL_MACHINE_CTRL Register structure definition
                        Address Offset:0x8800+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_change_pending_set : 1;  /* bit[0]   : ???��????1?��??����????VM???��???????????��?????��????????�㨹?��0x810 -0x83C */
        unsigned int  reserved              : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_CTRL_vm_change_pending_set_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_CTRL_vm_change_pending_set_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_STATUS_UNION
 struct description   : VIRTUAL_MACHINE_STATUS Register structure definition
                        Address Offset:0x8804+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_change_pending_status : 1;  /* bit[0]   : ???��????0?��??����????VM???��?????????????????��?�� */
        unsigned int  reserved                 : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_STATUS_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATUS_vm_change_pending_status_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATUS_vm_change_pending_status_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_CFG_UNION
 struct description   : VIRTUAL_MACHINE_CFG Register structure definition
                        Address Offset:0x8808+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_vmgid : 1;  /* bit[0]   : ����????VM????????VMG */
        unsigned int  reserved : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_CFG_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_CFG_vm_vmgid_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_CFG_vm_vmgid_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_SHADOW_L_UNION
 struct description   : VIRTUAL_MACHINE_THRESHOLD_SHADOW_L Register structure definition
                        Address Offset:0x8810+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_token_min_shadow_l : 32; /* bit[0-31]: Relax?????????��???????��????��??��????Token?? */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_SHADOW_L_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_SHADOW_L_vm_token_min_shadow_l_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_SHADOW_L_vm_token_min_shadow_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_SHADOW_H_UNION
 struct description   : VIRTUAL_MACHINE_THRESHOLD_SHADOW_H Register structure definition
                        Address Offset:0x8814+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_token_min_shadow_h : 8;  /* bit[0-7] :  */
        unsigned int  reserved              : 24; /* bit[8-31]: ???��??????Relax???????��?????????????�� */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_SHADOW_H_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_SHADOW_H_vm_token_min_shadow_h_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_SHADOW_H_vm_token_min_shadow_h_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_L_UNION
 struct description   : VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_L Register structure definition
                        Address Offset:0x8818+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_token_max_shadow_l : 32; /* bit[0-31]: Relax?????????��???????��????��??��????Token?? */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_L_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_L_vm_token_max_shadow_l_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_L_vm_token_max_shadow_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_H_UNION
 struct description   : VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_H Register structure definition
                        Address Offset:0x881c+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_token_max_shadow_h : 8;  /* bit[0-7] :  */
        unsigned int  reserved              : 24; /* bit[8-31]: ???��??????Relax???????��?????????????�� */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_H_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_H_vm_token_max_shadow_h_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_MAX_TOKEN_SHADOW_H_vm_token_max_shadow_h_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_L_UNION
 struct description   : VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_L Register structure definition
                        Address Offset:0x8820+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_refill_token_shadow_l : 32; /* bit[0-31]: ?��??????��??��????????????VM???????��???��??????????Token?? */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_L_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_L_vm_refill_token_shadow_l_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_L_vm_refill_token_shadow_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_H_UNION
 struct description   : VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_H Register structure definition
                        Address Offset:0x8824+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_refill_token_shadow_h : 8;  /* bit[0-7] :  */
        unsigned int  reserved                 : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_H_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_H_vm_refill_token_shadow_h_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_REFILL_SHADOW_H_vm_refill_token_shadow_h_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_REMAIN_TOKEN_L_UNION
 struct description   : VIRTUAL_MACHINE_REMAIN_TOKEN_L Register structure definition
                        Address Offset:0x8840+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_remain_token_l : 32; /* bit[0-31]: ����????VM?��?��?��???��???????��Token?????��?????????????��?? */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_REMAIN_TOKEN_L_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_REMAIN_TOKEN_L_vm_remain_token_l_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_REMAIN_TOKEN_L_vm_remain_token_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_REMAIN_TOKEN_H_UNION
 struct description   : VIRTUAL_MACHINE_REMAIN_TOKEN_H Register structure definition
                        Address Offset:0x8844+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_remain_token_h : 9;  /* bit[0-8] :  */
        unsigned int  reserved          : 23; /* bit[9-31]: ��??????��?????��????????32bits??????9bits */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_REMAIN_TOKEN_H_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_REMAIN_TOKEN_H_vm_remain_token_h_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_REMAIN_TOKEN_H_vm_remain_token_h_END    (8)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_L_UNION
 struct description   : VIRTUAL_MACHINE_THRESHOLD_L Register structure definition
                        Address Offset:0x8848+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_threshold_l : 32; /* bit[0-31]: ����????VM?��?��?��???��????token???? */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_L_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_L_vm_threshold_l_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_L_vm_threshold_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_H_UNION
 struct description   : VIRTUAL_MACHINE_THRESHOLD_H Register structure definition
                        Address Offset:0x884c+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_threshold_h : 9;  /* bit[0-8] :  */
        unsigned int  reserved       : 23; /* bit[9-31]:  */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_H_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_H_vm_threshold_h_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_THRESHOLD_H_vm_threshold_h_END    (8)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MAX_L_UNION
 struct description   : VIRTUAL_MACHINE_TOKEN_MAX_L Register structure definition
                        Address Offset:0x8850+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_token_max_l : 32; /* bit[0-31]: ?��???��??????????????????vm_token_max_shadow��???????????????????????vm_token_max_shadow????��????��?�� */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MAX_L_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MAX_L_vm_token_max_l_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MAX_L_vm_token_max_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MAX_H_UNION
 struct description   : VIRTUAL_MACHINE_TOKEN_MAX_H Register structure definition
                        Address Offset:0x8854+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_token_max_h : 8;  /* bit[0-7] :  */
        unsigned int  reserved       : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MAX_H_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MAX_H_vm_token_max_h_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MAX_H_vm_token_max_h_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MIN_L_UNION
 struct description   : VIRTUAL_MACHINE_TOKEN_MIN_L Register structure definition
                        Address Offset:0x8858+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_token_min_l : 32; /* bit[0-31]: ?��???��??????????????????vm_token_min_shadow��???????????????????????vm_token_min_shadow????��????��?�� */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MIN_L_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MIN_L_vm_token_min_l_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MIN_L_vm_token_min_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MIN_H_UNION
 struct description   : VIRTUAL_MACHINE_TOKEN_MIN_H Register structure definition
                        Address Offset:0x885c+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_token_min_h : 8;  /* bit[0-7] :  */
        unsigned int  reserved       : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MIN_H_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MIN_H_vm_token_min_h_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_TOKEN_MIN_H_vm_token_min_h_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_REFILL_TOKEN_L_UNION
 struct description   : VIRTUAL_MACHINE_REFILL_TOKEN_L Register structure definition
                        Address Offset:0x8860+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_refill_token_l : 32; /* bit[0-31]: ?��???��??????????????????vm_refill_token_shadow��???????????????????????vm_refill_token_shadow????��????��?�� */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_REFILL_TOKEN_L_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_REFILL_TOKEN_L_vm_refill_token_l_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_REFILL_TOKEN_L_vm_refill_token_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_REFILL_TOKEN_H_UNION
 struct description   : VIRTUAL_MACHINE_REFILL_TOKEN_H Register structure definition
                        Address Offset:0x8864+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_refill_token_h : 8;  /* bit[0-7] :  */
        unsigned int  reserved          : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_REFILL_TOKEN_H_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_REFILL_TOKEN_H_vm_refill_token_h_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_REFILL_TOKEN_H_vm_refill_token_h_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MIN_L_UNION
 struct description   : VIRTUAL_MACHINE_STATIS_TOKEN_MIN_L Register structure definition
                        Address Offset:0x8868+0x80*(vm_idx) Initial:0xFFFFFFFF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  statis_vm_token_min_l : 32; /* bit[0-31]: ����????VM?????��???��?????��token????��??????????????��token?��????vm_dfx_clr?��??????????��??��???��{1'h0,{TOKEN_WIDTH{1'h1}}}?? */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MIN_L_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MIN_L_statis_vm_token_min_l_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MIN_L_statis_vm_token_min_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MIN_H_UNION
 struct description   : VIRTUAL_MACHINE_STATIS_TOKEN_MIN_H Register structure definition
                        Address Offset:0x886c+0x80*(vm_idx) Initial:0x000000FF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  statis_vm_token_min_h : 9;  /* bit[0-8] :  */
        unsigned int  reserved              : 23; /* bit[9-31]:  */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MIN_H_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MIN_H_statis_vm_token_min_h_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MIN_H_statis_vm_token_min_h_END    (8)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MAX_L_UNION
 struct description   : VIRTUAL_MACHINE_STATIS_TOKEN_MAX_L Register structure definition
                        Address Offset:0x8870+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  statis_vm_token_max_l : 32; /* bit[0-31]: ����????VM?????��???��?????��token????��??��???????????��token?��????vm_dfx_clr?��??????????��??????��{1'h1,{TOKEN_WIDTH{1'h0}}}?? */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MAX_L_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MAX_L_statis_vm_token_max_l_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MAX_L_statis_vm_token_max_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MAX_H_UNION
 struct description   : VIRTUAL_MACHINE_STATIS_TOKEN_MAX_H Register structure definition
                        Address Offset:0x8874+0x80*(vm_idx) Initial:0x00000100 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  statis_vm_token_max_h : 9;  /* bit[0-8] :  */
        unsigned int  reserved              : 23; /* bit[9-31]:  */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MAX_H_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MAX_H_statis_vm_token_max_h_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_STATIS_TOKEN_MAX_H_statis_vm_token_max_h_END    (8)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_DFX_CTRL0_UNION
 struct description   : VIRTUAL_MACHINE_DFX_CTRL0 Register structure definition
                        Address Offset:0x8878+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_dfx_clr : 1;  /* bit[0]   : ??bit??1����????????DFX???? */
        unsigned int  reserved   : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_DFX_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_DFX_CTRL0_vm_dfx_clr_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_MACHINE_DFX_CTRL0_vm_dfx_clr_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_MACHINE_DFX_CTRL1_UNION
 struct description   : VIRTUAL_MACHINE_DFX_CTRL1 Register structure definition
                        Address Offset:0x887c+0x80*(vm_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_MACHINE_DFX_CTRL1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_VIRTUAL_DFX_GLB_CTRL_UNION
 struct description   : VIRTUAL_DFX_GLB_CTRL Register structure definition
                        Address Offset:0x8c00 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  vm_dfx_retain_bypass : 1;  /* bit[0]   : ??bit??1����????dfx????32bit?��?????��??��?????9bit??��??? */
        unsigned int  reserved             : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_VIRTUAL_DFX_GLB_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_VIRTUAL_DFX_GLB_CTRL_vm_dfx_retain_bypass_START  (0)
#define SOC_NPU_HWTS_VIRTUAL_DFX_GLB_CTRL_vm_dfx_retain_bypass_END    (0)




/****************************************************************************
                     (4/14) hwts_dfx_reg
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL0_UNION
 struct description   : HWTS_DFX_PROFILE_CTRL0 Register structure definition
                        Address Offset:0x9000+(prof_idx)*0x1000 Initial:0x0000FFFF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  profile_buf_length : 20; /* bit[0-19] : profile buf???��?? */
        unsigned int  reserved           : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL0_profile_buf_length_START  (0)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL0_profile_buf_length_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL1_UNION
 struct description   : HWTS_DFX_PROFILE_CTRL1 Register structure definition
                        Address Offset:0x9004+(prof_idx)*0x1000 Initial:0x0000FFFF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  profile_af_threshold : 20; /* bit[0-19] : Almost full threshold setting, whenever there was a write to profile buffer, and the buffer size was over this threshold, a "profile_af_interrupt" would be reported. The threshold value is defined in unit length of 128B */
        unsigned int  reserved             : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL1_profile_af_threshold_START  (0)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_CTRL1_profile_af_threshold_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR0_UNION
 struct description   : HWTS_DFX_PROFILE_BASE_ADDR0 Register structure definition
                        Address Offset:0x9008+(prof_idx)*0x1000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  profile_base_addr_l : 32; /* bit[0-31]: Profiler buffer write buffer base address, in terms of byte. But it must be aligned to 128B boundary. */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR0_profile_base_addr_l_START  (0)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR0_profile_base_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR1_UNION
 struct description   : HWTS_DFX_PROFILE_BASE_ADDR1 Register structure definition
                        Address Offset:0x900c+(prof_idx)*0x1000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  profile_base_addr_h          : 16; /* bit[0-15] : Profiler buffer write buffer base address, in terms of byte. But it must be aligned to 128B boundary. */
        unsigned int  reserved                     : 15; /* bit[16-30]:  */
        unsigned int  profile_base_addr_is_virtual : 1;  /* bit[31]   : 0: profile buffer address is physical address
                                                                        1: profile buffer address is virtual address */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR1_profile_base_addr_h_START           (0)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR1_profile_base_addr_h_END             (15)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR1_profile_base_addr_is_virtual_START  (31)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_BASE_ADDR1_profile_base_addr_is_virtual_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_INITIAL_UNION
 struct description   : HWTS_DFX_PROFILE_WPTR_INITIAL Register structure definition
                        Address Offset:0x9010+(prof_idx)*0x1000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  profile_wptr_initial : 1;  /* bit[0]   : ??????profile_wptr???????????��??1?��???��??profile_wptr????????0 */
        unsigned int  reserved             : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_INITIAL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_INITIAL_profile_wptr_initial_START  (0)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_INITIAL_profile_wptr_initial_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_UNION
 struct description   : HWTS_DFX_PROFILE_WPTR Register structure definition
                        Address Offset:0x9014+(prof_idx)*0x1000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  profile_wptr : 20; /* bit[0-19] : Profiler buffer write pointer, in terms of profile entry size. Would wrap around back to 0 when the len-1 enetry was written. In length of 128B */
        unsigned int  reserved     : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_profile_wptr_START  (0)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_WPTR_profile_wptr_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_PROFILE_RPTR_UNION
 struct description   : HWTS_DFX_PROFILE_RPTR Register structure definition
                        Address Offset:0x9018+(prof_idx)*0x1000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  profile_rptr : 20; /* bit[0-19] : Profiler buffer write pointer, in terms of profile entry size. Would wrap around back to 0 when the len-1 enetry was written. In length of 128B */
        unsigned int  reserved     : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PROFILE_RPTR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_RPTR_profile_rptr_START  (0)
#define SOC_NPU_HWTS_HWTS_DFX_PROFILE_RPTR_profile_rptr_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_PROFILE_SSID_UNION
 struct description   : HWTS_DFX_PROFILE_SSID Register structure definition
                        Address Offset:0x901c+(prof_idx)*0x1000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 16; /* bit[0-15] : profile_streamid */
        unsigned int  reserved_1: 16; /* bit[16-31]: profile_substreamid */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PROFILE_SSID_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_PROFILE_SSID_EN_UNION
 struct description   : HWTS_DFX_PROFILE_SSID_EN Register structure definition
                        Address Offset:0x9020+(prof_idx)*0x1000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   : profile_substreamid_en */
        unsigned int  reserved_1: 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_PROFILE_SSID_EN_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_UNION
 struct description   : HWTS_DFX_LOG_CTRL0 Register structure definition
                        Address Offset:0x9040+(log_idx)*0x1000 Initial:0x0000FFFF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  log_buf_length : 20; /* bit[0-19] : log buffer???��?? */
        unsigned int  reserved       : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_log_buf_length_START  (0)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL0_log_buf_length_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL1_UNION
 struct description   : HWTS_DFX_LOG_CTRL1 Register structure definition
                        Address Offset:0x9044+(log_idx)*0x1000 Initial:0x0000FFFF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  log_af_threshold : 20; /* bit[0-19] : Almost full threshold setting, whenever there was a write to log buffer, and the buffer size was over this threshold, a "log_af_interrupt" would be reported. The threshold value is defined in unit length of 128B */
        unsigned int  reserved         : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL1_log_af_threshold_START  (0)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_CTRL1_log_af_threshold_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR0_UNION
 struct description   : HWTS_DFX_LOG_BASE_ADDR0 Register structure definition
                        Address Offset:0x9048+(log_idx)*0x1000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  log_base_addr_l : 32; /* bit[0-31]: log buffer write buffer base address, in terms of byte. But it must be aligned to 128B boundary. */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR0_log_base_addr_l_START  (0)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR0_log_base_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR1_UNION
 struct description   : HWTS_DFX_LOG_BASE_ADDR1 Register structure definition
                        Address Offset:0x904c+(log_idx)*0x1000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  log_base_addr_h          : 16; /* bit[0-15] : log buffer write buffer base address, in terms of byte. But it must be aligned to 128B boundary. */
        unsigned int  reserved                 : 15; /* bit[16-30]:  */
        unsigned int  log_base_addr_is_virtual : 1;  /* bit[31]   : 0: log buffer address is physical address
                                                                    1: log buffer address is virtual address */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR1_log_base_addr_h_START           (0)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR1_log_base_addr_h_END             (15)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR1_log_base_addr_is_virtual_START  (31)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_BASE_ADDR1_log_base_addr_is_virtual_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_INITIAL_UNION
 struct description   : HWTS_DFX_LOG_WPTR_INITIAL Register structure definition
                        Address Offset:0x9050+(log_idx)*0x1000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  log_wptr_initial : 1;  /* bit[0]   : ??????log_wptr???????????��??1?��???��??log_wptr????????0 */
        unsigned int  reserved         : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_INITIAL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_INITIAL_log_wptr_initial_START  (0)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_INITIAL_log_wptr_initial_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_UNION
 struct description   : HWTS_DFX_LOG_WPTR Register structure definition
                        Address Offset:0x9054+(log_idx)*0x1000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  log_wptr : 20; /* bit[0-19] : log buffer write pointer, in terms of log entry size. Would wrap around back to 0 when the len-1 enetry was written. In length of 128B */
        unsigned int  reserved : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_log_wptr_START  (0)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_WPTR_log_wptr_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_LOG_RPTR_UNION
 struct description   : HWTS_DFX_LOG_RPTR Register structure definition
                        Address Offset:0x9058+(log_idx)*0x1000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  log_rptr : 20; /* bit[0-19] : logr buffer write pointer, in terms of log entry size. Would wrap around back to 0 when the len-1 enetry was written. In length of 128B */
        unsigned int  reserved : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_LOG_RPTR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_DFX_LOG_RPTR_log_rptr_START  (0)
#define SOC_NPU_HWTS_HWTS_DFX_LOG_RPTR_log_rptr_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_LOG_SSID_UNION
 struct description   : HWTS_DFX_LOG_SSID Register structure definition
                        Address Offset:0x905c+(log_idx)*0x1000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 16; /* bit[0-15] : log_streamid */
        unsigned int  reserved_1: 16; /* bit[16-31]: log_substreamid */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_LOG_SSID_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_DFX_LOG_SSID_EN_UNION
 struct description   : HWTS_DFX_LOG_SSID_EN Register structure definition
                        Address Offset:0x9060+(log_idx)*0x1000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   : log_substreamid_en */
        unsigned int  reserved_1: 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_DFX_LOG_SSID_EN_UNION;
#endif




/****************************************************************************
                     (5/14) hwts_notify_tbl
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_UNION
 struct description   : HWTS_NOTIFY_TABLE Register structure definition
                        Address Offset:0xd000+0x4*(k) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  notify_table_flag : 1;  /* bit[0]   : 0: notify_id has not be written to, or there was a notify_wait successfully passed and auto cleared
                                                            1: notify_id has been written

                                                            Software should ensure when writing to this bit, the value was 0. Only the case that during TS FW initialziation, we would allow using write to to notify table entry with flag == 1 */
        unsigned int  reserved          : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_notify_table_flag_START  (0)
#define SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_notify_table_flag_END    (0)




/****************************************************************************
                     (6/14) hwts_hts_event_tbl
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_HTS_EVENT_TABLE_UNION
 struct description   : HWTS_HTS_EVENT_TABLE Register structure definition
                        Address Offset:0xf000+0x4*(o) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hts_event_table_cnt           : 8;  /* bit[0-7]  : ??????hts event?��?��??cnt???? */
        unsigned int  hts_event_table_overflow      : 1;  /* bit[8]    : ??1����????????hts event???????��?????? */
        unsigned int  reserved_0                    : 10; /* bit[9-18] :  */
        unsigned int  hts_event_table_oveflow_clear : 1;  /* bit[19]   : ????hts_event_table_overflow����???? */
        unsigned int  reserved_1                    : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_HTS_EVENT_TABLE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_TABLE_hts_event_table_cnt_START            (0)
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_TABLE_hts_event_table_cnt_END              (7)
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_TABLE_hts_event_table_overflow_START       (8)
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_TABLE_hts_event_table_overflow_END         (8)
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_TABLE_hts_event_table_oveflow_clear_START  (19)
#define SOC_NPU_HWTS_HWTS_HTS_EVENT_TABLE_hts_event_table_oveflow_clear_END    (19)




/****************************************************************************
                     (7/14) hwts_ffrt_entry_reg
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_UNION
 struct description   : HWTS_FFRT_ENTRY_CTRL0 Register structure definition
                        Address Offset:0x20000+0x100*(ffrt_entry_idx) Initial:0x00000001 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  entry_idle  : 1;  /* bit[0]   : 1����???��?��entry????��???credit??ffrt??0����????��???credit??ffrt */
        unsigned int  task_vld    : 1;  /* bit[1]   : 0����???��?��entry????????ffrt��???????????1����????????ffrt��????????? */
        unsigned int  rtsq_assign : 1;  /* bit[2]   : 0����???��?��entry?????????��??rtsq??��?????1����???��?��entry?????��??rtsq??��??????????��???????��??0?��??rtsq_vld/rtsq_done/rtsq_err?????????��?? */
        unsigned int  rtsq0_vld   : 1;  /* bit[3]   : 0����???��?��entry??rtsq0???��??1����?????�� */
        unsigned int  rtsq1_vld   : 1;  /* bit[4]   : 0����???��?��entry??rtsq1???��??1����?????�� */
        unsigned int  rtsq0_done  : 1;  /* bit[5]   : 0����???��?��entry??rtsq0????��???????done?��????1����??��?????????done?��?? */
        unsigned int  rtsq1_done  : 1;  /* bit[6]   : 0����???��?��entry??rtsq1????��???????done?��????1����??��?????????done?��?? */
        unsigned int  rtsq0_err   : 1;  /* bit[7]   : 0����???��?��entry??rtsq0????��???err?��????1����??��?????err?��?? */
        unsigned int  rtsq1_err   : 1;  /* bit[8]   : 0����???��?��entry??rtsq1????��???err?��????1����??��?????err?��?? */
        unsigned int  reserved    : 23; /* bit[9-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_entry_idle_START   (0)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_entry_idle_END     (0)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_task_vld_START     (1)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_task_vld_END       (1)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_rtsq_assign_START  (2)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_rtsq_assign_END    (2)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_rtsq0_vld_START    (3)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_rtsq0_vld_END      (3)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_rtsq1_vld_START    (4)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_rtsq1_vld_END      (4)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_rtsq0_done_START   (5)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_rtsq0_done_END     (5)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_rtsq1_done_START   (6)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_rtsq1_done_END     (6)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_rtsq0_err_START    (7)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_rtsq0_err_END      (7)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_rtsq1_err_START    (8)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_CTRL0_rtsq1_err_END      (8)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO0_UNION
 struct description   : HWTS_FFRT_ENTRY_INFO0 Register structure definition
                        Address Offset:0x20040+0x100*(ffrt_entry_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rtsqid_0 : 6;  /* bit[0-5]  : ?��rtsq0_vld??1?��?????????��??����????entry????????0??sq??????rtsq?????? */
        unsigned int  reserved_0: 2;  /* bit[6-7]  :  */
        unsigned int  rtsqid_1 : 6;  /* bit[8-13] : ?��rtsq1_vld??1?��?????????��??����????entry????????1??sq??????rtsq?????? */
        unsigned int  reserved_1: 2;  /* bit[14-15]:  */
        unsigned int  reserved_2: 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO0_rtsqid_0_START  (0)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO0_rtsqid_0_END    (5)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO0_rtsqid_1_START  (8)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO0_rtsqid_1_END    (13)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO1_UNION
 struct description   : HWTS_FFRT_ENTRY_INFO1 Register structure definition
                        Address Offset:0x20044+0x100*(ffrt_entry_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  taskidx                 : 16; /* bit[0-15] : ?��task_vld??1?��?????????��??����????entry??????taskid */
        unsigned int  modelid                 : 8;  /* bit[16-23]: ?��task_vld??1?��?????????��??����????entry??????modelid */
        unsigned int  opcode                  : 1;  /* bit[24]   :  */
        unsigned int  err_mode                : 1;  /* bit[25]   :  */
        unsigned int  swapbuf_addr_is_virtual : 1;  /* bit[26]   : ?��rtsq0_vld?��??rtsq1_vld??1?��?????????��??����????entry??????swapbuf addr???��?????��???????��???��??1����???��?????��??0����?????��???�� */
        unsigned int  reserved                : 5;  /* bit[27-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO1_taskidx_START                  (0)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO1_taskidx_END                    (15)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO1_modelid_START                  (16)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO1_modelid_END                    (23)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO1_opcode_START                   (24)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO1_opcode_END                     (24)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO1_err_mode_START                 (25)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO1_err_mode_END                   (25)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO1_swapbuf_addr_is_virtual_START  (26)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO1_swapbuf_addr_is_virtual_END    (26)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO2_UNION
 struct description   : HWTS_FFRT_ENTRY_INFO2 Register structure definition
                        Address Offset:0x20048+0x100*(ffrt_entry_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ssid     : 12; /* bit[0-11] : ?��task_vld??1?��?????????��??����????entry??????ssid */
        unsigned int  ssidv    : 1;  /* bit[12]   : ?��task_vld??1?��?????????��??����????entry??????ssidv */
        unsigned int  reserved : 19; /* bit[13-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO2_ssid_START      (0)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO2_ssid_END        (11)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO2_ssidv_START     (12)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO2_ssidv_END       (12)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO3_UNION
 struct description   : HWTS_FFRT_ENTRY_INFO3 Register structure definition
                        Address Offset:0x2004c+0x100*(ffrt_entry_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rtsq0_swapbuf_addr_l : 32; /* bit[0-31]: ?��rtsq0_vld??1?��?????????��??����????entry????????0??sq??swapbuf addr */
    } reg;
} SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO3_rtsq0_swapbuf_addr_l_START  (0)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO3_rtsq0_swapbuf_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO4_UNION
 struct description   : HWTS_FFRT_ENTRY_INFO4 Register structure definition
                        Address Offset:0x20050+0x100*(ffrt_entry_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rtsq0_swapbuf_addr_h : 16; /* bit[0-15] :  */
        unsigned int  reserved_0           : 15; /* bit[16-30]:  */
        unsigned int  reserved_1           : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO4_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO4_rtsq0_swapbuf_addr_h_START  (0)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO4_rtsq0_swapbuf_addr_h_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO5_UNION
 struct description   : HWTS_FFRT_ENTRY_INFO5 Register structure definition
                        Address Offset:0x20054+0x100*(ffrt_entry_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rtsq1_swapbuf_addr_l : 32; /* bit[0-31]: ?��rtsq1_vld??1?��?????????��??����????entry????????1??sq??swapbuf addr */
    } reg;
} SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO5_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO5_rtsq1_swapbuf_addr_l_START  (0)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO5_rtsq1_swapbuf_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO6_UNION
 struct description   : HWTS_FFRT_ENTRY_INFO6 Register structure definition
                        Address Offset:0x20058+0x100*(ffrt_entry_idx) Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rtsq1_swapbuf_addr_h : 16; /* bit[0-15] :  */
        unsigned int  reserved_0           : 15; /* bit[16-30]:  */
        unsigned int  reserved_1           : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO6_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO6_rtsq1_swapbuf_addr_h_START  (0)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_INFO6_rtsq1_swapbuf_addr_h_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_FFRT_ENTRY_DFX0_UNION
 struct description   : HWTS_FFRT_ENTRY_DFX0 Register structure definition
                        Address Offset:0x20080 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts2ffrt_taskdone_valid : 1;  /* bit[0]   : ??1?��??����??hwts?????��ffrt��????��?? */
        unsigned int  reserved                 : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_FFRT_ENTRY_DFX0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_DFX0_hwts2ffrt_taskdone_valid_START  (0)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_DFX0_hwts2ffrt_taskdone_valid_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_FFRT_ENTRY_DFX1_UNION
 struct description   : HWTS_FFRT_ENTRY_DFX1 Register structure definition
                        Address Offset:0x20084 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  hwts2ffrt_taskdone_pld : 32; /* bit[0-31]: ?��hwts2ffrt_taskdone_valid??1?��?????????��??����??hwts?��ffrt��????��???��??payload */
    } reg;
} SOC_NPU_HWTS_HWTS_FFRT_ENTRY_DFX1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_DFX1_hwts2ffrt_taskdone_pld_START  (0)
#define SOC_NPU_HWTS_HWTS_FFRT_ENTRY_DFX1_hwts2ffrt_taskdone_pld_END    (31)




/****************************************************************************
                     (8/14) hwts_acsq_reg
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR0_UNION
 struct description   : HWTS_RTSQ_BASE_ADDR0 Register structure definition
                        Address Offset:0xe000+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rtsq_base_addr_l : 32; /* bit[0-31]: rtsq??sqe??base addr */
    } reg;
} SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR0_rtsq_base_addr_l_START  (0)
#define SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR0_rtsq_base_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR1_UNION
 struct description   : HWTS_RTSQ_BASE_ADDR1 Register structure definition
                        Address Offset:0xe004+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rtsq_base_addr_h          : 16; /* bit[0-15] :  */
        unsigned int  reserved                  : 15; /* bit[16-30]:  */
        unsigned int  rtsq_base_addr_is_virtual : 1;  /* bit[31]   : **** please note for the whole active SQCQ set register, are in CHRW, since data was swapped in / out automatically
                                                                     in 1951
                                                                     A special case is for SQ_BASE_ADDR that in HW H/S would need to change this dynamically

                                                                     0: Address is physical address
                                                                     1: Address is virtual address */
    } reg;
} SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR1_rtsq_base_addr_h_START           (0)
#define SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR1_rtsq_base_addr_h_END             (15)
#define SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR1_rtsq_base_addr_is_virtual_START  (31)
#define SOC_NPU_HWTS_HWTS_RTSQ_BASE_ADDR1_rtsq_base_addr_is_virtual_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_RTSQ_CFG0_UNION
 struct description   : HWTS_RTSQ_CFG0 Register structure definition
                        Address Offset:0xe008+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rtsq_smmu_substream_id        : 16; /* bit[0-15] : The substreamID that corresponds to the SQ that the current active set is associated to. This value would be written to 0x90 bit 15:0 during HWTS kickstart a certain block to AI / Vec core. */
        unsigned int  rtsq_smmu_two_stage_stream_id : 16; /* bit[16-31]: The value written to 0x90 bit 31:16 during HWTS kickstarting block to AI core or vector core, and AI / Vector core would use it as the streamID to SMMU if two_stage_en above == 1. Otherwise it would use the BIU_StreamID setting to SMMU instead */
    } reg;
} SOC_NPU_HWTS_HWTS_RTSQ_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG0_rtsq_smmu_substream_id_START         (0)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG0_rtsq_smmu_substream_id_END           (15)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG0_rtsq_smmu_two_stage_stream_id_START  (16)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG0_rtsq_smmu_two_stage_stream_id_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_RTSQ_CFG1_UNION
 struct description   : HWTS_RTSQ_CFG1 Register structure definition
                        Address Offset:0xe00c+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rtsq_smmu_two_stage_en : 1;  /* bit[0]    : The value written to 0x90 bit 32 during HWTS kickstarting to AI Core or Vector core.
                                                                  ***Should always be set to 0 in balitmore*** */
        unsigned int  rtsq_ban_wr_cqe        : 1;  /* bit[1]    : 0: CQE would be written if has finished normally and SQE.WR_CQE == 1, or SQE has finished in an error condition
                                                                  1: No CQE would be written in any condition for the corresponding SQ this active set is associated to */
        unsigned int  rtsq_sat_mode          : 1;  /* bit[2]    : saturation mode;for CUBE/FIXP/VEC/SU,
                                                                  when sta_mode=1 and FP16 computation with none INF inputs overflows/underflows, results will be +/-INF of FP16
                                                                  when sta_mode=0 and FP16 computation with none INF inputs overflows/underflows, results will be saturated to +/-MAX of FP16 */
        unsigned int  rtsq_rsp_mode          : 1;  /* bit[3]    : 0:����??��??��???????????��?��????warning????
                                                                  1??����??��??��???????????��?��????debug???? */
        unsigned int  rtsq_profile_block_en  : 1;  /* bit[4]    : block??��???profiling???? */
        unsigned int  rtsq_profile_task_en   : 1;  /* bit[5]    : task??��???profiling???? */
        unsigned int  rtsq_log_block_en      : 1;  /* bit[6]    : block??��???log???? */
        unsigned int  rtsq_log_task_en       : 1;  /* bit[7]    : task??��???log???? */
        unsigned int  rtsq_profile_bufid     : 2;  /* bit[8-9]  : ??RTSQ??????profiling?��??????profiling buffer */
        unsigned int  reserved_0             : 2;  /* bit[10-11]:  */
        unsigned int  rtsq_log_bufid         : 2;  /* bit[12-13]: ??RTSQ??????log?��??????log buffer */
        unsigned int  reserved_1             : 2;  /* bit[14-15]:  */
        unsigned int  rtsq_rtcqid            : 6;  /* bit[16-21]: The CQid that the current associated active SQ set would use to report CQE to */
        unsigned int  reserved_2             : 10; /* bit[22-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_RTSQ_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_smmu_two_stage_en_START  (0)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_smmu_two_stage_en_END    (0)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_ban_wr_cqe_START         (1)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_ban_wr_cqe_END           (1)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_sat_mode_START           (2)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_sat_mode_END             (2)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_rsp_mode_START           (3)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_rsp_mode_END             (3)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_profile_block_en_START   (4)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_profile_block_en_END     (4)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_profile_task_en_START    (5)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_profile_task_en_END      (5)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_log_block_en_START       (6)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_log_block_en_END         (6)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_log_task_en_START        (7)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_log_task_en_END          (7)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_profile_bufid_START      (8)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_profile_bufid_END        (9)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_log_bufid_START          (12)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_log_bufid_END            (13)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_rtcqid_START             (16)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG1_rtsq_rtcqid_END               (21)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_RTSQ_CFG2_UNION
 struct description   : HWTS_RTSQ_CFG2 Register structure definition
                        Address Offset:0xe010+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rtsq_gen_aic_poolid : 1;  /* bit[0]    : ??RTSQ?????��??AIC??POOL����?? */
        unsigned int  reserved_0          : 3;  /* bit[1-3]  :  */
        unsigned int  rtsq_aiv_poolid     : 1;  /* bit[4]    : ??RTSQ????AIV??POOL����?? */
        unsigned int  reserved_1          : 3;  /* bit[5-7]  :  */
        unsigned int  rtsq_eff_aic_poolid : 1;  /* bit[8]    : ??RTSQ???????��AIC??POOL����?? */
        unsigned int  reserved_2          : 3;  /* bit[9-11] :  */
        unsigned int  reserved_3          : 20; /* bit[12-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_RTSQ_CFG2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG2_rtsq_gen_aic_poolid_START  (0)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG2_rtsq_gen_aic_poolid_END    (0)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG2_rtsq_aiv_poolid_START      (4)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG2_rtsq_aiv_poolid_END        (4)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG2_rtsq_eff_aic_poolid_START  (8)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG2_rtsq_eff_aic_poolid_END    (8)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_RTSQ_CFG3_UNION
 struct description   : HWTS_RTSQ_CFG3 Register structure definition
                        Address Offset:0xe014+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]: pid for aicpu task */
    } reg;
} SOC_NPU_HWTS_HWTS_RTSQ_CFG3_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_RTSQ_CFG4_UNION
 struct description   : HWTS_RTSQ_CFG4 Register structure definition
                        Address Offset:0xe018+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rtsq_length : 16; /* bit[0-15] : Defines the length of SQn's circular buffer. In units of 64B / 128B
                                                       Takes range from 1 to 65535
                                                       Length of SQ is defined as (sq_length + 1) */
        unsigned int  reserved    : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_RTSQ_CFG4_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG4_rtsq_length_START  (0)
#define SOC_NPU_HWTS_HWTS_RTSQ_CFG4_rtsq_length_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR0_UNION
 struct description   : HWTS_RTCQ_BASE_ADDR0 Register structure definition
                        Address Offset:0xe020+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rtcq_base_addr_l : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR0_rtcq_base_addr_l_START  (0)
#define SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR0_rtcq_base_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR1_UNION
 struct description   : HWTS_RTCQ_BASE_ADDR1 Register structure definition
                        Address Offset:0xe024+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rtcq_base_addr_h          : 16; /* bit[0-15] :  */
        unsigned int  reserved                  : 15; /* bit[16-30]:  */
        unsigned int  rtcq_base_addr_is_virtual : 1;  /* bit[31]   : Please note: this address is the CQ address of the CQid defined in the corresponding active SQ set. e.g. active SQ channel 0, mapped to physical SQ channel 33, has been assoicated with CQ channel 511, this register should therefore contain the address assoicated with CQ channel 511.
                                                                     Also, if for example, active SQ channel 1, has associated with the same CQ channel 511, then the value of 0x10080 and 0x10280 would contain the same value */
    } reg;
} SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR1_rtcq_base_addr_h_START           (0)
#define SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR1_rtcq_base_addr_h_END             (15)
#define SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR1_rtcq_base_addr_is_virtual_START  (31)
#define SOC_NPU_HWTS_HWTS_RTCQ_BASE_ADDR1_rtcq_base_addr_is_virtual_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_RTCQ_CFG0_UNION
 struct description   : HWTS_RTCQ_CFG0 Register structure definition
                        Address Offset:0xe028+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rtcq_length : 16; /* bit[0-15] : takes range of 1 ~ 65535 (the length of CQ is define as cq_length + 1) */
        unsigned int  reserved    : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_RTCQ_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RTCQ_CFG0_rtcq_length_START  (0)
#define SOC_NPU_HWTS_HWTS_RTCQ_CFG0_rtcq_length_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL0_UNION
 struct description   : HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL0 Register structure definition
                        Address Offset:0xe02c+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rtsq_context_switch_buf_base_addr_l : 32; /* bit[0-31]: rtsq??context switch buffer???��???�� */
    } reg;
} SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL0_rtsq_context_switch_buf_base_addr_l_START  (0)
#define SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL0_rtsq_context_switch_buf_base_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL1_UNION
 struct description   : HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL1 Register structure definition
                        Address Offset:0xe030+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rtsq_context_switch_buf_base_addr_h : 16; /* bit[0-15] :  */
        unsigned int  rtsq_context_switch_buf_shift       : 6;  /* bit[16-21]:  */
        unsigned int  reserved                            : 10; /* bit[22-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL1_rtsq_context_switch_buf_base_addr_h_START  (0)
#define SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL1_rtsq_context_switch_buf_base_addr_h_END    (15)
#define SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL1_rtsq_context_switch_buf_shift_START        (16)
#define SOC_NPU_HWTS_HWTS_RTSQ_CONTEXT_SWITCH_BUF_CTRL1_rtsq_context_switch_buf_shift_END          (21)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_RTSQ_SW_STATUS_UNION
 struct description   : HWTS_RTSQ_SW_STATUS Register structure definition
                        Address Offset:0xe07c+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  rtsq_sw_status : 32; /* bit[0-31]: When there is pre_p / post_p and the action had resulted in an error, software could write a non-zero value to this field, and when task is resumed, SQCQ FSM would sample it, and the SQE would be considered to have finished with error
                                                         CHRW type because the field is cleared automatically */
    } reg;
} SOC_NPU_HWTS_HWTS_RTSQ_SW_STATUS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_RTSQ_SW_STATUS_rtsq_sw_status_START  (0)
#define SOC_NPU_HWTS_HWTS_RTSQ_SW_STATUS_rtsq_sw_status_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_ACSQ_FSM_IP_OWN_STATE_UNION
 struct description   : ACSQ_FSM_IP_OWN_STATE Register structure definition
                        Address Offset:0xe080+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ip_own_bitmap : 8;  /* bit[0-7] : 0: the corresponding IP is not owned by the current SQCQ
                                                        1: the corresponding IP is owned by the current SQCQ
                                                        e.g. address 0x10100 corresponds to active SQCQ0, and if the value readback is 0x5, that means AI core 0 and 2 is owned by the SQ associated with active SQ channel0 */
        unsigned int  reserved      : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_ACSQ_FSM_IP_OWN_STATE_UNION;
#endif
#define SOC_NPU_HWTS_ACSQ_FSM_IP_OWN_STATE_ip_own_bitmap_START  (0)
#define SOC_NPU_HWTS_ACSQ_FSM_IP_OWN_STATE_ip_own_bitmap_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_ACSQ_FSM_IP_DEBUG_STATE_UNION
 struct description   : ACSQ_FSM_IP_DEBUG_STATE Register structure definition
                        Address Offset:0xe084+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ip_debug_bitmap : 8;  /* bit[0-7] : 0: the corresponding IP is not in debug state
                                                          1: the corresponding IP is under debug state */
        unsigned int  reserved        : 24; /* bit[8-31]: *** please note, it is possible to have anIP that was in both debug state and {done, exception, trap} state */
    } reg;
} SOC_NPU_HWTS_ACSQ_FSM_IP_DEBUG_STATE_UNION;
#endif
#define SOC_NPU_HWTS_ACSQ_FSM_IP_DEBUG_STATE_ip_debug_bitmap_START  (0)
#define SOC_NPU_HWTS_ACSQ_FSM_IP_DEBUG_STATE_ip_debug_bitmap_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_ACSQ_FSM_IP_EXCEPTION_STATE_UNION
 struct description   : ACSQ_FSM_IP_EXCEPTION_STATE Register structure definition
                        Address Offset:0xe088+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ip_exception_bitmap : 8;  /* bit[0-7] : 0: the corresponding IP is not in exception state
                                                              1: the corresponding IP is under exception state */
        unsigned int  reserved            : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_ACSQ_FSM_IP_EXCEPTION_STATE_UNION;
#endif
#define SOC_NPU_HWTS_ACSQ_FSM_IP_EXCEPTION_STATE_ip_exception_bitmap_START  (0)
#define SOC_NPU_HWTS_ACSQ_FSM_IP_EXCEPTION_STATE_ip_exception_bitmap_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_ACSQ_FSM_IP_TRAP_STATE_UNION
 struct description   : ACSQ_FSM_IP_TRAP_STATE Register structure definition
                        Address Offset:0xe08c+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ip_trap_bitmap : 8;  /* bit[0-7] : 0: the corresponding IP is not in trap state
                                                         1: the corresponding IP is under trap state */
        unsigned int  reserved       : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_ACSQ_FSM_IP_TRAP_STATE_UNION;
#endif
#define SOC_NPU_HWTS_ACSQ_FSM_IP_TRAP_STATE_ip_trap_bitmap_START  (0)
#define SOC_NPU_HWTS_ACSQ_FSM_IP_TRAP_STATE_ip_trap_bitmap_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_ACSQ_FSM_IP_DONE_STATE_UNION
 struct description   : ACSQ_FSM_IP_DONE_STATE Register structure definition
                        Address Offset:0xe090+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  ip_done_bitmap : 8;  /* bit[0-7] : 0: the corresponding IP is not in done state
                                                         1: the corresponding IP is under done state */
        unsigned int  reserved       : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_ACSQ_FSM_IP_DONE_STATE_UNION;
#endif
#define SOC_NPU_HWTS_ACSQ_FSM_IP_DONE_STATE_ip_done_bitmap_START  (0)
#define SOC_NPU_HWTS_ACSQ_FSM_IP_DONE_STATE_ip_done_bitmap_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL0_UNION
 struct description   : ACSQ_FSM_DFX_CTRL0 Register structure definition
                        Address Offset:0xe094+(r)*0x100 Initial:0x0000003F Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  sqe_type : 6;  /* bit[0-5]  : the current SQE's sqe type */
        unsigned int  reserved : 10; /* bit[6-15] :  */
        unsigned int  block_id : 16; /* bit[16-31]: The next blk_id issued to a certain AI core of the respective SQCQ */
    } reg;
} SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL0_sqe_type_START  (0)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL0_sqe_type_END    (5)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL0_block_id_START  (16)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL0_block_id_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL1_UNION
 struct description   : ACSQ_FSM_DFX_CTRL1 Register structure definition
                        Address Offset:0xe098+(r)*0x100 Initial:0xFF00FFFF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  block_dim     : 16; /* bit[0-15] : The current SQE's blk_dim value of the respecitve SQCQ */
        unsigned int  reserved_0    : 2;  /* bit[16-17]: Number of AI core owned by the respective SQCQ */
        unsigned int  reserved_1    : 6;  /* bit[18-23]:  */
        unsigned int  kernel_credit : 8;  /* bit[24-31]: The current SQE's kernel_credit of the respective SQCQ active */
    } reg;
} SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL1_block_dim_START      (0)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL1_block_dim_END        (15)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL1_kernel_credit_START  (24)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL1_kernel_credit_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL2_UNION
 struct description   : ACSQ_FSM_DFX_CTRL2 Register structure definition
                        Address Offset:0xe09c+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  acsq_fsm_state               : 5;  /* bit[0-4]  : DFX state that reflects the sqcq's fsm state
                                                                        5'h0: IDLE ????
                                                                        5'h1: FETCH_SQE_HEADER0 ??SQE?��??��?????��?128bit????
                                                                        5'h2: SQE_HEADER_WAIT0 ????prefetch???����???????��?128bit????
                                                                        5'h3: FETCH_SQE_HEADER1 ??SQE?��??��?????��?128bit????
                                                                        5'h4: SQE_HEADER_WAIT1 ????prefetch???����???????��?128bit????
                                                                        5'h5: WAIT_SQE_VALID ????????SQE?��??��???��????��
                                                                        5'h6: PRE_P ?????��?????��PRE_P????
                                                                        5'h7: WAIT_PFIFO_SQE_NUM ????prefetch???��??SQE?��??��?????
                                                                        5'h8: TASK_START_LOG ????task??��?start_log????
                                                                        5'h9: KICKSTART_STATE ???????? aic/aiv?��????????
                                                                        5'ha: OTHER_TYPES_STATE ????????????aic/aiv?��????????
                                                                        5'hb: PROFILE_STATE ????task??��?profile????
                                                                        5'hc: TASK_END_LOG ????task??��?end_log????
                                                                        5'hd: POST_P ?????��?????��POST_P????
                                                                        5'he: CQ_WRITE ??????cqe????
                                                                        5'hf: WAIT_ALL_BRSP ??????��???��?????����????
                                                                        5'h10:CQ_FULL_STATE ?????��?????��cq_full????
                                                                        5'h11:WRITE_SWAPBUF ??????swapbuf????
                                                                        5'h12:RTSQ_L2_EVENT ??????rtsq��???????
                                                                        5'h13:WAIT_SQ_DISABLE ????rtsq????acsq_en
                                                                        5'h14:WAIT_TASK_TERMINATE ?????��??��???task_terminate?????��??????rtsq??��???
                                                                        5'h15:WAIT_DEBUG_RESUME ?????��??��???debug_resume?????��??????rtsq??��??? */
        unsigned int  reserved_0                   : 3;  /* bit[5-7]  :  */
        unsigned int  acsq_fsm_task_log_ost_cnt    : 2;  /* bit[8-9]  : outstanding task_log instruction in the sqcq fsm */
        unsigned int  acsq_fsm_profile_ost_cnt     : 1;  /* bit[10]   : outstanding profile instruction in the sqcq fsm */
        unsigned int  acsq_fsm_write_value_ost_cnt : 1;  /* bit[11]   : outstanding write_value instruction in the sqcq fsm */
        unsigned int  acsq_fsm_cq_write_ost_cnt    : 1;  /* bit[12]   : outstanding cq_write instruction in the sqcq fsm */
        unsigned int  reserved_1                   : 19; /* bit[13-31]:  */
    } reg;
} SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL2_UNION;
#endif
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL2_acsq_fsm_state_START                (0)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL2_acsq_fsm_state_END                  (4)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL2_acsq_fsm_task_log_ost_cnt_START     (8)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL2_acsq_fsm_task_log_ost_cnt_END       (9)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL2_acsq_fsm_profile_ost_cnt_START      (10)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL2_acsq_fsm_profile_ost_cnt_END        (10)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL2_acsq_fsm_write_value_ost_cnt_START  (11)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL2_acsq_fsm_write_value_ost_cnt_END    (11)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL2_acsq_fsm_cq_write_ost_cnt_START     (12)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL2_acsq_fsm_cq_write_ost_cnt_END       (12)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL3_UNION
 struct description   : ACSQ_FSM_DFX_CTRL3 Register structure definition
                        Address Offset:0xe0a0+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0         : 1;  /* bit[0]   :  */
        unsigned int  acsq_prefetch_busy : 1;  /* bit[1]   : 0: SQ is not busy prefetching. Could issue prefetch_clear or could set SQ_en = 1. This bit should not be toggled back to 1 once it has been set to 0(i.e. only one falling edge if SQ is under a pause condition) whenever SQ is under some pause condition, for example, event_wait fails, pre_p, post_p, task_pause.
                                                             1: SQ is busy prefetching data */
        unsigned int  reserved_1         : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL3_UNION;
#endif
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL3_acsq_prefetch_busy_START  (1)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL3_acsq_prefetch_busy_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_UNION
 struct description   : ACSQ_FSM_DFX_CTRL4 Register structure definition
                        Address Offset:0xe0a4+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  acsq_task_kill      : 1;  /* bit[0]   : ?��???????�� */
        unsigned int  acsq_debug_pause    : 1;  /* bit[1]   : ?��???????�� */
        unsigned int  acsq_debug_resume   : 1;  /* bit[2]   : ?��???????�� */
        unsigned int  acsq_terminate      : 1;  /* bit[3]   : ?��???????�� */
        unsigned int  acsq_task_resume    : 1;  /* bit[4]   : ?��???????�� */
        unsigned int  acsq_prefetch_clear : 1;  /* bit[5]   : ?��???????�� */
        unsigned int  reserved            : 26; /* bit[6-31]:  */
    } reg;
} SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_UNION;
#endif
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_acsq_task_kill_START       (0)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_acsq_task_kill_END         (0)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_acsq_debug_pause_START     (1)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_acsq_debug_pause_END       (1)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_acsq_debug_resume_START    (2)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_acsq_debug_resume_END      (2)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_acsq_terminate_START       (3)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_acsq_terminate_END         (3)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_acsq_task_resume_START     (4)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_acsq_task_resume_END       (4)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_acsq_prefetch_clear_START  (5)
#define SOC_NPU_HWTS_ACSQ_FSM_DFX_CTRL4_acsq_prefetch_clear_END    (5)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_ACSQ_TO_RTSQ_MAP0_UNION
 struct description   : ACSQ_TO_RTSQ_MAP0 Register structure definition
                        Address Offset:0xe0f8+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  acsq_to_rtsqid_map : 6;  /* bit[0-5] : If sqid_valid == 0, this value is meaningless
                                                             Otherwise, takes the value of 0 ~ 1023, and was the actual SQid the current active SQ channel represents */
        unsigned int  reserved           : 26; /* bit[6-31]:  */
    } reg;
} SOC_NPU_HWTS_ACSQ_TO_RTSQ_MAP0_UNION;
#endif
#define SOC_NPU_HWTS_ACSQ_TO_RTSQ_MAP0_acsq_to_rtsqid_map_START  (0)
#define SOC_NPU_HWTS_ACSQ_TO_RTSQ_MAP0_acsq_to_rtsqid_map_END    (5)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_ACSQ_TO_RTSQ_MAP1_UNION
 struct description   : ACSQ_TO_RTSQ_MAP1 Register structure definition
                        Address Offset:0xe0fc+(r)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  acsq_to_rtsqid_map_vld : 1;  /* bit[0]   : 0: Current active SQ channel is not enabled
                                                                 1: Current active SQ channel is enabled */
        unsigned int  reserved               : 31; /* bit[1-31]: **** 1951 only ****
                                                                 In case of baltimore, ase there is no auto swap in / swap out,
                                                                 This region should read as 0x100rr <- where rr is a 6 bit number that corresponds to the "r" value of this address sequence
                                                                 Should be a debug only register */
    } reg;
} SOC_NPU_HWTS_ACSQ_TO_RTSQ_MAP1_UNION;
#endif
#define SOC_NPU_HWTS_ACSQ_TO_RTSQ_MAP1_acsq_to_rtsqid_map_vld_START  (0)
#define SOC_NPU_HWTS_ACSQ_TO_RTSQ_MAP1_acsq_to_rtsqid_map_vld_END    (0)




/****************************************************************************
                     (9/14) hwts_rtsq_reg
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG0_UNION
 struct description   : HWTS_P0_RTSQ_CFG0 Register structure definition
                        Address Offset:0x10000+(n0)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  p0_rtsq_host_id : 2;  /* bit[0-1] : 2'h0????SQ????????LITE????????TINY????????
                                                          2'h1????SQ????TINY??????SQ??????RTSQ??ACSQ???????????��TINY HOST��???
                                                          2'h2????SQ????LITE??????SQ??????RTSQ??ACSQ???????????��LITE HOST��??? */
        unsigned int  reserved        : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG0_p0_rtsq_host_id_START  (0)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG0_p0_rtsq_host_id_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG1_UNION
 struct description   : HWTS_P0_RTSQ_CFG1 Register structure definition
                        Address Offset:0x10004+(n0)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  p0_rtsq_tail : 16; /* bit[0-15] : The index of the SQn entry that TS FW would write to(i.e. next). In units of 64B/128B
                                                        Pleaes note the type is CHRW. This is for HW H/S unit to write into it. sq_length is also CHRW type due to the same reason. SQ_head is would be updated by both HW H/S unit and SQ state machine */
        unsigned int  reserved     : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG1_p0_rtsq_tail_START  (0)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG1_p0_rtsq_tail_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG2_UNION
 struct description   : HWTS_P0_RTSQ_CFG2 Register structure definition
                        Address Offset:0x10008+(n0)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  p0_rtsq_head : 16; /* bit[0-15] : The index of the SQn entry that would be read from by the nth SQ. In units of 64B/128B. */
        unsigned int  reserved     : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG2_p0_rtsq_head_START  (0)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG2_p0_rtsq_head_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG3_UNION
 struct description   : HWTS_P0_RTSQ_CFG3 Register structure definition
                        Address Offset:0x1000c+(n0)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  p0_rtsq_en       : 1;  /* bit[0]    : rtsq?????????????? */
        unsigned int  reserved_0       : 7;  /* bit[1-7]  :  */
        unsigned int  p0_rtsq_vmid     : 2;  /* bit[8-9]  : ??rtsq????????vm */
        unsigned int  p0_rtsq_pmu_id   : 2;  /* bit[10-11]: ??rtsq??????����pmu_idx???? */
        unsigned int  reserved_1       : 16; /* bit[12-27]:  */
        unsigned int  p0_rtsq_priority : 3;  /* bit[28-30]: Priority setting of the current SQ
                                                            Compared against SP_LEVEL to determine the priority group */
        unsigned int  reserved_2       : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG3_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG3_p0_rtsq_en_START        (0)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG3_p0_rtsq_en_END          (0)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG3_p0_rtsq_vmid_START      (8)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG3_p0_rtsq_vmid_END        (9)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG3_p0_rtsq_pmu_id_START    (10)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG3_p0_rtsq_pmu_id_END      (11)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG3_p0_rtsq_priority_START  (28)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG3_p0_rtsq_priority_END    (30)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG4_UNION
 struct description   : HWTS_P0_RTSQ_CFG4 Register structure definition
                        Address Offset:0x10010+(n0)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  p0_rtsq_loop_en : 1;  /* bit[0]   : ????RTSQ??��??��??��??????��????,0?������???��????1?������?��?? */
        unsigned int  p0_rtsq_ffrt    : 1;  /* bit[1]   : ????RTSQ??��?����????FFRT??????????0??��?����????1??����????????����????FFRT??????????RTSQ????��?FFRT?????????? */
        unsigned int  reserved_0      : 6;  /* bit[2-7] :  */
        unsigned int  reserved_1      : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG4_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG4_p0_rtsq_loop_en_START  (0)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG4_p0_rtsq_loop_en_END    (0)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG4_p0_rtsq_ffrt_START     (1)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_CFG4_p0_rtsq_ffrt_END       (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_UNION
 struct description   : HWTS_P0_TASK_CTRL Register structure definition
                        Address Offset:0x10040+(n0)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  p0_debug_pause    : 1;  /* bit[0]    : Writing 1 to this register would generate a pulse to the corresponding SQCQ state machine into debug state, stop SQCQ state machine into launching new blocks, and report debug_paused interrupt */
        unsigned int  p0_task_kill      : 1;  /* bit[1]    : Writing 1 to this register would generate a pulse internally, which would then sends in ccu_stall commands to AI core(s), and finally "park" to a task kill wait state, that waits for a further task terminate pulse */
        unsigned int  reserved_0        : 6;  /* bit[2-7]  :  */
        unsigned int  p0_prefetch_clear : 1;  /* bit[8]    : write 1 to this bit, would clear all prefetched SQEs in the current SQ. According to the corresponding SQ/CQ's head/tail setting, prefetch would be restarted. Could only be used when HWTS is under exception or paused */
        unsigned int  reserved_1        : 7;  /* bit[9-15] :  */
        unsigned int  p0_debug_resume   : 1;  /* bit[16]   : Writing 1 to this register would generate a pulse internally, and would make the main fsm go back to the block issuing state */
        unsigned int  p0_task_resume    : 1;  /* bit[17]   : Writing 1 to this register would generate a pulse internally, and to make the main fsm to exit from any holding state (e.g. if CQ is full, pre_p, post_p bit was hit, or task_pause), to the next state of the process (e.g. pre_p then it jumps to kickstart state, post_p then it jumps to the write CQ state, etc) */
        unsigned int  p0_task_terminate : 1;  /* bit[18]   : Writing 1 to this register would generate a pulse internally, and to make the main fsm to go back into idle state, if the FSM had been in an exception state before */
        unsigned int  reserved_2        : 1;  /* bit[19]   :  */
        unsigned int  reserved_3        : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_p0_debug_pause_START     (0)
#define SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_p0_debug_pause_END       (0)
#define SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_p0_task_kill_START       (1)
#define SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_p0_task_kill_END         (1)
#define SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_p0_prefetch_clear_START  (8)
#define SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_p0_prefetch_clear_END    (8)
#define SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_p0_debug_resume_START    (16)
#define SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_p0_debug_resume_END      (16)
#define SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_p0_task_resume_START     (17)
#define SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_p0_task_resume_END       (17)
#define SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_p0_task_terminate_START  (18)
#define SOC_NPU_HWTS_HWTS_P0_TASK_CTRL_p0_task_terminate_END    (18)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_P0_RTSQ_COND0_UNION
 struct description   : HWTS_P0_RTSQ_COND0 Register structure definition
                        Address Offset:0x10060+(n0)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  p0_rtsq_cond0 : 32; /* bit[0-31]: Value readback from AI/Vec core when if SQE.rd_cond == 1
                                                        The corresponding address ix 0x4c8 */
    } reg;
} SOC_NPU_HWTS_HWTS_P0_RTSQ_COND0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_COND0_p0_rtsq_cond0_START  (0)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_COND0_p0_rtsq_cond0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_P0_RTSQ_COND1_UNION
 struct description   : HWTS_P0_RTSQ_COND1 Register structure definition
                        Address Offset:0x10064+(n0)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  p0_rtsq_cond1 : 32; /* bit[0-31]: Value readback from AI/Vec core when if SQE.rd_cond == 1
                                                        The corresponding address ix 0x4c8 */
    } reg;
} SOC_NPU_HWTS_HWTS_P0_RTSQ_COND1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_COND1_p0_rtsq_cond1_START  (0)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_COND1_p0_rtsq_cond1_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_P0_RTSQ_TO_ACSQ_MAP0_UNION
 struct description   : HWTS_P0_RTSQ_TO_ACSQ_MAP0 Register structure definition
                        Address Offset:0x10080+(n0)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  p0_rtsq_to_acsqid_map : 3;  /* bit[0-2] : If mapped_in_active_set == 0, this value can take any value (i.e. do not check)
                                                                Otherwise this is the corresponding SQid that the current SQ has been mapped inside the active SQ set */
        unsigned int  reserved              : 29; /* bit[3-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_P0_RTSQ_TO_ACSQ_MAP0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_TO_ACSQ_MAP0_p0_rtsq_to_acsqid_map_START  (0)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_TO_ACSQ_MAP0_p0_rtsq_to_acsqid_map_END    (2)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_P0_RTSQ_TO_ACSQ_MAP1_UNION
 struct description   : HWTS_P0_RTSQ_TO_ACSQ_MAP1 Register structure definition
                        Address Offset:0x10084+(n0)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  p0_rtsq_to_acsqid_map_vld : 1;  /* bit[0]   : 0: Current SQ is not under any of the active SQ channels
                                                                    1: Current SQ is actually mapped to active SQ set (0 - 63) */
        unsigned int  reserved                  : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_P0_RTSQ_TO_ACSQ_MAP1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_TO_ACSQ_MAP1_p0_rtsq_to_acsqid_map_vld_START  (0)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_TO_ACSQ_MAP1_p0_rtsq_to_acsqid_map_vld_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX0_UNION
 struct description   : HWTS_P0_RTSQ_DFX0 Register structure definition
                        Address Offset:0x10088+(n0)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  p0_rtsq_fsm_state : 4;  /* bit[0-3] : 4'h0: IDLE ????��???
                                                            4'h1: WAIT_SWAPIN ????swapin??acsq
                                                            4'h2: WAIT_ARRDY ??????swapbuf arready????
                                                            4'h3: WAIT_RLAST ??????swapbuf rlast
                                                            4'h4: SLOT_ENABLE ????acsq
                                                            4'h5: WORKING ?????�����
                                                            4'h6: WAIT_SWAPOUT ?��??prefetch???��??��?????busy��???
                                                            4'h7: SLOT_DISABLE ????acsq????
                                                            4'h8: ACSQ_ASYNC_REQ ??acsq??��??��??????
                                                            4'h9: WAIT_FW_RSP ?????��??��????��??
                                                            4'ha: POLLING_FLAG ?????��??notify_flag???? */
        unsigned int  reserved          : 28; /* bit[4-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX0_p0_rtsq_fsm_state_START  (0)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX0_p0_rtsq_fsm_state_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX1_UNION
 struct description   : HWTS_P0_RTSQ_DFX1 Register structure definition
                        Address Offset:0x1008c+(n0)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  p0_rtsq_entry_sq_idx : 1;  /* bit[0]   : ?��?��rtsq????????ffrt_entry??????rtsq */
        unsigned int  p0_rtsq_entryid      : 3;  /* bit[1-3] : ?��?��rtsq????????????ffrt_entry?????? */
        unsigned int  reserved             : 28; /* bit[4-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX1_p0_rtsq_entry_sq_idx_START  (0)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX1_p0_rtsq_entry_sq_idx_END    (0)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX1_p0_rtsq_entryid_START       (1)
#define SOC_NPU_HWTS_HWTS_P0_RTSQ_DFX1_p0_rtsq_entryid_END         (3)




/****************************************************************************
                     (10/14) hwts_rtcq_reg
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG0_UNION
 struct description   : HWTS_P0_RTCQ_CFG0 Register structure definition
                        Address Offset:0x100c0+(n0)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  p0_rtcq_head : 16; /* bit[0-15] : rtcq??head???? */
        unsigned int  reserved     : 16; /* bit[16-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG0_p0_rtcq_head_START  (0)
#define SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG0_p0_rtcq_head_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG1_UNION
 struct description   : HWTS_P0_RTCQ_CFG1 Register structure definition
                        Address Offset:0x100c4+(n0)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  p0_rtcq_tail : 16; /* bit[0-15] : Tail pointer the corresponding CQ, in terms of number of 16 bytes, the same full/empty rule for SQ also applies here */
        unsigned int  reserved     : 16; /* bit[16-31]: takes range of 1 ~ 65535 (the length of CQ is define as cq_length + 1) */
    } reg;
} SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG1_p0_rtcq_tail_START  (0)
#define SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG1_p0_rtcq_tail_END    (15)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG2_UNION
 struct description   : HWTS_P0_RTCQ_CFG2 Register structure definition
                        Address Offset:0x100c8+(n0)*0x100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  p0_rtcq_phase_bit : 1;  /* bit[0]   : This bit indicates whether the CQ had been wrapped around. For details of this bit's operation, please refer to the FS of HWTS */
        unsigned int  reserved_0        : 1;  /* bit[1]   : when update cq_tail,FW should set this bit to 1 at the same time */
        unsigned int  reserved_1        : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG2_p0_rtcq_phase_bit_START  (0)
#define SOC_NPU_HWTS_HWTS_P0_RTCQ_CFG2_p0_rtcq_phase_bit_END    (0)




/****************************************************************************
                     (11/14) hwts_int_reg0
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_UNION
 struct description   : HWTS_L1_NORMAL_S_INTERRUPT Register structure definition
                        Address Offset:0x80600 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_s_status    : 1;  /* bit[0]    :  */
        unsigned int  l1_pre_paused_s_status  : 1;  /* bit[1]    :  */
        unsigned int  l1_post_paused_s_status : 1;  /* bit[2]    :  */
        unsigned int  l1_cq_full_s_status     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0              : 1;  /* bit[4]    :  */
        unsigned int  reserved_1              : 1;  /* bit[5]    :  */
        unsigned int  reserved_2              : 1;  /* bit[6]    :  */
        unsigned int  reserved_3              : 1;  /* bit[7]    :  */
        unsigned int  l1_sq_done_s_status     : 1;  /* bit[8]    :  */
        unsigned int  l1_cqe_written_s_status : 1;  /* bit[9]    :  */
        unsigned int  reserved_4              : 22; /* bit[10-31]: These are the secure version of the interrupt status. If the SQ that had triggered interrupt is in secure state, the interrupt bit would be reported here */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_sqe_done_s_status_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_sqe_done_s_status_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_pre_paused_s_status_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_pre_paused_s_status_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_post_paused_s_status_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_post_paused_s_status_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_cq_full_s_status_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_cq_full_s_status_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_sq_done_s_status_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_sq_done_s_status_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_cqe_written_s_status_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_cqe_written_s_status_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_UNION
 struct description   : HWTS_L1_DEBUG_S_INTERRUPT Register structure definition
                        Address Offset:0x80608 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_s_status   : 1;  /* bit[0]   :  */
        unsigned int  l1_debug_paused_s_status : 1;  /* bit[1]   :  */
        unsigned int  reserved                 : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_l1_task_debug_s_status_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_l1_task_debug_s_status_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_l1_debug_paused_s_status_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_l1_debug_paused_s_status_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_UNION
 struct description   : HWTS_L1_ERROR_S_INTERRUPT Register structure definition
                        Address Offset:0x80610 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_s_status      : 1;  /* bit[0]   :  */
        unsigned int  l1_task_timeout_s_status    : 1;  /* bit[1]   :  */
        unsigned int  l1_task_trap_s_status       : 1;  /* bit[2]   :  */
        unsigned int  l1_sqe_error_s_status       : 1;  /* bit[3]   :  */
        unsigned int  l1_sw_status_error_s_status : 1;  /* bit[4]   :  */
        unsigned int  l1_bus_error_s_status       : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_s_status       : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_s_status   : 1;  /* bit[7]   :  */
        unsigned int  reserved                    : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_error_s_status_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_error_s_status_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_timeout_s_status_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_timeout_s_status_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_trap_s_status_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_trap_s_status_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_sqe_error_s_status_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_sqe_error_s_status_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_sw_status_error_s_status_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_sw_status_error_s_status_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_bus_error_s_status_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_bus_error_s_status_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_ecc_error_s_status_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_ecc_error_s_status_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_pool_conflict_s_status_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_pool_conflict_s_status_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_UNION
 struct description   : HWTS_L1_ERROR_S_INTERRUPT_FORCE Register structure definition
                        Address Offset:0x80650 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0               : 5;  /* bit[0-4] :  */
        unsigned int  l1_bus_error_s_force     : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_s_force     : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_s_force : 1;  /* bit[7]   :  */
        unsigned int  reserved_1               : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_l1_bus_error_s_force_START      (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_l1_bus_error_s_force_END        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_l1_ecc_error_s_force_START      (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_l1_ecc_error_s_force_END        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_l1_pool_conflict_s_force_START  (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_l1_pool_conflict_s_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_UNION
 struct description   : HWTS_L1_NORMAL_S_MASK0 Register structure definition
                        Address Offset:0x80680 Initial:0x0000030F Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_s_mask0    : 1;  /* bit[0]    :  */
        unsigned int  l1_pre_paused_s_mask0  : 1;  /* bit[1]    :  */
        unsigned int  l1_post_paused_s_mask0 : 1;  /* bit[2]    :  */
        unsigned int  l1_cq_full_s_mask0     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0             : 1;  /* bit[4]    :  */
        unsigned int  reserved_1             : 1;  /* bit[5]    :  */
        unsigned int  reserved_2             : 1;  /* bit[6]    :  */
        unsigned int  reserved_3             : 1;  /* bit[7]    :  */
        unsigned int  l1_sq_done_s_mask0     : 1;  /* bit[8]    :  */
        unsigned int  l1_cqe_written_s_mask0 : 1;  /* bit[9]    :  */
        unsigned int  reserved_4             : 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_sqe_done_s_mask0_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_sqe_done_s_mask0_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_pre_paused_s_mask0_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_pre_paused_s_mask0_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_post_paused_s_mask0_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_post_paused_s_mask0_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_cq_full_s_mask0_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_cq_full_s_mask0_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_sq_done_s_mask0_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_sq_done_s_mask0_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_cqe_written_s_mask0_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_cqe_written_s_mask0_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_UNION
 struct description   : HWTS_L1_DEBUG_S_MASK0 Register structure definition
                        Address Offset:0x80688 Initial:0x00000003 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_s_mask0   : 1;  /* bit[0]   :  */
        unsigned int  l1_debug_paused_s_mask0 : 1;  /* bit[1]   :  */
        unsigned int  reserved                : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_l1_task_debug_s_mask0_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_l1_task_debug_s_mask0_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_l1_debug_paused_s_mask0_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_l1_debug_paused_s_mask0_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_UNION
 struct description   : HWTS_L1_ERROR_S_MASK0 Register structure definition
                        Address Offset:0x80690 Initial:0x000000FF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_s_mask0      : 1;  /* bit[0]   :  */
        unsigned int  l1_task_timeout_s_mask0    : 1;  /* bit[1]   :  */
        unsigned int  l1_task_trap_s_mask0       : 1;  /* bit[2]   :  */
        unsigned int  l1_sqe_error_s_mask0       : 1;  /* bit[3]   :  */
        unsigned int  l1_sw_status_error_s_mask0 : 1;  /* bit[4]   :  */
        unsigned int  l1_bus_error_s_mask0       : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_s_mask0       : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_s_mask0   : 1;  /* bit[7]   :  */
        unsigned int  reserved                   : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_error_s_mask0_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_error_s_mask0_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_timeout_s_mask0_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_timeout_s_mask0_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_trap_s_mask0_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_trap_s_mask0_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_sqe_error_s_mask0_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_sqe_error_s_mask0_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_sw_status_error_s_mask0_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_sw_status_error_s_mask0_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_bus_error_s_mask0_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_bus_error_s_mask0_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_ecc_error_s_mask0_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_ecc_error_s_mask0_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_pool_conflict_s_mask0_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_pool_conflict_s_mask0_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_UNION
 struct description   : HWTS_L1_NORMAL_S_MASK1 Register structure definition
                        Address Offset:0x806c0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]    :  */
        unsigned int  reserved_1: 1;  /* bit[1]    :  */
        unsigned int  reserved_2: 1;  /* bit[2]    :  */
        unsigned int  reserved_3: 1;  /* bit[3]    :  */
        unsigned int  reserved_4: 1;  /* bit[4]    :  */
        unsigned int  reserved_5: 1;  /* bit[5]    :  */
        unsigned int  reserved_6: 1;  /* bit[6]    :  */
        unsigned int  reserved_7: 1;  /* bit[7]    :  */
        unsigned int  reserved_8: 1;  /* bit[8]    :  */
        unsigned int  reserved_9: 1;  /* bit[9]    :  */
        unsigned int  reserved_10: 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_UNION
 struct description   : HWTS_L1_DEBUG_S_MASK1 Register structure definition
                        Address Offset:0x806c8 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 1;  /* bit[1]   :  */
        unsigned int  reserved_2: 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_UNION
 struct description   : HWTS_L1_ERROR_S_MASK1 Register structure definition
                        Address Offset:0x806d0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 1;  /* bit[1]   :  */
        unsigned int  reserved_2: 1;  /* bit[2]   :  */
        unsigned int  reserved_3: 1;  /* bit[3]   :  */
        unsigned int  reserved_4: 1;  /* bit[4]   :  */
        unsigned int  reserved_5: 1;  /* bit[5]   :  */
        unsigned int  reserved_6: 1;  /* bit[6]   :  */
        unsigned int  reserved_7: 1;  /* bit[7]   :  */
        unsigned int  reserved_8: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_UNION
 struct description   : HWTS_L1_NORMAL_S_MASK2 Register structure definition
                        Address Offset:0x80700 Initial:0x0000030F Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_s_mask2    : 1;  /* bit[0]    :  */
        unsigned int  l1_pre_paused_s_mask2  : 1;  /* bit[1]    :  */
        unsigned int  l1_post_paused_s_mask2 : 1;  /* bit[2]    :  */
        unsigned int  l1_cq_full_s_mask2     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0             : 1;  /* bit[4]    :  */
        unsigned int  reserved_1             : 1;  /* bit[5]    :  */
        unsigned int  reserved_2             : 1;  /* bit[6]    :  */
        unsigned int  reserved_3             : 1;  /* bit[7]    :  */
        unsigned int  l1_sq_done_s_mask2     : 1;  /* bit[8]    :  */
        unsigned int  l1_cqe_written_s_mask2 : 1;  /* bit[9]    :  */
        unsigned int  reserved_4             : 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_sqe_done_s_mask2_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_sqe_done_s_mask2_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_pre_paused_s_mask2_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_pre_paused_s_mask2_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_post_paused_s_mask2_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_post_paused_s_mask2_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_cq_full_s_mask2_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_cq_full_s_mask2_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_sq_done_s_mask2_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_sq_done_s_mask2_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_cqe_written_s_mask2_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_cqe_written_s_mask2_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_UNION
 struct description   : HWTS_L1_DEBUG_S_MASK2 Register structure definition
                        Address Offset:0x80708 Initial:0x00000003 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_s_mask2   : 1;  /* bit[0]   :  */
        unsigned int  l1_debug_paused_s_mask2 : 1;  /* bit[1]   :  */
        unsigned int  reserved                : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_l1_task_debug_s_mask2_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_l1_task_debug_s_mask2_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_l1_debug_paused_s_mask2_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_l1_debug_paused_s_mask2_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_UNION
 struct description   : HWTS_L1_ERROR_S_MASK2 Register structure definition
                        Address Offset:0x80710 Initial:0x000000FF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_s_mask2      : 1;  /* bit[0]   :  */
        unsigned int  l1_task_timeout_s_mask2    : 1;  /* bit[1]   :  */
        unsigned int  l1_task_trap_s_mask2       : 1;  /* bit[2]   :  */
        unsigned int  l1_sqe_error_s_mask2       : 1;  /* bit[3]   :  */
        unsigned int  l1_sw_status_error_s_mask2 : 1;  /* bit[4]   :  */
        unsigned int  l1_bus_error_s_mask2       : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_s_mask2       : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_s_mask2   : 1;  /* bit[7]   :  */
        unsigned int  reserved                   : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_error_s_mask2_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_error_s_mask2_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_timeout_s_mask2_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_timeout_s_mask2_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_trap_s_mask2_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_trap_s_mask2_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_sqe_error_s_mask2_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_sqe_error_s_mask2_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_sw_status_error_s_mask2_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_sw_status_error_s_mask2_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_bus_error_s_mask2_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_bus_error_s_mask2_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_ecc_error_s_mask2_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_ecc_error_s_mask2_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_pool_conflict_s_mask2_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_pool_conflict_s_mask2_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_UNION
 struct description   : HWTS_L1_NORMAL_S_MASK0_SET Register structure definition
                        Address Offset:0x80780 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_s_mask0_set    : 1;  /* bit[0]    :  */
        unsigned int  l1_pre_paused_s_mask0_set  : 1;  /* bit[1]    :  */
        unsigned int  l1_post_paused_s_mask0_set : 1;  /* bit[2]    :  */
        unsigned int  l1_cq_full_s_mask0_set     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0                 : 1;  /* bit[4]    :  */
        unsigned int  reserved_1                 : 1;  /* bit[5]    :  */
        unsigned int  reserved_2                 : 1;  /* bit[6]    :  */
        unsigned int  reserved_3                 : 1;  /* bit[7]    :  */
        unsigned int  l1_sq_done_s_mask0_set     : 1;  /* bit[8]    :  */
        unsigned int  l1_cqe_written_s_mask0_set : 1;  /* bit[9]    :  */
        unsigned int  reserved_4                 : 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_sqe_done_s_mask0_set_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_sqe_done_s_mask0_set_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_pre_paused_s_mask0_set_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_pre_paused_s_mask0_set_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_post_paused_s_mask0_set_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_post_paused_s_mask0_set_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_cq_full_s_mask0_set_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_cq_full_s_mask0_set_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_sq_done_s_mask0_set_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_sq_done_s_mask0_set_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_cqe_written_s_mask0_set_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_cqe_written_s_mask0_set_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_UNION
 struct description   : HWTS_L1_DEBUG_S_MASK0_SET Register structure definition
                        Address Offset:0x80788 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_s_mask0_set   : 1;  /* bit[0]   :  */
        unsigned int  l1_debug_paused_s_mask0_set : 1;  /* bit[1]   :  */
        unsigned int  reserved                    : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_l1_task_debug_s_mask0_set_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_l1_task_debug_s_mask0_set_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_l1_debug_paused_s_mask0_set_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_l1_debug_paused_s_mask0_set_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_UNION
 struct description   : HWTS_L1_ERROR_S_MASK0_SET Register structure definition
                        Address Offset:0x80790 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_s_mask0_set      : 1;  /* bit[0]   :  */
        unsigned int  l1_task_timeout_s_mask0_set    : 1;  /* bit[1]   :  */
        unsigned int  l1_task_trap_s_mask0_set       : 1;  /* bit[2]   :  */
        unsigned int  l1_sqe_error_s_mask0_set       : 1;  /* bit[3]   :  */
        unsigned int  l1_sw_status_error_s_mask0_set : 1;  /* bit[4]   :  */
        unsigned int  l1_bus_error_s_mask0_set       : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_s_mask0_set       : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_s_mask0_set   : 1;  /* bit[7]   :  */
        unsigned int  reserved                       : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_error_s_mask0_set_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_error_s_mask0_set_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_timeout_s_mask0_set_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_timeout_s_mask0_set_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_trap_s_mask0_set_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_trap_s_mask0_set_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_sqe_error_s_mask0_set_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_sqe_error_s_mask0_set_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_sw_status_error_s_mask0_set_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_sw_status_error_s_mask0_set_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_bus_error_s_mask0_set_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_bus_error_s_mask0_set_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_ecc_error_s_mask0_set_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_ecc_error_s_mask0_set_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_pool_conflict_s_mask0_set_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_pool_conflict_s_mask0_set_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_UNION
 struct description   : HWTS_L1_NORMAL_S_MASK1_SET Register structure definition
                        Address Offset:0x807c0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]    :  */
        unsigned int  reserved_1: 1;  /* bit[1]    :  */
        unsigned int  reserved_2: 1;  /* bit[2]    :  */
        unsigned int  reserved_3: 1;  /* bit[3]    :  */
        unsigned int  reserved_4: 1;  /* bit[4]    :  */
        unsigned int  reserved_5: 1;  /* bit[5]    :  */
        unsigned int  reserved_6: 1;  /* bit[6]    :  */
        unsigned int  reserved_7: 1;  /* bit[7]    :  */
        unsigned int  reserved_8: 1;  /* bit[8]    :  */
        unsigned int  reserved_9: 1;  /* bit[9]    :  */
        unsigned int  reserved_10: 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_UNION
 struct description   : HWTS_L1_DEBUG_S_MASK1_SET Register structure definition
                        Address Offset:0x807c8 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 1;  /* bit[1]   :  */
        unsigned int  reserved_2: 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_UNION
 struct description   : HWTS_L1_ERROR_S_MASK1_SET Register structure definition
                        Address Offset:0x807d0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 1;  /* bit[1]   :  */
        unsigned int  reserved_2: 1;  /* bit[2]   :  */
        unsigned int  reserved_3: 1;  /* bit[3]   :  */
        unsigned int  reserved_4: 1;  /* bit[4]   :  */
        unsigned int  reserved_5: 1;  /* bit[5]   :  */
        unsigned int  reserved_6: 1;  /* bit[6]   :  */
        unsigned int  reserved_7: 1;  /* bit[7]   :  */
        unsigned int  reserved_8: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_UNION
 struct description   : HWTS_L1_NORMAL_S_MASK2_SET Register structure definition
                        Address Offset:0x80800 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_s_mask2_set    : 1;  /* bit[0]    :  */
        unsigned int  l1_pre_paused_s_mask2_set  : 1;  /* bit[1]    :  */
        unsigned int  l1_post_paused_s_mask2_set : 1;  /* bit[2]    :  */
        unsigned int  l1_cq_full_s_mask2_set     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0                 : 1;  /* bit[4]    :  */
        unsigned int  reserved_1                 : 1;  /* bit[5]    :  */
        unsigned int  reserved_2                 : 1;  /* bit[6]    :  */
        unsigned int  reserved_3                 : 1;  /* bit[7]    :  */
        unsigned int  l1_sq_done_s_mask2_set     : 1;  /* bit[8]    :  */
        unsigned int  l1_cqe_written_s_mask2_set : 1;  /* bit[9]    :  */
        unsigned int  reserved_4                 : 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_sqe_done_s_mask2_set_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_sqe_done_s_mask2_set_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_pre_paused_s_mask2_set_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_pre_paused_s_mask2_set_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_post_paused_s_mask2_set_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_post_paused_s_mask2_set_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_cq_full_s_mask2_set_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_cq_full_s_mask2_set_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_sq_done_s_mask2_set_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_sq_done_s_mask2_set_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_cqe_written_s_mask2_set_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_cqe_written_s_mask2_set_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_UNION
 struct description   : HWTS_L1_DEBUG_S_MASK2_SET Register structure definition
                        Address Offset:0x80808 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_s_mask2_set   : 1;  /* bit[0]   :  */
        unsigned int  l1_debug_paused_s_mask2_set : 1;  /* bit[1]   :  */
        unsigned int  reserved                    : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_l1_task_debug_s_mask2_set_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_l1_task_debug_s_mask2_set_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_l1_debug_paused_s_mask2_set_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_l1_debug_paused_s_mask2_set_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_UNION
 struct description   : HWTS_L1_ERROR_S_MASK2_SET Register structure definition
                        Address Offset:0x80810 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_s_mask2_set      : 1;  /* bit[0]   :  */
        unsigned int  l1_task_timeout_s_mask2_set    : 1;  /* bit[1]   :  */
        unsigned int  l1_task_trap_s_mask2_set       : 1;  /* bit[2]   :  */
        unsigned int  l1_sqe_error_s_mask2_set       : 1;  /* bit[3]   :  */
        unsigned int  l1_sw_status_error_s_mask2_set : 1;  /* bit[4]   :  */
        unsigned int  l1_bus_error_s_mask2_set       : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_s_mask2_set       : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_s_mask2_set   : 1;  /* bit[7]   :  */
        unsigned int  reserved                       : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_error_s_mask2_set_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_error_s_mask2_set_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_timeout_s_mask2_set_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_timeout_s_mask2_set_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_trap_s_mask2_set_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_trap_s_mask2_set_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_sqe_error_s_mask2_set_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_sqe_error_s_mask2_set_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_sw_status_error_s_mask2_set_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_sw_status_error_s_mask2_set_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_bus_error_s_mask2_set_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_bus_error_s_mask2_set_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_ecc_error_s_mask2_set_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_ecc_error_s_mask2_set_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_pool_conflict_s_mask2_set_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_pool_conflict_s_mask2_set_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_UNION
 struct description   : HWTS_L1_NORMAL_S_MASK0_CLR Register structure definition
                        Address Offset:0x80880 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_s_mask0_clr    : 1;  /* bit[0]    :  */
        unsigned int  l1_pre_paused_s_mask0_clr  : 1;  /* bit[1]    :  */
        unsigned int  l1_post_paused_s_mask0_clr : 1;  /* bit[2]    :  */
        unsigned int  l1_cq_full_s_mask0_clr     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0                 : 1;  /* bit[4]    :  */
        unsigned int  reserved_1                 : 1;  /* bit[5]    :  */
        unsigned int  reserved_2                 : 1;  /* bit[6]    :  */
        unsigned int  reserved_3                 : 1;  /* bit[7]    :  */
        unsigned int  l1_sq_done_s_mask0_clr     : 1;  /* bit[8]    :  */
        unsigned int  l1_cqe_written_s_mask0_clr : 1;  /* bit[9]    :  */
        unsigned int  reserved_4                 : 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_sqe_done_s_mask0_clr_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_sqe_done_s_mask0_clr_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_pre_paused_s_mask0_clr_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_pre_paused_s_mask0_clr_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_post_paused_s_mask0_clr_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_post_paused_s_mask0_clr_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_cq_full_s_mask0_clr_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_cq_full_s_mask0_clr_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_sq_done_s_mask0_clr_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_sq_done_s_mask0_clr_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_cqe_written_s_mask0_clr_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_cqe_written_s_mask0_clr_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_UNION
 struct description   : HWTS_L1_DEBUG_S_MASK0_CLR Register structure definition
                        Address Offset:0x80888 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_s_mask0_clr   : 1;  /* bit[0]   :  */
        unsigned int  l1_debug_paused_s_mask0_clr : 1;  /* bit[1]   :  */
        unsigned int  reserved                    : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_l1_task_debug_s_mask0_clr_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_l1_task_debug_s_mask0_clr_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_l1_debug_paused_s_mask0_clr_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_l1_debug_paused_s_mask0_clr_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_UNION
 struct description   : HWTS_L1_ERROR_S_MASK0_CLR Register structure definition
                        Address Offset:0x80890 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_s_mask0_clr      : 1;  /* bit[0]   :  */
        unsigned int  l1_task_timeout_s_mask0_clr    : 1;  /* bit[1]   :  */
        unsigned int  l1_task_trap_s_mask0_clr       : 1;  /* bit[2]   :  */
        unsigned int  l1_sqe_error_s_mask0_clr       : 1;  /* bit[3]   :  */
        unsigned int  l1_sw_status_error_s_mask0_clr : 1;  /* bit[4]   :  */
        unsigned int  l1_bus_error_s_mask0_clr       : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_s_mask0_clr       : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_s_mask0_clr   : 1;  /* bit[7]   :  */
        unsigned int  reserved                       : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_error_s_mask0_clr_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_error_s_mask0_clr_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_timeout_s_mask0_clr_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_timeout_s_mask0_clr_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_trap_s_mask0_clr_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_trap_s_mask0_clr_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_sqe_error_s_mask0_clr_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_sqe_error_s_mask0_clr_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_sw_status_error_s_mask0_clr_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_sw_status_error_s_mask0_clr_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_bus_error_s_mask0_clr_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_bus_error_s_mask0_clr_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_ecc_error_s_mask0_clr_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_ecc_error_s_mask0_clr_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_pool_conflict_s_mask0_clr_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_pool_conflict_s_mask0_clr_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_UNION
 struct description   : HWTS_L1_NORMAL_S_MASK1_CLR Register structure definition
                        Address Offset:0x808c0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]    :  */
        unsigned int  reserved_1: 1;  /* bit[1]    :  */
        unsigned int  reserved_2: 1;  /* bit[2]    :  */
        unsigned int  reserved_3: 1;  /* bit[3]    :  */
        unsigned int  reserved_4: 1;  /* bit[4]    :  */
        unsigned int  reserved_5: 1;  /* bit[5]    :  */
        unsigned int  reserved_6: 1;  /* bit[6]    :  */
        unsigned int  reserved_7: 1;  /* bit[7]    :  */
        unsigned int  reserved_8: 1;  /* bit[8]    :  */
        unsigned int  reserved_9: 1;  /* bit[9]    :  */
        unsigned int  reserved_10: 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_UNION
 struct description   : HWTS_L1_DEBUG_S_MASK1_CLR Register structure definition
                        Address Offset:0x808c8 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 1;  /* bit[1]   :  */
        unsigned int  reserved_2: 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_UNION
 struct description   : HWTS_L1_ERROR_S_MASK1_CLR Register structure definition
                        Address Offset:0x808d0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 1;  /* bit[1]   :  */
        unsigned int  reserved_2: 1;  /* bit[2]   :  */
        unsigned int  reserved_3: 1;  /* bit[3]   :  */
        unsigned int  reserved_4: 1;  /* bit[4]   :  */
        unsigned int  reserved_5: 1;  /* bit[5]   :  */
        unsigned int  reserved_6: 1;  /* bit[6]   :  */
        unsigned int  reserved_7: 1;  /* bit[7]   :  */
        unsigned int  reserved_8: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_UNION
 struct description   : HWTS_L1_NORMAL_S_MASK2_CLR Register structure definition
                        Address Offset:0x80900 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_s_mask2_clr    : 1;  /* bit[0]    :  */
        unsigned int  l1_pre_paused_s_mask2_clr  : 1;  /* bit[1]    :  */
        unsigned int  l1_post_paused_s_mask2_clr : 1;  /* bit[2]    :  */
        unsigned int  l1_cq_full_s_mask2_clr     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0                 : 1;  /* bit[4]    :  */
        unsigned int  reserved_1                 : 1;  /* bit[5]    :  */
        unsigned int  reserved_2                 : 1;  /* bit[6]    :  */
        unsigned int  reserved_3                 : 1;  /* bit[7]    :  */
        unsigned int  l1_sq_done_s_mask2_clr     : 1;  /* bit[8]    :  */
        unsigned int  l1_cqe_written_s_mask2_clr : 1;  /* bit[9]    :  */
        unsigned int  reserved_4                 : 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_sqe_done_s_mask2_clr_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_sqe_done_s_mask2_clr_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_pre_paused_s_mask2_clr_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_pre_paused_s_mask2_clr_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_post_paused_s_mask2_clr_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_post_paused_s_mask2_clr_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_cq_full_s_mask2_clr_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_cq_full_s_mask2_clr_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_sq_done_s_mask2_clr_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_sq_done_s_mask2_clr_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_cqe_written_s_mask2_clr_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_cqe_written_s_mask2_clr_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_UNION
 struct description   : HWTS_L1_DEBUG_S_MASK2_CLR Register structure definition
                        Address Offset:0x80908 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_s_mask2_clr   : 1;  /* bit[0]   :  */
        unsigned int  l1_debug_paused_s_mask2_clr : 1;  /* bit[1]   :  */
        unsigned int  reserved                    : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_l1_task_debug_s_mask2_clr_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_l1_task_debug_s_mask2_clr_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_l1_debug_paused_s_mask2_clr_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_l1_debug_paused_s_mask2_clr_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_UNION
 struct description   : HWTS_L1_ERROR_S_MASK2_CLR Register structure definition
                        Address Offset:0x80910 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_s_mask2_clr      : 1;  /* bit[0]   :  */
        unsigned int  l1_task_timeout_s_mask2_clr    : 1;  /* bit[1]   :  */
        unsigned int  l1_task_trap_s_mask2_clr       : 1;  /* bit[2]   :  */
        unsigned int  l1_sqe_error_s_mask2_clr       : 1;  /* bit[3]   :  */
        unsigned int  l1_sw_status_error_s_mask2_clr : 1;  /* bit[4]   :  */
        unsigned int  l1_bus_error_s_mask2_clr       : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_s_mask2_clr       : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_s_mask2_clr   : 1;  /* bit[7]   :  */
        unsigned int  reserved                       : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_error_s_mask2_clr_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_error_s_mask2_clr_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_timeout_s_mask2_clr_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_timeout_s_mask2_clr_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_trap_s_mask2_clr_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_trap_s_mask2_clr_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_sqe_error_s_mask2_clr_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_sqe_error_s_mask2_clr_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_sw_status_error_s_mask2_clr_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_sw_status_error_s_mask2_clr_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_bus_error_s_mask2_clr_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_bus_error_s_mask2_clr_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_ecc_error_s_mask2_clr_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_ecc_error_s_mask2_clr_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_pool_conflict_s_mask2_clr_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_pool_conflict_s_mask2_clr_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L1_NORMAL_S_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0x80980 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_s_pending0    : 1;  /* bit[0]    :  */
        unsigned int  l1_pre_paused_s_pending0  : 1;  /* bit[1]    :  */
        unsigned int  l1_post_paused_s_pending0 : 1;  /* bit[2]    :  */
        unsigned int  l1_cq_full_s_pending0     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0                : 1;  /* bit[4]    :  */
        unsigned int  reserved_1                : 1;  /* bit[5]    :  */
        unsigned int  reserved_2                : 1;  /* bit[6]    :  */
        unsigned int  reserved_3                : 1;  /* bit[7]    :  */
        unsigned int  l1_sq_done_s_pending0     : 1;  /* bit[8]    :  */
        unsigned int  l1_cqe_written_s_pending0 : 1;  /* bit[9]    :  */
        unsigned int  reserved_4                : 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_sqe_done_s_pending0_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_sqe_done_s_pending0_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_pre_paused_s_pending0_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_pre_paused_s_pending0_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_post_paused_s_pending0_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_post_paused_s_pending0_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_cq_full_s_pending0_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_cq_full_s_pending0_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_sq_done_s_pending0_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_sq_done_s_pending0_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_cqe_written_s_pending0_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_cqe_written_s_pending0_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L1_DEBUG_S_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0x80988 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_s_pending0   : 1;  /* bit[0]   :  */
        unsigned int  l1_debug_paused_s_pending0 : 1;  /* bit[1]   :  */
        unsigned int  reserved                   : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_l1_task_debug_s_pending0_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_l1_task_debug_s_pending0_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_l1_debug_paused_s_pending0_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_l1_debug_paused_s_pending0_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L1_ERROR_S_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0x80990 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_s_pending0      : 1;  /* bit[0]   :  */
        unsigned int  l1_task_timeout_s_pending0    : 1;  /* bit[1]   :  */
        unsigned int  l1_task_trap_s_pending0       : 1;  /* bit[2]   :  */
        unsigned int  l1_sqe_error_s_pending0       : 1;  /* bit[3]   :  */
        unsigned int  l1_sw_status_error_s_pending0 : 1;  /* bit[4]   :  */
        unsigned int  l1_bus_error_s_pending0       : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_s_pending0       : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_s_pending0   : 1;  /* bit[7]   :  */
        unsigned int  reserved                      : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_error_s_pending0_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_error_s_pending0_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_timeout_s_pending0_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_timeout_s_pending0_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_trap_s_pending0_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_trap_s_pending0_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_sqe_error_s_pending0_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_sqe_error_s_pending0_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_sw_status_error_s_pending0_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_sw_status_error_s_pending0_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_bus_error_s_pending0_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_bus_error_s_pending0_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_ecc_error_s_pending0_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_ecc_error_s_pending0_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_pool_conflict_s_pending0_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_pool_conflict_s_pending0_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L1_NORMAL_S_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0x809c0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]    :  */
        unsigned int  reserved_1: 1;  /* bit[1]    :  */
        unsigned int  reserved_2: 1;  /* bit[2]    :  */
        unsigned int  reserved_3: 1;  /* bit[3]    :  */
        unsigned int  reserved_4: 1;  /* bit[4]    :  */
        unsigned int  reserved_5: 1;  /* bit[5]    :  */
        unsigned int  reserved_6: 1;  /* bit[6]    :  */
        unsigned int  reserved_7: 1;  /* bit[7]    :  */
        unsigned int  reserved_8: 1;  /* bit[8]    :  */
        unsigned int  reserved_9: 1;  /* bit[9]    :  */
        unsigned int  reserved_10: 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L1_DEBUG_S_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0x809c8 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 1;  /* bit[1]   :  */
        unsigned int  reserved_2: 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L1_ERROR_S_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0x809d0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 1;  /* bit[1]   :  */
        unsigned int  reserved_2: 1;  /* bit[2]   :  */
        unsigned int  reserved_3: 1;  /* bit[3]   :  */
        unsigned int  reserved_4: 1;  /* bit[4]   :  */
        unsigned int  reserved_5: 1;  /* bit[5]   :  */
        unsigned int  reserved_6: 1;  /* bit[6]   :  */
        unsigned int  reserved_7: 1;  /* bit[7]   :  */
        unsigned int  reserved_8: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L1_NORMAL_S_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0x80a00 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_s_pending2    : 1;  /* bit[0]    :  */
        unsigned int  l1_pre_paused_s_pending2  : 1;  /* bit[1]    :  */
        unsigned int  l1_post_paused_s_pending2 : 1;  /* bit[2]    :  */
        unsigned int  l1_cq_full_s_pending2     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0                : 1;  /* bit[4]    :  */
        unsigned int  reserved_1                : 1;  /* bit[5]    :  */
        unsigned int  reserved_2                : 1;  /* bit[6]    :  */
        unsigned int  reserved_3                : 1;  /* bit[7]    :  */
        unsigned int  l1_sq_done_s_pending2     : 1;  /* bit[8]    :  */
        unsigned int  l1_cqe_written_s_pending2 : 1;  /* bit[9]    :  */
        unsigned int  reserved_4                : 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_sqe_done_s_pending2_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_sqe_done_s_pending2_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_pre_paused_s_pending2_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_pre_paused_s_pending2_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_post_paused_s_pending2_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_post_paused_s_pending2_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_cq_full_s_pending2_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_cq_full_s_pending2_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_sq_done_s_pending2_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_sq_done_s_pending2_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_cqe_written_s_pending2_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_cqe_written_s_pending2_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L1_DEBUG_S_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0x80a08 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_s_pending2   : 1;  /* bit[0]   :  */
        unsigned int  l1_debug_paused_s_pending2 : 1;  /* bit[1]   :  */
        unsigned int  reserved                   : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_l1_task_debug_s_pending2_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_l1_task_debug_s_pending2_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_l1_debug_paused_s_pending2_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_l1_debug_paused_s_pending2_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L1_ERROR_S_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0x80a10 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_s_pending2      : 1;  /* bit[0]   :  */
        unsigned int  l1_task_timeout_s_pending2    : 1;  /* bit[1]   :  */
        unsigned int  l1_task_trap_s_pending2       : 1;  /* bit[2]   :  */
        unsigned int  l1_sqe_error_s_pending2       : 1;  /* bit[3]   :  */
        unsigned int  l1_sw_status_error_s_pending2 : 1;  /* bit[4]   :  */
        unsigned int  l1_bus_error_s_pending2       : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_s_pending2       : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_s_pending2   : 1;  /* bit[7]   :  */
        unsigned int  reserved                      : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_error_s_pending2_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_error_s_pending2_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_timeout_s_pending2_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_timeout_s_pending2_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_trap_s_pending2_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_trap_s_pending2_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_sqe_error_s_pending2_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_sqe_error_s_pending2_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_sw_status_error_s_pending2_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_sw_status_error_s_pending2_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_bus_error_s_pending2_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_bus_error_s_pending2_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_ecc_error_s_pending2_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_ecc_error_s_pending2_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_pool_conflict_s_pending2_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_pool_conflict_s_pending2_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT Register structure definition
                        Address Offset:0x81000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sqe_done_s_status : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_l2_sqe_done_s_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_l2_sqe_done_s_status_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT Register structure definition
                        Address Offset:0x81080+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_pre_paused_s_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved               : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_l2_pre_paused_s_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_l2_pre_paused_s_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT Register structure definition
                        Address Offset:0x81100+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_post_paused_s_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved                : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_l2_post_paused_s_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_l2_post_paused_s_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT Register structure definition
                        Address Offset:0x81180+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_cq_full_s_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved            : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_l2_cq_full_s_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_l2_cq_full_s_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT Register structure definition
                        Address Offset:0x81480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sq_done_s_status : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_l2_sq_done_s_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_l2_sq_done_s_status_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT Register structure definition
                        Address Offset:0x81500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_cqe_written_s_status : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_l2_cqe_written_s_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_l2_cqe_written_s_status_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_UNION
 struct description   : HWTS_L2_TASK_DEBUG_S_INTERRUPT Register structure definition
                        Address Offset:0x81800+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_debug_s_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved               : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_l2_task_debug_s_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_l2_task_debug_s_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_S_INTERRUPT Register structure definition
                        Address Offset:0x81880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_debug_paused_s_status : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_l2_debug_paused_s_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_l2_debug_paused_s_status_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_UNION
 struct description   : HWTS_L2_TASK_ERROR_S_INTERRUPT Register structure definition
                        Address Offset:0x81c00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_error_s_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved               : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_l2_task_error_s_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_l2_task_error_s_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_S_INTERRUPT Register structure definition
                        Address Offset:0x81c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_timeout_s_status : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_l2_task_timeout_s_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_l2_task_timeout_s_status_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_UNION
 struct description   : HWTS_L2_TASK_TRAP_S_INTERRUPT Register structure definition
                        Address Offset:0x81d00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_trap_s_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved              : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_l2_task_trap_s_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_l2_task_trap_s_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_UNION
 struct description   : HWTS_L2_SQE_ERROR_S_INTERRUPT Register structure definition
                        Address Offset:0x81d80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sqe_error_s_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved              : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_l2_sqe_error_s_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_l2_sqe_error_s_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT Register structure definition
                        Address Offset:0x81e00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sw_status_error_s_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved                    : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_l2_sw_status_error_s_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_l2_sw_status_error_s_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_S_FORCE Register structure definition
                        Address Offset:0x82000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sqe_done_s_force : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_l2_sqe_done_s_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_l2_sqe_done_s_force_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE Register structure definition
                        Address Offset:0x82080+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_pre_paused_s_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved              : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_l2_pre_paused_s_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_l2_pre_paused_s_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_S_FORCE Register structure definition
                        Address Offset:0x82100+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_post_paused_s_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved               : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_l2_post_paused_s_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_l2_post_paused_s_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_S_FORCE Register structure definition
                        Address Offset:0x82180+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_cq_full_s_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved           : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_l2_cq_full_s_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_l2_cq_full_s_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_S_FORCE Register structure definition
                        Address Offset:0x82480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sq_done_s_force : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_l2_sq_done_s_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_l2_sq_done_s_force_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE Register structure definition
                        Address Offset:0x82500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_cqe_written_s_force : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_l2_cqe_written_s_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_l2_cqe_written_s_force_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_UNION
 struct description   : HWTS_L2_TASK_DEBUG_S_FORCE Register structure definition
                        Address Offset:0x82800+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_debug_s_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved              : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_l2_task_debug_s_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_l2_task_debug_s_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_S_FORCE Register structure definition
                        Address Offset:0x82880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_debug_paused_s_force : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_l2_debug_paused_s_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_l2_debug_paused_s_force_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_UNION
 struct description   : HWTS_L2_TASK_ERROR_S_FORCE Register structure definition
                        Address Offset:0x82c00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_error_s_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved              : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_l2_task_error_s_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_l2_task_error_s_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_S_FORCE Register structure definition
                        Address Offset:0x82c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_timeout_s_force : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_l2_task_timeout_s_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_l2_task_timeout_s_force_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_UNION
 struct description   : HWTS_L2_TASK_TRAP_S_FORCE Register structure definition
                        Address Offset:0x82d00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_trap_s_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved             : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_l2_task_trap_s_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_l2_task_trap_s_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_UNION
 struct description   : HWTS_L2_SQE_ERROR_S_FORCE Register structure definition
                        Address Offset:0x82d80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sqe_error_s_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved             : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_l2_sqe_error_s_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_l2_sqe_error_s_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_S_FORCE Register structure definition
                        Address Offset:0x82e00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sw_status_error_s_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved                   : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_l2_sw_status_error_s_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_l2_sw_status_error_s_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_S_MASK0 Register structure definition
                        Address Offset:0x83000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0 Register structure definition
                        Address Offset:0x83080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_S_MASK0 Register structure definition
                        Address Offset:0x83100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_S_MASK0 Register structure definition
                        Address Offset:0x83180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_S_MASK0 Register structure definition
                        Address Offset:0x83480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0 Register structure definition
                        Address Offset:0x83500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_UNION
 struct description   : HWTS_L2_TASK_DEBUG_S_MASK0 Register structure definition
                        Address Offset:0x83800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_S_MASK0 Register structure definition
                        Address Offset:0x83880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_UNION
 struct description   : HWTS_L2_TASK_ERROR_S_MASK0 Register structure definition
                        Address Offset:0x83c00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_S_MASK0 Register structure definition
                        Address Offset:0x83c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_UNION
 struct description   : HWTS_L2_TASK_TRAP_S_MASK0 Register structure definition
                        Address Offset:0x83d00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_UNION
 struct description   : HWTS_L2_SQE_ERROR_S_MASK0 Register structure definition
                        Address Offset:0x83d80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_S_MASK0 Register structure definition
                        Address Offset:0x83e00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_S_MASK1 Register structure definition
                        Address Offset:0x84000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1 Register structure definition
                        Address Offset:0x84080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_S_MASK1 Register structure definition
                        Address Offset:0x84100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_S_MASK1 Register structure definition
                        Address Offset:0x84180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_S_MASK1 Register structure definition
                        Address Offset:0x84480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1 Register structure definition
                        Address Offset:0x84500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_UNION
 struct description   : HWTS_L2_TASK_DEBUG_S_MASK1 Register structure definition
                        Address Offset:0x84800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_S_MASK1 Register structure definition
                        Address Offset:0x84880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_UNION
 struct description   : HWTS_L2_TASK_ERROR_S_MASK1 Register structure definition
                        Address Offset:0x84c00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_S_MASK1 Register structure definition
                        Address Offset:0x84c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_UNION
 struct description   : HWTS_L2_TASK_TRAP_S_MASK1 Register structure definition
                        Address Offset:0x84d00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_UNION
 struct description   : HWTS_L2_SQE_ERROR_S_MASK1 Register structure definition
                        Address Offset:0x84d80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_S_MASK1 Register structure definition
                        Address Offset:0x84e00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_S_MASK2 Register structure definition
                        Address Offset:0x85000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2 Register structure definition
                        Address Offset:0x85080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_S_MASK2 Register structure definition
                        Address Offset:0x85100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_S_MASK2 Register structure definition
                        Address Offset:0x85180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_S_MASK2 Register structure definition
                        Address Offset:0x85480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2 Register structure definition
                        Address Offset:0x85500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_UNION
 struct description   : HWTS_L2_TASK_DEBUG_S_MASK2 Register structure definition
                        Address Offset:0x85800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_S_MASK2 Register structure definition
                        Address Offset:0x85880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_UNION
 struct description   : HWTS_L2_TASK_ERROR_S_MASK2 Register structure definition
                        Address Offset:0x85c00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_S_MASK2 Register structure definition
                        Address Offset:0x85c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_UNION
 struct description   : HWTS_L2_TASK_TRAP_S_MASK2 Register structure definition
                        Address Offset:0x85d00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_UNION
 struct description   : HWTS_L2_SQE_ERROR_S_MASK2 Register structure definition
                        Address Offset:0x85d80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_S_MASK2 Register structure definition
                        Address Offset:0x85e00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_SET_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_S_MASK0_SET Register structure definition
                        Address Offset:0x86000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_SET_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_SET Register structure definition
                        Address Offset:0x86080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_SET_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_SET Register structure definition
                        Address Offset:0x86100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_SET_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_S_MASK0_SET Register structure definition
                        Address Offset:0x86180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_SET_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_S_MASK0_SET Register structure definition
                        Address Offset:0x86480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_SET_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_SET Register structure definition
                        Address Offset:0x86500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_SET_UNION
 struct description   : HWTS_L2_TASK_DEBUG_S_MASK0_SET Register structure definition
                        Address Offset:0x86800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_SET_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_S_MASK0_SET Register structure definition
                        Address Offset:0x86880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_SET_UNION
 struct description   : HWTS_L2_TASK_ERROR_S_MASK0_SET Register structure definition
                        Address Offset:0x86c00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_SET_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_S_MASK0_SET Register structure definition
                        Address Offset:0x86c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_SET_UNION
 struct description   : HWTS_L2_TASK_TRAP_S_MASK0_SET Register structure definition
                        Address Offset:0x86d00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_SET_UNION
 struct description   : HWTS_L2_SQE_ERROR_S_MASK0_SET Register structure definition
                        Address Offset:0x86d80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_SET_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_S_MASK0_SET Register structure definition
                        Address Offset:0x86e00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_SET_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_S_MASK1_SET Register structure definition
                        Address Offset:0x87000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_SET_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_SET Register structure definition
                        Address Offset:0x87080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_SET_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_SET Register structure definition
                        Address Offset:0x87100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_SET_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_S_MASK1_SET Register structure definition
                        Address Offset:0x87180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_SET_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_S_MASK1_SET Register structure definition
                        Address Offset:0x87480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_SET_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_SET Register structure definition
                        Address Offset:0x87500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_SET_UNION
 struct description   : HWTS_L2_TASK_DEBUG_S_MASK1_SET Register structure definition
                        Address Offset:0x87800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_SET_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_S_MASK1_SET Register structure definition
                        Address Offset:0x87880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_SET_UNION
 struct description   : HWTS_L2_TASK_ERROR_S_MASK1_SET Register structure definition
                        Address Offset:0x87c00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_SET_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_S_MASK1_SET Register structure definition
                        Address Offset:0x87c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_SET_UNION
 struct description   : HWTS_L2_TASK_TRAP_S_MASK1_SET Register structure definition
                        Address Offset:0x87d00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_SET_UNION
 struct description   : HWTS_L2_SQE_ERROR_S_MASK1_SET Register structure definition
                        Address Offset:0x87d80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_SET_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_S_MASK1_SET Register structure definition
                        Address Offset:0x87e00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_SET_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_S_MASK2_SET Register structure definition
                        Address Offset:0x88000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_SET_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_SET Register structure definition
                        Address Offset:0x88080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_SET_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_SET Register structure definition
                        Address Offset:0x88100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_SET_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_S_MASK2_SET Register structure definition
                        Address Offset:0x88180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_SET_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_S_MASK2_SET Register structure definition
                        Address Offset:0x88480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_SET_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_SET Register structure definition
                        Address Offset:0x88500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_SET_UNION
 struct description   : HWTS_L2_TASK_DEBUG_S_MASK2_SET Register structure definition
                        Address Offset:0x88800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_SET_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_S_MASK2_SET Register structure definition
                        Address Offset:0x88880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_SET_UNION
 struct description   : HWTS_L2_TASK_ERROR_S_MASK2_SET Register structure definition
                        Address Offset:0x88c00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_SET_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_S_MASK2_SET Register structure definition
                        Address Offset:0x88c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_SET_UNION
 struct description   : HWTS_L2_TASK_TRAP_S_MASK2_SET Register structure definition
                        Address Offset:0x88d00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_SET_UNION
 struct description   : HWTS_L2_SQE_ERROR_S_MASK2_SET Register structure definition
                        Address Offset:0x88d80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_SET_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_S_MASK2_SET Register structure definition
                        Address Offset:0x88e00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_CLR_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_S_MASK0_CLR Register structure definition
                        Address Offset:0x89000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_CLR_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_CLR Register structure definition
                        Address Offset:0x89080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_CLR_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_CLR Register structure definition
                        Address Offset:0x89100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_CLR_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_S_MASK0_CLR Register structure definition
                        Address Offset:0x89180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_CLR_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_S_MASK0_CLR Register structure definition
                        Address Offset:0x89480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_CLR_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_CLR Register structure definition
                        Address Offset:0x89500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_CLR_UNION
 struct description   : HWTS_L2_TASK_DEBUG_S_MASK0_CLR Register structure definition
                        Address Offset:0x89800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_CLR_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_S_MASK0_CLR Register structure definition
                        Address Offset:0x89880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_CLR_UNION
 struct description   : HWTS_L2_TASK_ERROR_S_MASK0_CLR Register structure definition
                        Address Offset:0x89c00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_CLR_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_S_MASK0_CLR Register structure definition
                        Address Offset:0x89c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_CLR_UNION
 struct description   : HWTS_L2_TASK_TRAP_S_MASK0_CLR Register structure definition
                        Address Offset:0x89d00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_CLR_UNION
 struct description   : HWTS_L2_SQE_ERROR_S_MASK0_CLR Register structure definition
                        Address Offset:0x89d80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_CLR_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_S_MASK0_CLR Register structure definition
                        Address Offset:0x89e00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_CLR_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_S_MASK1_CLR Register structure definition
                        Address Offset:0x8a000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_CLR_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_CLR Register structure definition
                        Address Offset:0x8a080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_CLR_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_CLR Register structure definition
                        Address Offset:0x8a100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_CLR_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_S_MASK1_CLR Register structure definition
                        Address Offset:0x8a180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_CLR_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_S_MASK1_CLR Register structure definition
                        Address Offset:0x8a480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_CLR_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_CLR Register structure definition
                        Address Offset:0x8a500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_CLR_UNION
 struct description   : HWTS_L2_TASK_DEBUG_S_MASK1_CLR Register structure definition
                        Address Offset:0x8a800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_CLR_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_S_MASK1_CLR Register structure definition
                        Address Offset:0x8a880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_CLR_UNION
 struct description   : HWTS_L2_TASK_ERROR_S_MASK1_CLR Register structure definition
                        Address Offset:0x8ac00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_CLR_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_S_MASK1_CLR Register structure definition
                        Address Offset:0x8ac80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_CLR_UNION
 struct description   : HWTS_L2_TASK_TRAP_S_MASK1_CLR Register structure definition
                        Address Offset:0x8ad00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_CLR_UNION
 struct description   : HWTS_L2_SQE_ERROR_S_MASK1_CLR Register structure definition
                        Address Offset:0x8ad80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_CLR_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_S_MASK1_CLR Register structure definition
                        Address Offset:0x8ae00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_CLR_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_S_MASK2_CLR Register structure definition
                        Address Offset:0x8b000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_CLR_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_CLR Register structure definition
                        Address Offset:0x8b080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_CLR_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_CLR Register structure definition
                        Address Offset:0x8b100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_CLR_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_S_MASK2_CLR Register structure definition
                        Address Offset:0x8b180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_CLR_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_S_MASK2_CLR Register structure definition
                        Address Offset:0x8b480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_CLR_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_CLR Register structure definition
                        Address Offset:0x8b500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_CLR_UNION
 struct description   : HWTS_L2_TASK_DEBUG_S_MASK2_CLR Register structure definition
                        Address Offset:0x8b800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_CLR_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_S_MASK2_CLR Register structure definition
                        Address Offset:0x8b880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_CLR_UNION
 struct description   : HWTS_L2_TASK_ERROR_S_MASK2_CLR Register structure definition
                        Address Offset:0x8bc00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_CLR_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_S_MASK2_CLR Register structure definition
                        Address Offset:0x8bc80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_CLR_UNION
 struct description   : HWTS_L2_TASK_TRAP_S_MASK2_CLR Register structure definition
                        Address Offset:0x8bd00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_CLR_UNION
 struct description   : HWTS_L2_SQE_ERROR_S_MASK2_CLR Register structure definition
                        Address Offset:0x8bd80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_CLR_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_S_MASK2_CLR Register structure definition
                        Address Offset:0x8be00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0x8c000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sqe_done_s_pending0 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_l2_sqe_done_s_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_l2_sqe_done_s_pending0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0x8c080+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_pre_paused_s_pending0 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                 : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_l2_pre_paused_s_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_l2_pre_paused_s_pending0_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0x8c100+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_post_paused_s_pending0 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                  : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_l2_post_paused_s_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_l2_post_paused_s_pending0_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0x8c180+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_cq_full_s_pending0 : 8;  /* bit[0-7] :  */
        unsigned int  reserved              : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_l2_cq_full_s_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_l2_cq_full_s_pending0_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0x8c480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sq_done_s_pending0 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_l2_sq_done_s_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_l2_sq_done_s_pending0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0x8c500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_cqe_written_s_pending0 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_l2_cqe_written_s_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_l2_cqe_written_s_pending0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0x8c800+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_debug_s_pending0 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                 : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_l2_task_debug_s_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_l2_task_debug_s_pending0_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0x8c880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_debug_paused_s_pending0 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_l2_debug_paused_s_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_l2_debug_paused_s_pending0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0x8cc00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_error_s_pending0 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                 : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_l2_task_error_s_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_l2_task_error_s_pending0_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0x8cc80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_timeout_s_pending0 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_l2_task_timeout_s_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_l2_task_timeout_s_pending0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0x8cd00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_trap_s_pending0 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_l2_task_trap_s_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_l2_task_trap_s_pending0_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0x8cd80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sqe_error_s_pending0 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_l2_sqe_error_s_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_l2_sqe_error_s_pending0_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0x8ce00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sw_status_error_s_pending0 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                      : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_l2_sw_status_error_s_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_l2_sw_status_error_s_pending0_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0x8d000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0x8d080+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0x8d100+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0x8d180+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0x8d480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0x8d500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0x8d800+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0x8d880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0x8dc00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0x8dc80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0x8dd00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0x8dd80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0x8de00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0x8e000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sqe_done_s_pending2 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_l2_sqe_done_s_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_l2_sqe_done_s_pending2_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0x8e080+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_pre_paused_s_pending2 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                 : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_l2_pre_paused_s_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_l2_pre_paused_s_pending2_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0x8e100+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_post_paused_s_pending2 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                  : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_l2_post_paused_s_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_l2_post_paused_s_pending2_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0x8e180+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_cq_full_s_pending2 : 8;  /* bit[0-7] :  */
        unsigned int  reserved              : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_l2_cq_full_s_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_l2_cq_full_s_pending2_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0x8e480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sq_done_s_pending2 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_l2_sq_done_s_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_l2_sq_done_s_pending2_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0x8e500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_cqe_written_s_pending2 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_l2_cqe_written_s_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_l2_cqe_written_s_pending2_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0x8e800+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_debug_s_pending2 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                 : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_l2_task_debug_s_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_l2_task_debug_s_pending2_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0x8e880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_debug_paused_s_pending2 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_l2_debug_paused_s_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_l2_debug_paused_s_pending2_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0x8ec00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_error_s_pending2 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                 : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_l2_task_error_s_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_l2_task_error_s_pending2_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0x8ec80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_timeout_s_pending2 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_l2_task_timeout_s_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_l2_task_timeout_s_pending2_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0x8ed00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_trap_s_pending2 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_l2_task_trap_s_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_l2_task_trap_s_pending2_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0x8ed80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sqe_error_s_pending2 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_l2_sqe_error_s_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_l2_sqe_error_s_pending2_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0x8ee00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sw_status_error_s_pending2 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                      : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_l2_sw_status_error_s_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_l2_sw_status_error_s_pending2_END    (7)




/****************************************************************************
                     (12/14) hwts_int_reg1
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_UNION
 struct description   : HWTS_L1_NORMAL_NS_INTERRUPT Register structure definition
                        Address Offset:0xc0600 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_ns_status    : 1;  /* bit[0]    : in bypass mode, this would be flagged whenever AI core reports done interrupt, while in the case of non bypass mode, this would be flagged whenever a SQE had finished, and the SQE had IE bit set (== 1)
                                                                    *** please note, this would not block SQ *** */
        unsigned int  l1_pre_paused_ns_status  : 1;  /* bit[1]    : when a SQE is executed, and before any blocks of the corresponding task is being issued, and SQE.pre_p bit was set, main fsm would go into a pre_p wait state, to wait for the task_resume pulse above is issued to continue from going into the next state */
        unsigned int  l1_post_paused_ns_status : 1;  /* bit[2]    : when a SQE is executed and all of the blocks have completed, before pctrace and profile counters have been read out and written to their corresponding buffers, and before writing out the CQE to the corresponding CQ, and the SQE.post_p bit was set, main fsm would go into a post_p wait state, to wait for the task_resume pulse above is issued to continue to go to the destinated next state
                                                                    Note this would block SQ */
        unsigned int  l1_cq_full_ns_status     : 1;  /* bit[3]    : when a SQ is picked, while the corresponding SQ's CQ was full, the main state machine would be stopped (until user issues a task_resume pulse above) and this status bit would be set to 1 to indicate this event
                                                                    ** please note, user should always update the cq_head or otherwise the main fsm would go back into the cq_full wait state */
        unsigned int  reserved_0               : 1;  /* bit[4]    : when task_pause pulse is issued above and the conditions described above was met, this status bit would be set to 1 */
        unsigned int  reserved_1               : 1;  /* bit[5]    : SQ executes a record_event, and the event table's pending bit == 1
                                                                    **** 1951 only ****
                                                                    *** please note this would not block SQ *** */
        unsigned int  reserved_2               : 1;  /* bit[6]    : L2 buffer needed to be swapped back in
                                                                    **** baltimore only **** */
        unsigned int  reserved_3               : 1;  /* bit[7]    : L2 buffer needed to be swapped out. Triggered to the SQ that currently owns the L2 buffer, that the SQ to be swapped out
                                                                    **** baltimore only **** */
        unsigned int  l1_sq_done_ns_status     : 1;  /* bit[8]    : Whenever SQE has completed and SQ_head is updated, and SQ_head == SQ_tail (i.e. SQ is empty), this interrupt would be reported.
                                                                    *** please note this would not block SQ *** */
        unsigned int  l1_cqe_written_ns_status : 1;  /* bit[9]    : If SQ.ban_cqe_write == 1'b0 && (SQE.wr_cqe == 1'b1 || SQE has finished with an error condition, while the corresponding error was masked)
                                                                    *** please note this would not block SQ *** */
        unsigned int  reserved_4               : 22; /* bit[10-31]: These registers with _INTERRUPT suffix represents it was the raw interrupt status, before any mask is applied to them */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_sqe_done_ns_status_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_sqe_done_ns_status_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_pre_paused_ns_status_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_pre_paused_ns_status_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_post_paused_ns_status_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_post_paused_ns_status_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_cq_full_ns_status_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_cq_full_ns_status_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_sq_done_ns_status_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_sq_done_ns_status_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_cqe_written_ns_status_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_cqe_written_ns_status_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_UNION
 struct description   : HWTS_L1_DEBUG_NS_INTERRUPT Register structure definition
                        Address Offset:0xc0608 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_ns_status   : 1;  /* bit[0]   : debug was reported from AIC/AICPU/VEC down below, reported immediately in bypass mode, while would be delayed after main_fsm had completed all necessary handling */
        unsigned int  l1_debug_paused_ns_status : 1;  /* bit[1]   : when debug_pause pulse was being issued above, and the conditions in the debug_pause interrupt above is fulfilled, the status would be set to 1 */
        unsigned int  reserved                  : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_l1_task_debug_ns_status_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_l1_task_debug_ns_status_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_l1_debug_paused_ns_status_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_l1_debug_paused_ns_status_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_UNION
 struct description   : HWTS_L1_ERROR_NS_INTERRUPT Register structure definition
                        Address Offset:0xc0610 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_ns_status      : 1;  /* bit[0]   : error was reported from AIC/AICPU/VEC/SDMA tasks, would be reported immediately in bypass mode, while would be delayed after main_fsm had completed all necessary handling (e.g. writing CQ).
                                                                       There's a special case that if the CQ write also triggers an AXI bus error, then both bits would be set high */
        unsigned int  l1_task_timeout_ns_status    : 1;  /* bit[1]   : When a SQ is activated, an internal counter would start counting. The counter would be stopped whenever the AIC/AICPU/VEC issues an exception / debug, or during the pre_p / post_p wait, or the active SQ has been changed to another SQ due to the sq_priority setting. The internal counter should be cleared whenever a task has been finished completely (including the corresponding CQE entry had been written out). If the active SQ's counter value is larger than the corresponding task type's task timeout threshold value's setting, this bit would be set to 1 to indicate this event, and main fsm would be held in the exception state until the exception handled pulse is issued by user, and the main FSM would be sent back to idle state
                                                                       This bit would be used to report *** ALLL *** timeout, i.e. AIC/AICPU/VEC/SDMA/NOTIY_WAIT that could trigger timeout. FW would need to further check SQCQ FSM to  */
        unsigned int  l1_task_trap_ns_status       : 1;  /* bit[2]   : trap was reported from AIC/AICPU/VEC, would be reported immediately in bypass mode, while would be delayed after main_fsm had completed all necessary handling (e.g. writing CQ). */
        unsigned int  l1_sqe_error_ns_status       : 1;  /* bit[3]   : When a certain SQCQ FSM had received a header with unexpected format (refer to FS for SQE error conditions). Once the error condition is triggered, HWTS would pause the respective SQ, finishes all outstanding AXI transections, and finally writes to this bit to indicate this error had happened */
        unsigned int  l1_sw_status_error_ns_status : 1;  /* bit[4]   : When task is resumed and the corresponding sw_status is != 0, the SQE would be considered as finished with error, after CQE is optionally written */
        unsigned int  l1_bus_error_ns_status       : 1;  /* bit[5]   : When certain SQ fsm read/write to axi bus through the axi bus master and got an error(either slv_err, dec_err or poison), HWTS would stop **ALL** SQ_CQ_FSM, and wait for all outstnading AXI transections to report, before setting this status bit to 1. For further error reason, can refer to the DFX_BUS_ERR register in 0x208. */
        unsigned int  l1_ecc_error_ns_status       : 1;  /* bit[6]   : When prefetch_fsm / profile FSM reads out data from the ECC protected SRAM buffers, and a 2bit ecc error had occured, **ALL** SQCQ FSM would be stopped, waiting for any outstanding AXI transections to finish, and this bit would be set to 1 */
        unsigned int  l1_pool_conflict_ns_status   : 1;  /* bit[7]   : There were 4 pools for each SDMA channels / AIC / AICPU / Vector core resources. Users could regroup resources between groups, however if programmers had made a mistake, that the same core to 2 separate groups, error would be reported through this register, and stop **ALL** SQ_CQ_FSM */
        unsigned int  reserved                     : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_error_ns_status_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_error_ns_status_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_timeout_ns_status_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_timeout_ns_status_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_trap_ns_status_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_trap_ns_status_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_sqe_error_ns_status_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_sqe_error_ns_status_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_sw_status_error_ns_status_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_sw_status_error_ns_status_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_bus_error_ns_status_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_bus_error_ns_status_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_ecc_error_ns_status_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_ecc_error_ns_status_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_pool_conflict_ns_status_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_pool_conflict_ns_status_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_UNION
 struct description   : HWTS_L1_DFX_INTERRUPT Register structure definition
                        Address Offset:0xc0618 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_profile_almost_full_status : 1;  /* bit[0]   : the behavior is similiar to the hwts_log_almost_full above, the difference was the related setting register was profile_{wr,rd}_ptr, profile_buf_size and profile_af_threshold */
        unsigned int  reserved_0                    : 1;  /* bit[1]   : the behavior is similiar to the hwts_log_almost_full above, the difference was the related setting register was pct_{wr,rd}_ptr, pct_buf_size and pct_af_threshold */
        unsigned int  l1_log_almost_full_status     : 1;  /* bit[2]   : when main fsm is writing out a log entry, and the log buffer size was larger than the log buffer almost full threshold, i.e. (log_wr_ptr - log_rd_ptr) % log_buf_len > log_af_threshold, main fsm would generate a pulse to indicate this event and held by this register bit.

                                                                        Note
                                                                        1) main fsm would not pause the state machine even if the above condition is fulfilled. Even if log_wr_ptr catches up to log_rd_ptr, data would simply be overwritten in the log buffer.
                                                                        2) main fsm would continously issue this interrupt whenever it tries to write an log entry and the above condition is fulfilled. Therefore host processor should not just clear this bit without actually reading out the data but not updating the log_rd_ptr. Also one should always clear this status bit before updating the log_rd_ptr */
        unsigned int  reserved_1                    : 29; /* bit[3-31]: Please note, DFX buffer almost full and virtualization group timeout interrupt do not distinguish whether SQ is secure or not */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_l1_profile_almost_full_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_l1_profile_almost_full_status_END    (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_l1_log_almost_full_status_START      (2)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_l1_log_almost_full_status_END        (2)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_UNION
 struct description   : HWTS_L1_ERROR_NS_INTERRUPT_FORCE Register structure definition
                        Address Offset:0xc0650 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0                : 5;  /* bit[0-4] :  */
        unsigned int  l1_bus_error_ns_force     : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_ns_force     : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_ns_force : 1;  /* bit[7]   :  */
        unsigned int  reserved_1                : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_l1_bus_error_ns_force_START      (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_l1_bus_error_ns_force_END        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_l1_ecc_error_ns_force_START      (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_l1_ecc_error_ns_force_END        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_l1_pool_conflict_ns_force_START  (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_l1_pool_conflict_ns_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_UNION
 struct description   : HWTS_L1_DFX_INTERRUPT_FORCE Register structure definition
                        Address Offset:0xc0658 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 1;  /* bit[1]   :  */
        unsigned int  reserved_2: 1;  /* bit[2]   :  */
        unsigned int  reserved_3: 29; /* bit[3-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_UNION
 struct description   : HWTS_L1_NORMAL_NS_MASK0 Register structure definition
                        Address Offset:0xc0680 Initial:0x0000030F Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_ns_mask0    : 1;  /* bit[0]    :  */
        unsigned int  l1_pre_paused_ns_mask0  : 1;  /* bit[1]    :  */
        unsigned int  l1_post_paused_ns_mask0 : 1;  /* bit[2]    :  */
        unsigned int  l1_cq_full_ns_mask0     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0              : 1;  /* bit[4]    :  */
        unsigned int  reserved_1              : 1;  /* bit[5]    :  */
        unsigned int  reserved_2              : 1;  /* bit[6]    :  */
        unsigned int  reserved_3              : 1;  /* bit[7]    :  */
        unsigned int  l1_sq_done_ns_mask0     : 1;  /* bit[8]    :  */
        unsigned int  l1_cqe_written_ns_mask0 : 1;  /* bit[9]    :  */
        unsigned int  reserved_4              : 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_sqe_done_ns_mask0_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_sqe_done_ns_mask0_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_pre_paused_ns_mask0_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_pre_paused_ns_mask0_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_post_paused_ns_mask0_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_post_paused_ns_mask0_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_cq_full_ns_mask0_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_cq_full_ns_mask0_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_sq_done_ns_mask0_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_sq_done_ns_mask0_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_cqe_written_ns_mask0_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_cqe_written_ns_mask0_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_UNION
 struct description   : HWTS_L1_DEBUG_NS_MASK0 Register structure definition
                        Address Offset:0xc0688 Initial:0x00000003 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_ns_mask0   : 1;  /* bit[0]   :  */
        unsigned int  l1_debug_paused_ns_mask0 : 1;  /* bit[1]   :  */
        unsigned int  reserved                 : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_l1_task_debug_ns_mask0_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_l1_task_debug_ns_mask0_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_l1_debug_paused_ns_mask0_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_l1_debug_paused_ns_mask0_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_UNION
 struct description   : HWTS_L1_ERROR_NS_MASK0 Register structure definition
                        Address Offset:0xc0690 Initial:0x000000FF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_ns_mask0      : 1;  /* bit[0]   :  */
        unsigned int  l1_task_timeout_ns_mask0    : 1;  /* bit[1]   :  */
        unsigned int  l1_task_trap_ns_mask0       : 1;  /* bit[2]   :  */
        unsigned int  l1_sqe_error_ns_mask0       : 1;  /* bit[3]   :  */
        unsigned int  l1_sw_status_error_ns_mask0 : 1;  /* bit[4]   :  */
        unsigned int  l1_bus_error_ns_mask0       : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_ns_mask0       : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_ns_mask0   : 1;  /* bit[7]   :  */
        unsigned int  reserved                    : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_error_ns_mask0_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_error_ns_mask0_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_timeout_ns_mask0_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_timeout_ns_mask0_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_trap_ns_mask0_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_trap_ns_mask0_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_sqe_error_ns_mask0_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_sqe_error_ns_mask0_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_sw_status_error_ns_mask0_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_sw_status_error_ns_mask0_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_bus_error_ns_mask0_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_bus_error_ns_mask0_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_ecc_error_ns_mask0_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_ecc_error_ns_mask0_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_pool_conflict_ns_mask0_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_pool_conflict_ns_mask0_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_UNION
 struct description   : HWTS_L1_NORMAL_NS_MASK1 Register structure definition
                        Address Offset:0xc06c0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]    :  */
        unsigned int  reserved_1: 1;  /* bit[1]    :  */
        unsigned int  reserved_2: 1;  /* bit[2]    :  */
        unsigned int  reserved_3: 1;  /* bit[3]    :  */
        unsigned int  reserved_4: 1;  /* bit[4]    :  */
        unsigned int  reserved_5: 1;  /* bit[5]    :  */
        unsigned int  reserved_6: 1;  /* bit[6]    :  */
        unsigned int  reserved_7: 1;  /* bit[7]    :  */
        unsigned int  reserved_8: 1;  /* bit[8]    :  */
        unsigned int  reserved_9: 1;  /* bit[9]    :  */
        unsigned int  reserved_10: 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_UNION
 struct description   : HWTS_L1_DEBUG_NS_MASK1 Register structure definition
                        Address Offset:0xc06c8 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 1;  /* bit[1]   :  */
        unsigned int  reserved_2: 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_UNION
 struct description   : HWTS_L1_ERROR_NS_MASK1 Register structure definition
                        Address Offset:0xc06d0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 1;  /* bit[1]   :  */
        unsigned int  reserved_2: 1;  /* bit[2]   :  */
        unsigned int  reserved_3: 1;  /* bit[3]   :  */
        unsigned int  reserved_4: 1;  /* bit[4]   :  */
        unsigned int  reserved_5: 1;  /* bit[5]   :  */
        unsigned int  reserved_6: 1;  /* bit[6]   :  */
        unsigned int  reserved_7: 1;  /* bit[7]   :  */
        unsigned int  reserved_8: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_UNION
 struct description   : HWTS_L1_NORMAL_NS_MASK2 Register structure definition
                        Address Offset:0xc0700 Initial:0x0000030F Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_ns_mask2    : 1;  /* bit[0]    :  */
        unsigned int  l1_pre_paused_ns_mask2  : 1;  /* bit[1]    :  */
        unsigned int  l1_post_paused_ns_mask2 : 1;  /* bit[2]    :  */
        unsigned int  l1_cq_full_ns_mask2     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0              : 1;  /* bit[4]    :  */
        unsigned int  reserved_1              : 1;  /* bit[5]    :  */
        unsigned int  reserved_2              : 1;  /* bit[6]    :  */
        unsigned int  reserved_3              : 1;  /* bit[7]    :  */
        unsigned int  l1_sq_done_ns_mask2     : 1;  /* bit[8]    :  */
        unsigned int  l1_cqe_written_ns_mask2 : 1;  /* bit[9]    :  */
        unsigned int  reserved_4              : 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_sqe_done_ns_mask2_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_sqe_done_ns_mask2_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_pre_paused_ns_mask2_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_pre_paused_ns_mask2_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_post_paused_ns_mask2_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_post_paused_ns_mask2_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_cq_full_ns_mask2_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_cq_full_ns_mask2_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_sq_done_ns_mask2_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_sq_done_ns_mask2_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_cqe_written_ns_mask2_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_cqe_written_ns_mask2_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_UNION
 struct description   : HWTS_L1_DEBUG_NS_MASK2 Register structure definition
                        Address Offset:0xc0708 Initial:0x00000003 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_ns_mask2   : 1;  /* bit[0]   :  */
        unsigned int  l1_debug_paused_ns_mask2 : 1;  /* bit[1]   :  */
        unsigned int  reserved                 : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_l1_task_debug_ns_mask2_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_l1_task_debug_ns_mask2_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_l1_debug_paused_ns_mask2_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_l1_debug_paused_ns_mask2_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_UNION
 struct description   : HWTS_L1_ERROR_NS_MASK2 Register structure definition
                        Address Offset:0xc0710 Initial:0x000000FF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_ns_mask2      : 1;  /* bit[0]   :  */
        unsigned int  l1_task_timeout_ns_mask2    : 1;  /* bit[1]   :  */
        unsigned int  l1_task_trap_ns_mask2       : 1;  /* bit[2]   :  */
        unsigned int  l1_sqe_error_ns_mask2       : 1;  /* bit[3]   :  */
        unsigned int  l1_sw_status_error_ns_mask2 : 1;  /* bit[4]   :  */
        unsigned int  l1_bus_error_ns_mask2       : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_ns_mask2       : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_ns_mask2   : 1;  /* bit[7]   :  */
        unsigned int  reserved                    : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_error_ns_mask2_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_error_ns_mask2_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_timeout_ns_mask2_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_timeout_ns_mask2_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_trap_ns_mask2_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_trap_ns_mask2_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_sqe_error_ns_mask2_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_sqe_error_ns_mask2_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_sw_status_error_ns_mask2_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_sw_status_error_ns_mask2_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_bus_error_ns_mask2_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_bus_error_ns_mask2_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_ecc_error_ns_mask2_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_ecc_error_ns_mask2_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_pool_conflict_ns_mask2_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_pool_conflict_ns_mask2_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DFX_MASK_UNION
 struct description   : HWTS_L1_DFX_MASK Register structure definition
                        Address Offset:0xc0758 Initial:0x00000005 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_profile_almost_full_mask : 1;  /* bit[0]   :  */
        unsigned int  reserved_0                  : 1;  /* bit[1]   :  */
        unsigned int  l1_log_almost_full_mask     : 1;  /* bit[2]   :  */
        unsigned int  reserved_1                  : 29; /* bit[3-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_MASK_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_l1_profile_almost_full_mask_START  (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_l1_profile_almost_full_mask_END    (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_l1_log_almost_full_mask_START      (2)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_l1_log_almost_full_mask_END        (2)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_UNION
 struct description   : HWTS_L1_NORMAL_NS_MASK0_SET Register structure definition
                        Address Offset:0xc0780 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_ns_mask0_set    : 1;  /* bit[0]    :  */
        unsigned int  l1_pre_paused_ns_mask0_set  : 1;  /* bit[1]    :  */
        unsigned int  l1_post_paused_ns_mask0_set : 1;  /* bit[2]    :  */
        unsigned int  l1_cq_full_ns_mask0_set     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0                  : 1;  /* bit[4]    :  */
        unsigned int  reserved_1                  : 1;  /* bit[5]    :  */
        unsigned int  reserved_2                  : 1;  /* bit[6]    :  */
        unsigned int  reserved_3                  : 1;  /* bit[7]    :  */
        unsigned int  l1_sq_done_ns_mask0_set     : 1;  /* bit[8]    :  */
        unsigned int  l1_cqe_written_ns_mask0_set : 1;  /* bit[9]    :  */
        unsigned int  reserved_4                  : 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_sqe_done_ns_mask0_set_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_sqe_done_ns_mask0_set_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_pre_paused_ns_mask0_set_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_pre_paused_ns_mask0_set_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_post_paused_ns_mask0_set_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_post_paused_ns_mask0_set_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_cq_full_ns_mask0_set_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_cq_full_ns_mask0_set_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_sq_done_ns_mask0_set_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_sq_done_ns_mask0_set_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_cqe_written_ns_mask0_set_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_cqe_written_ns_mask0_set_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_UNION
 struct description   : HWTS_L1_DEBUG_NS_MASK0_SET Register structure definition
                        Address Offset:0xc0788 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_ns_mask0_set   : 1;  /* bit[0]   :  */
        unsigned int  l1_debug_paused_ns_mask0_set : 1;  /* bit[1]   :  */
        unsigned int  reserved                     : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_l1_task_debug_ns_mask0_set_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_l1_task_debug_ns_mask0_set_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_l1_debug_paused_ns_mask0_set_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_l1_debug_paused_ns_mask0_set_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_UNION
 struct description   : HWTS_L1_ERROR_NS_MASK0_SET Register structure definition
                        Address Offset:0xc0790 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_ns_mask0_set      : 1;  /* bit[0]   :  */
        unsigned int  l1_task_timeout_ns_mask0_set    : 1;  /* bit[1]   :  */
        unsigned int  l1_task_trap_ns_mask0_set       : 1;  /* bit[2]   :  */
        unsigned int  l1_sqe_error_ns_mask0_set       : 1;  /* bit[3]   :  */
        unsigned int  l1_sw_status_error_ns_mask0_set : 1;  /* bit[4]   :  */
        unsigned int  l1_bus_error_ns_mask0_set       : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_ns_mask0_set       : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_ns_mask0_set   : 1;  /* bit[7]   :  */
        unsigned int  reserved                        : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_error_ns_mask0_set_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_error_ns_mask0_set_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_timeout_ns_mask0_set_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_timeout_ns_mask0_set_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_trap_ns_mask0_set_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_trap_ns_mask0_set_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_sqe_error_ns_mask0_set_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_sqe_error_ns_mask0_set_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_sw_status_error_ns_mask0_set_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_sw_status_error_ns_mask0_set_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_bus_error_ns_mask0_set_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_bus_error_ns_mask0_set_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_ecc_error_ns_mask0_set_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_ecc_error_ns_mask0_set_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_pool_conflict_ns_mask0_set_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_pool_conflict_ns_mask0_set_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_UNION
 struct description   : HWTS_L1_NORMAL_NS_MASK1_SET Register structure definition
                        Address Offset:0xc07c0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]    :  */
        unsigned int  reserved_1: 1;  /* bit[1]    :  */
        unsigned int  reserved_2: 1;  /* bit[2]    :  */
        unsigned int  reserved_3: 1;  /* bit[3]    :  */
        unsigned int  reserved_4: 1;  /* bit[4]    :  */
        unsigned int  reserved_5: 1;  /* bit[5]    :  */
        unsigned int  reserved_6: 1;  /* bit[6]    :  */
        unsigned int  reserved_7: 1;  /* bit[7]    :  */
        unsigned int  reserved_8: 1;  /* bit[8]    :  */
        unsigned int  reserved_9: 1;  /* bit[9]    :  */
        unsigned int  reserved_10: 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_UNION
 struct description   : HWTS_L1_DEBUG_NS_MASK1_SET Register structure definition
                        Address Offset:0xc07c8 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 1;  /* bit[1]   :  */
        unsigned int  reserved_2: 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_UNION
 struct description   : HWTS_L1_ERROR_NS_MASK1_SET Register structure definition
                        Address Offset:0xc07d0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 1;  /* bit[1]   :  */
        unsigned int  reserved_2: 1;  /* bit[2]   :  */
        unsigned int  reserved_3: 1;  /* bit[3]   :  */
        unsigned int  reserved_4: 1;  /* bit[4]   :  */
        unsigned int  reserved_5: 1;  /* bit[5]   :  */
        unsigned int  reserved_6: 1;  /* bit[6]   :  */
        unsigned int  reserved_7: 1;  /* bit[7]   :  */
        unsigned int  reserved_8: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_UNION
 struct description   : HWTS_L1_NORMAL_NS_MASK2_SET Register structure definition
                        Address Offset:0xc0800 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_ns_mask2_set    : 1;  /* bit[0]    :  */
        unsigned int  l1_pre_paused_ns_mask2_set  : 1;  /* bit[1]    :  */
        unsigned int  l1_post_paused_ns_mask2_set : 1;  /* bit[2]    :  */
        unsigned int  l1_cq_full_ns_mask2_set     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0                  : 1;  /* bit[4]    :  */
        unsigned int  reserved_1                  : 1;  /* bit[5]    :  */
        unsigned int  reserved_2                  : 1;  /* bit[6]    :  */
        unsigned int  reserved_3                  : 1;  /* bit[7]    :  */
        unsigned int  l1_sq_done_ns_mask2_set     : 1;  /* bit[8]    :  */
        unsigned int  l1_cqe_written_ns_mask2_set : 1;  /* bit[9]    :  */
        unsigned int  reserved_4                  : 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_sqe_done_ns_mask2_set_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_sqe_done_ns_mask2_set_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_pre_paused_ns_mask2_set_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_pre_paused_ns_mask2_set_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_post_paused_ns_mask2_set_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_post_paused_ns_mask2_set_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_cq_full_ns_mask2_set_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_cq_full_ns_mask2_set_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_sq_done_ns_mask2_set_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_sq_done_ns_mask2_set_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_cqe_written_ns_mask2_set_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_cqe_written_ns_mask2_set_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_UNION
 struct description   : HWTS_L1_DEBUG_NS_MASK2_SET Register structure definition
                        Address Offset:0xc0808 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_ns_mask2_set   : 1;  /* bit[0]   :  */
        unsigned int  l1_debug_paused_ns_mask2_set : 1;  /* bit[1]   :  */
        unsigned int  reserved                     : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_l1_task_debug_ns_mask2_set_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_l1_task_debug_ns_mask2_set_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_l1_debug_paused_ns_mask2_set_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_l1_debug_paused_ns_mask2_set_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_UNION
 struct description   : HWTS_L1_ERROR_NS_MASK2_SET Register structure definition
                        Address Offset:0xc0810 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_ns_mask2_set      : 1;  /* bit[0]   :  */
        unsigned int  l1_task_timeout_ns_mask2_set    : 1;  /* bit[1]   :  */
        unsigned int  l1_task_trap_ns_mask2_set       : 1;  /* bit[2]   :  */
        unsigned int  l1_sqe_error_ns_mask2_set       : 1;  /* bit[3]   :  */
        unsigned int  l1_sw_status_error_ns_mask2_set : 1;  /* bit[4]   :  */
        unsigned int  l1_bus_error_ns_mask2_set       : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_ns_mask2_set       : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_ns_mask2_set   : 1;  /* bit[7]   :  */
        unsigned int  reserved                        : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_error_ns_mask2_set_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_error_ns_mask2_set_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_timeout_ns_mask2_set_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_timeout_ns_mask2_set_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_trap_ns_mask2_set_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_trap_ns_mask2_set_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_sqe_error_ns_mask2_set_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_sqe_error_ns_mask2_set_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_sw_status_error_ns_mask2_set_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_sw_status_error_ns_mask2_set_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_bus_error_ns_mask2_set_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_bus_error_ns_mask2_set_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_ecc_error_ns_mask2_set_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_ecc_error_ns_mask2_set_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_pool_conflict_ns_mask2_set_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_pool_conflict_ns_mask2_set_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_UNION
 struct description   : HWTS_L1_DFX_MASK_SET Register structure definition
                        Address Offset:0xc0858 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_profile_almost_full_mask_set : 1;  /* bit[0]   :  */
        unsigned int  reserved_0                      : 1;  /* bit[1]   :  */
        unsigned int  l1_log_almost_full_mask_set     : 1;  /* bit[2]   :  */
        unsigned int  reserved_1                      : 29; /* bit[3-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_l1_profile_almost_full_mask_set_START  (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_l1_profile_almost_full_mask_set_END    (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_l1_log_almost_full_mask_set_START      (2)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_l1_log_almost_full_mask_set_END        (2)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_UNION
 struct description   : HWTS_L1_NORMAL_NS_MASK0_CLR Register structure definition
                        Address Offset:0xc0880 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_ns_mask0_clr    : 1;  /* bit[0]    :  */
        unsigned int  l1_pre_paused_ns_mask0_clr  : 1;  /* bit[1]    :  */
        unsigned int  l1_post_paused_ns_mask0_clr : 1;  /* bit[2]    :  */
        unsigned int  l1_cq_full_ns_mask0_clr     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0                  : 1;  /* bit[4]    :  */
        unsigned int  reserved_1                  : 1;  /* bit[5]    :  */
        unsigned int  reserved_2                  : 1;  /* bit[6]    :  */
        unsigned int  reserved_3                  : 1;  /* bit[7]    :  */
        unsigned int  l1_sq_done_ns_mask0_clr     : 1;  /* bit[8]    :  */
        unsigned int  l1_cqe_written_ns_mask0_clr : 1;  /* bit[9]    :  */
        unsigned int  reserved_4                  : 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_sqe_done_ns_mask0_clr_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_sqe_done_ns_mask0_clr_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_pre_paused_ns_mask0_clr_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_pre_paused_ns_mask0_clr_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_post_paused_ns_mask0_clr_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_post_paused_ns_mask0_clr_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_cq_full_ns_mask0_clr_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_cq_full_ns_mask0_clr_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_sq_done_ns_mask0_clr_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_sq_done_ns_mask0_clr_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_cqe_written_ns_mask0_clr_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_cqe_written_ns_mask0_clr_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_UNION
 struct description   : HWTS_L1_DEBUG_NS_MASK0_CLR Register structure definition
                        Address Offset:0xc0888 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_ns_mask0_clr   : 1;  /* bit[0]   :  */
        unsigned int  l1_debug_paused_ns_mask0_clr : 1;  /* bit[1]   :  */
        unsigned int  reserved                     : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_l1_task_debug_ns_mask0_clr_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_l1_task_debug_ns_mask0_clr_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_l1_debug_paused_ns_mask0_clr_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_l1_debug_paused_ns_mask0_clr_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_UNION
 struct description   : HWTS_L1_ERROR_NS_MASK0_CLR Register structure definition
                        Address Offset:0xc0890 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_ns_mask0_clr      : 1;  /* bit[0]   :  */
        unsigned int  l1_task_timeout_ns_mask0_clr    : 1;  /* bit[1]   :  */
        unsigned int  l1_task_trap_ns_mask0_clr       : 1;  /* bit[2]   :  */
        unsigned int  l1_sqe_error_ns_mask0_clr       : 1;  /* bit[3]   :  */
        unsigned int  l1_sw_status_error_ns_mask0_clr : 1;  /* bit[4]   :  */
        unsigned int  l1_bus_error_ns_mask0_clr       : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_ns_mask0_clr       : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_ns_mask0_clr   : 1;  /* bit[7]   :  */
        unsigned int  reserved                        : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_error_ns_mask0_clr_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_error_ns_mask0_clr_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_timeout_ns_mask0_clr_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_timeout_ns_mask0_clr_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_trap_ns_mask0_clr_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_trap_ns_mask0_clr_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_sqe_error_ns_mask0_clr_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_sqe_error_ns_mask0_clr_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_sw_status_error_ns_mask0_clr_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_sw_status_error_ns_mask0_clr_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_bus_error_ns_mask0_clr_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_bus_error_ns_mask0_clr_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_ecc_error_ns_mask0_clr_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_ecc_error_ns_mask0_clr_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_pool_conflict_ns_mask0_clr_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_pool_conflict_ns_mask0_clr_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_UNION
 struct description   : HWTS_L1_NORMAL_NS_MASK1_CLR Register structure definition
                        Address Offset:0xc08c0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]    :  */
        unsigned int  reserved_1: 1;  /* bit[1]    :  */
        unsigned int  reserved_2: 1;  /* bit[2]    :  */
        unsigned int  reserved_3: 1;  /* bit[3]    :  */
        unsigned int  reserved_4: 1;  /* bit[4]    :  */
        unsigned int  reserved_5: 1;  /* bit[5]    :  */
        unsigned int  reserved_6: 1;  /* bit[6]    :  */
        unsigned int  reserved_7: 1;  /* bit[7]    :  */
        unsigned int  reserved_8: 1;  /* bit[8]    :  */
        unsigned int  reserved_9: 1;  /* bit[9]    :  */
        unsigned int  reserved_10: 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_UNION
 struct description   : HWTS_L1_DEBUG_NS_MASK1_CLR Register structure definition
                        Address Offset:0xc08c8 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 1;  /* bit[1]   :  */
        unsigned int  reserved_2: 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_UNION
 struct description   : HWTS_L1_ERROR_NS_MASK1_CLR Register structure definition
                        Address Offset:0xc08d0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 1;  /* bit[1]   :  */
        unsigned int  reserved_2: 1;  /* bit[2]   :  */
        unsigned int  reserved_3: 1;  /* bit[3]   :  */
        unsigned int  reserved_4: 1;  /* bit[4]   :  */
        unsigned int  reserved_5: 1;  /* bit[5]   :  */
        unsigned int  reserved_6: 1;  /* bit[6]   :  */
        unsigned int  reserved_7: 1;  /* bit[7]   :  */
        unsigned int  reserved_8: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_UNION
 struct description   : HWTS_L1_NORMAL_NS_MASK2_CLR Register structure definition
                        Address Offset:0xc0900 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_ns_mask2_clr    : 1;  /* bit[0]    :  */
        unsigned int  l1_pre_paused_ns_mask2_clr  : 1;  /* bit[1]    :  */
        unsigned int  l1_post_paused_ns_mask2_clr : 1;  /* bit[2]    :  */
        unsigned int  l1_cq_full_ns_mask2_clr     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0                  : 1;  /* bit[4]    :  */
        unsigned int  reserved_1                  : 1;  /* bit[5]    :  */
        unsigned int  reserved_2                  : 1;  /* bit[6]    :  */
        unsigned int  reserved_3                  : 1;  /* bit[7]    :  */
        unsigned int  l1_sq_done_ns_mask2_clr     : 1;  /* bit[8]    :  */
        unsigned int  l1_cqe_written_ns_mask2_clr : 1;  /* bit[9]    :  */
        unsigned int  reserved_4                  : 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_sqe_done_ns_mask2_clr_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_sqe_done_ns_mask2_clr_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_pre_paused_ns_mask2_clr_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_pre_paused_ns_mask2_clr_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_post_paused_ns_mask2_clr_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_post_paused_ns_mask2_clr_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_cq_full_ns_mask2_clr_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_cq_full_ns_mask2_clr_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_sq_done_ns_mask2_clr_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_sq_done_ns_mask2_clr_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_cqe_written_ns_mask2_clr_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_cqe_written_ns_mask2_clr_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_UNION
 struct description   : HWTS_L1_DEBUG_NS_MASK2_CLR Register structure definition
                        Address Offset:0xc0908 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_ns_mask2_clr   : 1;  /* bit[0]   :  */
        unsigned int  l1_debug_paused_ns_mask2_clr : 1;  /* bit[1]   :  */
        unsigned int  reserved                     : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_l1_task_debug_ns_mask2_clr_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_l1_task_debug_ns_mask2_clr_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_l1_debug_paused_ns_mask2_clr_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_l1_debug_paused_ns_mask2_clr_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_UNION
 struct description   : HWTS_L1_ERROR_NS_MASK2_CLR Register structure definition
                        Address Offset:0xc0910 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_ns_mask2_clr      : 1;  /* bit[0]   :  */
        unsigned int  l1_task_timeout_ns_mask2_clr    : 1;  /* bit[1]   :  */
        unsigned int  l1_task_trap_ns_mask2_clr       : 1;  /* bit[2]   :  */
        unsigned int  l1_sqe_error_ns_mask2_clr       : 1;  /* bit[3]   :  */
        unsigned int  l1_sw_status_error_ns_mask2_clr : 1;  /* bit[4]   :  */
        unsigned int  l1_bus_error_ns_mask2_clr       : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_ns_mask2_clr       : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_ns_mask2_clr   : 1;  /* bit[7]   :  */
        unsigned int  reserved                        : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_error_ns_mask2_clr_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_error_ns_mask2_clr_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_timeout_ns_mask2_clr_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_timeout_ns_mask2_clr_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_trap_ns_mask2_clr_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_trap_ns_mask2_clr_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_sqe_error_ns_mask2_clr_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_sqe_error_ns_mask2_clr_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_sw_status_error_ns_mask2_clr_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_sw_status_error_ns_mask2_clr_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_bus_error_ns_mask2_clr_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_bus_error_ns_mask2_clr_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_ecc_error_ns_mask2_clr_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_ecc_error_ns_mask2_clr_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_pool_conflict_ns_mask2_clr_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_pool_conflict_ns_mask2_clr_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_UNION
 struct description   : HWTS_L1_DFX_MASK_CLR Register structure definition
                        Address Offset:0xc0958 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_profile_almost_full_mask_clr : 1;  /* bit[0]   :  */
        unsigned int  reserved_0                      : 1;  /* bit[1]   :  */
        unsigned int  l1_log_almost_full_mask_clr     : 1;  /* bit[2]   :  */
        unsigned int  reserved_1                      : 29; /* bit[3-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_l1_profile_almost_full_mask_clr_START  (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_l1_profile_almost_full_mask_clr_END    (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_l1_log_almost_full_mask_clr_START      (2)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_l1_log_almost_full_mask_clr_END        (2)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0xc0980 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_ns_pending0    : 1;  /* bit[0]    :  */
        unsigned int  l1_pre_paused_ns_pending0  : 1;  /* bit[1]    :  */
        unsigned int  l1_post_paused_ns_pending0 : 1;  /* bit[2]    :  */
        unsigned int  l1_cq_full_ns_pending0     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0                 : 1;  /* bit[4]    :  */
        unsigned int  reserved_1                 : 1;  /* bit[5]    :  */
        unsigned int  reserved_2                 : 1;  /* bit[6]    :  */
        unsigned int  reserved_3                 : 1;  /* bit[7]    :  */
        unsigned int  l1_sq_done_ns_pending0     : 1;  /* bit[8]    :  */
        unsigned int  l1_cqe_written_ns_pending0 : 1;  /* bit[9]    :  */
        unsigned int  reserved_4                 : 22; /* bit[10-31]: These _pending bits would be the "masked" version of the raw interrupt status above, would help interrupt handler to save a few read / & operations's cycle */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_sqe_done_ns_pending0_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_sqe_done_ns_pending0_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_pre_paused_ns_pending0_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_pre_paused_ns_pending0_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_post_paused_ns_pending0_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_post_paused_ns_pending0_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_cq_full_ns_pending0_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_cq_full_ns_pending0_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_sq_done_ns_pending0_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_sq_done_ns_pending0_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_cqe_written_ns_pending0_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_cqe_written_ns_pending0_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0xc0988 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_ns_pending0   : 1;  /* bit[0]   :  */
        unsigned int  l1_debug_paused_ns_pending0 : 1;  /* bit[1]   :  */
        unsigned int  reserved                    : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_l1_task_debug_ns_pending0_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_l1_task_debug_ns_pending0_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_l1_debug_paused_ns_pending0_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_l1_debug_paused_ns_pending0_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L1_ERROR_NS_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0xc0990 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_ns_pending0      : 1;  /* bit[0]   :  */
        unsigned int  l1_task_timeout_ns_pending0    : 1;  /* bit[1]   :  */
        unsigned int  l1_task_trap_ns_pending0       : 1;  /* bit[2]   :  */
        unsigned int  l1_sqe_error_ns_pending0       : 1;  /* bit[3]   :  */
        unsigned int  l1_sw_status_error_ns_pending0 : 1;  /* bit[4]   :  */
        unsigned int  l1_bus_error_ns_pending0       : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_ns_pending0       : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_ns_pending0   : 1;  /* bit[7]   :  */
        unsigned int  reserved                       : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_error_ns_pending0_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_error_ns_pending0_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_timeout_ns_pending0_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_timeout_ns_pending0_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_trap_ns_pending0_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_trap_ns_pending0_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_sqe_error_ns_pending0_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_sqe_error_ns_pending0_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_sw_status_error_ns_pending0_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_sw_status_error_ns_pending0_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_bus_error_ns_pending0_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_bus_error_ns_pending0_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_ecc_error_ns_pending0_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_ecc_error_ns_pending0_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_pool_conflict_ns_pending0_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_pool_conflict_ns_pending0_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0xc09c0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]    :  */
        unsigned int  reserved_1: 1;  /* bit[1]    :  */
        unsigned int  reserved_2: 1;  /* bit[2]    :  */
        unsigned int  reserved_3: 1;  /* bit[3]    :  */
        unsigned int  reserved_4: 1;  /* bit[4]    :  */
        unsigned int  reserved_5: 1;  /* bit[5]    :  */
        unsigned int  reserved_6: 1;  /* bit[6]    :  */
        unsigned int  reserved_7: 1;  /* bit[7]    :  */
        unsigned int  reserved_8: 1;  /* bit[8]    :  */
        unsigned int  reserved_9: 1;  /* bit[9]    :  */
        unsigned int  reserved_10: 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0xc09c8 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 1;  /* bit[1]   :  */
        unsigned int  reserved_2: 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L1_ERROR_NS_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0xc09d0 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 1;  /* bit[0]   :  */
        unsigned int  reserved_1: 1;  /* bit[1]   :  */
        unsigned int  reserved_2: 1;  /* bit[2]   :  */
        unsigned int  reserved_3: 1;  /* bit[3]   :  */
        unsigned int  reserved_4: 1;  /* bit[4]   :  */
        unsigned int  reserved_5: 1;  /* bit[5]   :  */
        unsigned int  reserved_6: 1;  /* bit[6]   :  */
        unsigned int  reserved_7: 1;  /* bit[7]   :  */
        unsigned int  reserved_8: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0xc0a00 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_sqe_done_ns_pending2    : 1;  /* bit[0]    :  */
        unsigned int  l1_pre_paused_ns_pending2  : 1;  /* bit[1]    :  */
        unsigned int  l1_post_paused_ns_pending2 : 1;  /* bit[2]    :  */
        unsigned int  l1_cq_full_ns_pending2     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0                 : 1;  /* bit[4]    :  */
        unsigned int  reserved_1                 : 1;  /* bit[5]    :  */
        unsigned int  reserved_2                 : 1;  /* bit[6]    :  */
        unsigned int  reserved_3                 : 1;  /* bit[7]    :  */
        unsigned int  l1_sq_done_ns_pending2     : 1;  /* bit[8]    :  */
        unsigned int  l1_cqe_written_ns_pending2 : 1;  /* bit[9]    :  */
        unsigned int  reserved_4                 : 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_sqe_done_ns_pending2_START     (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_sqe_done_ns_pending2_END       (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_pre_paused_ns_pending2_START   (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_pre_paused_ns_pending2_END     (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_post_paused_ns_pending2_START  (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_post_paused_ns_pending2_END    (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_cq_full_ns_pending2_START      (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_cq_full_ns_pending2_END        (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_sq_done_ns_pending2_START      (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_sq_done_ns_pending2_END        (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_cqe_written_ns_pending2_START  (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_cqe_written_ns_pending2_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0xc0a08 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_debug_ns_pending2   : 1;  /* bit[0]   :  */
        unsigned int  l1_debug_paused_ns_pending2 : 1;  /* bit[1]   :  */
        unsigned int  reserved                    : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_l1_task_debug_ns_pending2_START    (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_l1_task_debug_ns_pending2_END      (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_l1_debug_paused_ns_pending2_START  (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_l1_debug_paused_ns_pending2_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L1_ERROR_NS_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0xc0a10 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_task_error_ns_pending2      : 1;  /* bit[0]   :  */
        unsigned int  l1_task_timeout_ns_pending2    : 1;  /* bit[1]   :  */
        unsigned int  l1_task_trap_ns_pending2       : 1;  /* bit[2]   :  */
        unsigned int  l1_sqe_error_ns_pending2       : 1;  /* bit[3]   :  */
        unsigned int  l1_sw_status_error_ns_pending2 : 1;  /* bit[4]   :  */
        unsigned int  l1_bus_error_ns_pending2       : 1;  /* bit[5]   :  */
        unsigned int  l1_ecc_error_ns_pending2       : 1;  /* bit[6]   :  */
        unsigned int  l1_pool_conflict_ns_pending2   : 1;  /* bit[7]   :  */
        unsigned int  reserved                       : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_error_ns_pending2_START       (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_error_ns_pending2_END         (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_timeout_ns_pending2_START     (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_timeout_ns_pending2_END       (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_trap_ns_pending2_START        (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_trap_ns_pending2_END          (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_sqe_error_ns_pending2_START        (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_sqe_error_ns_pending2_END          (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_sw_status_error_ns_pending2_START  (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_sw_status_error_ns_pending2_END    (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_bus_error_ns_pending2_START        (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_bus_error_ns_pending2_END          (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_ecc_error_ns_pending2_START        (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_ecc_error_ns_pending2_END          (6)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_pool_conflict_ns_pending2_START    (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_pool_conflict_ns_pending2_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_UNION
 struct description   : HWTS_L1_DFX_INTERRUPT_PENDING Register structure definition
                        Address Offset:0xc0a58 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l1_profile_almost_full_pending : 1;  /* bit[0]   :  */
        unsigned int  reserved_0                     : 1;  /* bit[1]   :  */
        unsigned int  l1_log_almost_full_pending     : 1;  /* bit[2]   :  */
        unsigned int  reserved_1                     : 29; /* bit[3-31]: These registers with _INTERRUPT suffix represents it was the raw interrupt status, before any mask is applied to them */
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_l1_profile_almost_full_pending_START  (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_l1_profile_almost_full_pending_END    (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_l1_log_almost_full_pending_START      (2)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_l1_log_almost_full_pending_END        (2)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT Register structure definition
                        Address Offset:0xc1000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sqe_done_ns_status : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_l2_sqe_done_ns_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_l2_sqe_done_ns_status_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT Register structure definition
                        Address Offset:0xc1080+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_pre_paused_ns_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved                : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_l2_pre_paused_ns_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_l2_pre_paused_ns_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT Register structure definition
                        Address Offset:0xc1100+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_post_paused_ns_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved                 : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_l2_post_paused_ns_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_l2_post_paused_ns_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT Register structure definition
                        Address Offset:0xc1180+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_cq_full_ns_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved             : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_l2_cq_full_ns_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_l2_cq_full_ns_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT Register structure definition
                        Address Offset:0xc1480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sq_done_ns_status : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_l2_sq_done_ns_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_l2_sq_done_ns_status_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT Register structure definition
                        Address Offset:0xc1500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_cqe_written_ns_status : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_l2_cqe_written_ns_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_l2_cqe_written_ns_status_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_UNION
 struct description   : HWTS_L2_TASK_DEBUG_NS_INTERRUPT Register structure definition
                        Address Offset:0xc1800+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_debug_ns_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved                : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_l2_task_debug_ns_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_l2_task_debug_ns_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT Register structure definition
                        Address Offset:0xc1880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_debug_paused_ns_status : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_l2_debug_paused_ns_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_l2_debug_paused_ns_status_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_UNION
 struct description   : HWTS_L2_TASK_ERROR_NS_INTERRUPT Register structure definition
                        Address Offset:0xc1c00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_error_ns_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved                : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_l2_task_error_ns_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_l2_task_error_ns_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT Register structure definition
                        Address Offset:0xc1c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_timeout_ns_status : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_l2_task_timeout_ns_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_l2_task_timeout_ns_status_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_UNION
 struct description   : HWTS_L2_TASK_TRAP_NS_INTERRUPT Register structure definition
                        Address Offset:0xc1d00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_trap_ns_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved               : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_l2_task_trap_ns_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_l2_task_trap_ns_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_UNION
 struct description   : HWTS_L2_SQE_ERROR_NS_INTERRUPT Register structure definition
                        Address Offset:0xc1d80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sqe_error_ns_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved               : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_l2_sqe_error_ns_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_l2_sqe_error_ns_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT Register structure definition
                        Address Offset:0xc1e00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sw_status_error_ns_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved                     : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_l2_sw_status_error_ns_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_l2_sw_status_error_ns_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_UNION
 struct description   : HWTS_L2_LOG_ALMOST_FULL_INTERRUPT Register structure definition
                        Address Offset:0xc1e80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_log_almost_full_status : 4;  /* bit[0-3] :  */
        unsigned int  reserved                  : 28; /* bit[4-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_l2_log_almost_full_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_l2_log_almost_full_status_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_UNION
 struct description   : HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT Register structure definition
                        Address Offset:0xc1f80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_profile_almost_full_status : 4;  /* bit[0-3] :  */
        unsigned int  reserved                      : 28; /* bit[4-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_l2_profile_almost_full_status_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_l2_profile_almost_full_status_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_NS_FORCE Register structure definition
                        Address Offset:0xc2000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sqe_done_ns_force : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_l2_sqe_done_ns_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_l2_sqe_done_ns_force_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE Register structure definition
                        Address Offset:0xc2080+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_pre_paused_ns_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved               : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_l2_pre_paused_ns_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_l2_pre_paused_ns_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE Register structure definition
                        Address Offset:0xc2100+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_post_paused_ns_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved                : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_l2_post_paused_ns_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_l2_post_paused_ns_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_NS_FORCE Register structure definition
                        Address Offset:0xc2180+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_cq_full_ns_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved            : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_l2_cq_full_ns_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_l2_cq_full_ns_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_NS_FORCE Register structure definition
                        Address Offset:0xc2480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sq_done_ns_force : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_l2_sq_done_ns_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_l2_sq_done_ns_force_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE Register structure definition
                        Address Offset:0xc2500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_cqe_written_ns_force : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_l2_cqe_written_ns_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_l2_cqe_written_ns_force_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_UNION
 struct description   : HWTS_L2_TASK_DEBUG_NS_FORCE Register structure definition
                        Address Offset:0xc2800+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_debug_ns_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved               : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_l2_task_debug_ns_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_l2_task_debug_ns_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_NS_FORCE Register structure definition
                        Address Offset:0xc2880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_debug_paused_ns_force : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_l2_debug_paused_ns_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_l2_debug_paused_ns_force_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_UNION
 struct description   : HWTS_L2_TASK_ERROR_NS_FORCE Register structure definition
                        Address Offset:0xc2c00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_error_ns_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved               : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_l2_task_error_ns_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_l2_task_error_ns_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_NS_FORCE Register structure definition
                        Address Offset:0xc2c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_timeout_ns_force : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_l2_task_timeout_ns_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_l2_task_timeout_ns_force_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_UNION
 struct description   : HWTS_L2_TASK_TRAP_NS_FORCE Register structure definition
                        Address Offset:0xc2d00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_trap_ns_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved              : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_l2_task_trap_ns_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_l2_task_trap_ns_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_UNION
 struct description   : HWTS_L2_SQE_ERROR_NS_FORCE Register structure definition
                        Address Offset:0xc2d80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sqe_error_ns_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved              : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_l2_sqe_error_ns_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_l2_sqe_error_ns_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_NS_FORCE Register structure definition
                        Address Offset:0xc2e00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sw_status_error_ns_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved                    : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_l2_sw_status_error_ns_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_l2_sw_status_error_ns_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DFX_LOG_ALMOST_FULL_FORCE_UNION
 struct description   : HWTS_L2_DFX_LOG_ALMOST_FULL_FORCE Register structure definition
                        Address Offset:0xc2e80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_log_almost_full_force : 4;  /* bit[0-3] :  */
        unsigned int  reserved                 : 28; /* bit[4-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DFX_LOG_ALMOST_FULL_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DFX_LOG_ALMOST_FULL_FORCE_l2_log_almost_full_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_DFX_LOG_ALMOST_FULL_FORCE_l2_log_almost_full_force_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DFX_PROFILE_ALMOST_FULL_FORCE_UNION
 struct description   : HWTS_L2_DFX_PROFILE_ALMOST_FULL_FORCE Register structure definition
                        Address Offset:0xc2f80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_profile_almost_full_force : 4;  /* bit[0-3] :  */
        unsigned int  reserved                     : 28; /* bit[4-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DFX_PROFILE_ALMOST_FULL_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DFX_PROFILE_ALMOST_FULL_FORCE_l2_profile_almost_full_force_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_DFX_PROFILE_ALMOST_FULL_FORCE_l2_profile_almost_full_force_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_NS_MASK0 Register structure definition
                        Address Offset:0xc3000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0 Register structure definition
                        Address Offset:0xc3080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0 Register structure definition
                        Address Offset:0xc3100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_NS_MASK0 Register structure definition
                        Address Offset:0xc3180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_NS_MASK0 Register structure definition
                        Address Offset:0xc3480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0 Register structure definition
                        Address Offset:0xc3500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_UNION
 struct description   : HWTS_L2_TASK_DEBUG_NS_MASK0 Register structure definition
                        Address Offset:0xc3800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_NS_MASK0 Register structure definition
                        Address Offset:0xc3880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_UNION
 struct description   : HWTS_L2_TASK_ERROR_NS_MASK0 Register structure definition
                        Address Offset:0xc3c00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_NS_MASK0 Register structure definition
                        Address Offset:0xc3c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_UNION
 struct description   : HWTS_L2_TASK_TRAP_NS_MASK0 Register structure definition
                        Address Offset:0xc3d00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_UNION
 struct description   : HWTS_L2_SQE_ERROR_NS_MASK0 Register structure definition
                        Address Offset:0xc3d80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_NS_MASK0 Register structure definition
                        Address Offset:0xc3e00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_UNION
 struct description   : HWTS_L2_LOG_ALMOST_FULL_MASK Register structure definition
                        Address Offset:0xc3e80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_log_almost_full_mask : 4;  /* bit[0-3] :  */
        unsigned int  reserved                : 28; /* bit[4-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_l2_log_almost_full_mask_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_l2_log_almost_full_mask_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_UNION
 struct description   : HWTS_L2_PROFILE_ALMOST_FULL_MASK Register structure definition
                        Address Offset:0xc3f80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_profile_almost_full_mask : 4;  /* bit[0-3] :  */
        unsigned int  reserved                    : 28; /* bit[4-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_l2_profile_almost_full_mask_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_l2_profile_almost_full_mask_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_NS_MASK1 Register structure definition
                        Address Offset:0xc4000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1 Register structure definition
                        Address Offset:0xc4080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1 Register structure definition
                        Address Offset:0xc4100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_NS_MASK1 Register structure definition
                        Address Offset:0xc4180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_NS_MASK1 Register structure definition
                        Address Offset:0xc4480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1 Register structure definition
                        Address Offset:0xc4500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_UNION
 struct description   : HWTS_L2_TASK_DEBUG_NS_MASK1 Register structure definition
                        Address Offset:0xc4800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_NS_MASK1 Register structure definition
                        Address Offset:0xc4880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_UNION
 struct description   : HWTS_L2_TASK_ERROR_NS_MASK1 Register structure definition
                        Address Offset:0xc4c00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_NS_MASK1 Register structure definition
                        Address Offset:0xc4c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_UNION
 struct description   : HWTS_L2_TASK_TRAP_NS_MASK1 Register structure definition
                        Address Offset:0xc4d00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_UNION
 struct description   : HWTS_L2_SQE_ERROR_NS_MASK1 Register structure definition
                        Address Offset:0xc4d80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_NS_MASK1 Register structure definition
                        Address Offset:0xc4e00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_NS_MASK2 Register structure definition
                        Address Offset:0xc5000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2 Register structure definition
                        Address Offset:0xc5080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2 Register structure definition
                        Address Offset:0xc5100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_NS_MASK2 Register structure definition
                        Address Offset:0xc5180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_NS_MASK2 Register structure definition
                        Address Offset:0xc5480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2 Register structure definition
                        Address Offset:0xc5500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_UNION
 struct description   : HWTS_L2_TASK_DEBUG_NS_MASK2 Register structure definition
                        Address Offset:0xc5800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_NS_MASK2 Register structure definition
                        Address Offset:0xc5880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_UNION
 struct description   : HWTS_L2_TASK_ERROR_NS_MASK2 Register structure definition
                        Address Offset:0xc5c00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_NS_MASK2 Register structure definition
                        Address Offset:0xc5c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_UNION
 struct description   : HWTS_L2_TASK_TRAP_NS_MASK2 Register structure definition
                        Address Offset:0xc5d00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_UNION
 struct description   : HWTS_L2_SQE_ERROR_NS_MASK2 Register structure definition
                        Address Offset:0xc5d80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_NS_MASK2 Register structure definition
                        Address Offset:0xc5e00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_SET_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_SET Register structure definition
                        Address Offset:0xc6000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_SET_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_SET Register structure definition
                        Address Offset:0xc6080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_SET_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_SET Register structure definition
                        Address Offset:0xc6100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_SET_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_SET Register structure definition
                        Address Offset:0xc6180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_SET_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_SET Register structure definition
                        Address Offset:0xc6480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_SET_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_SET Register structure definition
                        Address Offset:0xc6500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_SET_UNION
 struct description   : HWTS_L2_TASK_DEBUG_NS_MASK0_SET Register structure definition
                        Address Offset:0xc6800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_SET_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_NS_MASK0_SET Register structure definition
                        Address Offset:0xc6880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_SET_UNION
 struct description   : HWTS_L2_TASK_ERROR_NS_MASK0_SET Register structure definition
                        Address Offset:0xc6c00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_SET_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_NS_MASK0_SET Register structure definition
                        Address Offset:0xc6c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_SET_UNION
 struct description   : HWTS_L2_TASK_TRAP_NS_MASK0_SET Register structure definition
                        Address Offset:0xc6d00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_SET_UNION
 struct description   : HWTS_L2_SQE_ERROR_NS_MASK0_SET Register structure definition
                        Address Offset:0xc6d80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_SET_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_NS_MASK0_SET Register structure definition
                        Address Offset:0xc6e00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_SET_UNION
 struct description   : HWTS_L2_LOG_ALMOST_FULL_MASK_SET Register structure definition
                        Address Offset:0xc6e80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_SET_UNION
 struct description   : HWTS_L2_PROFILE_ALMOST_FULL_MASK_SET Register structure definition
                        Address Offset:0xc6f80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_SET_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_SET Register structure definition
                        Address Offset:0xc7000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_SET_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_SET Register structure definition
                        Address Offset:0xc7080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_SET_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_SET Register structure definition
                        Address Offset:0xc7100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_SET_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_SET Register structure definition
                        Address Offset:0xc7180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_SET_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_SET Register structure definition
                        Address Offset:0xc7480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_SET_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_SET Register structure definition
                        Address Offset:0xc7500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_SET_UNION
 struct description   : HWTS_L2_TASK_DEBUG_NS_MASK1_SET Register structure definition
                        Address Offset:0xc7800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_SET_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_NS_MASK1_SET Register structure definition
                        Address Offset:0xc7880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_SET_UNION
 struct description   : HWTS_L2_TASK_ERROR_NS_MASK1_SET Register structure definition
                        Address Offset:0xc7c00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_SET_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_NS_MASK1_SET Register structure definition
                        Address Offset:0xc7c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_SET_UNION
 struct description   : HWTS_L2_TASK_TRAP_NS_MASK1_SET Register structure definition
                        Address Offset:0xc7d00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_SET_UNION
 struct description   : HWTS_L2_SQE_ERROR_NS_MASK1_SET Register structure definition
                        Address Offset:0xc7d80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_SET_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_NS_MASK1_SET Register structure definition
                        Address Offset:0xc7e00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_SET_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_SET Register structure definition
                        Address Offset:0xc8000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_SET_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_SET Register structure definition
                        Address Offset:0xc8080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_SET_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_SET Register structure definition
                        Address Offset:0xc8100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_SET_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_SET Register structure definition
                        Address Offset:0xc8180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_SET_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_SET Register structure definition
                        Address Offset:0xc8480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_SET_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_SET Register structure definition
                        Address Offset:0xc8500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_SET_UNION
 struct description   : HWTS_L2_TASK_DEBUG_NS_MASK2_SET Register structure definition
                        Address Offset:0xc8800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_SET_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_NS_MASK2_SET Register structure definition
                        Address Offset:0xc8880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_SET_UNION
 struct description   : HWTS_L2_TASK_ERROR_NS_MASK2_SET Register structure definition
                        Address Offset:0xc8c00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_SET_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_NS_MASK2_SET Register structure definition
                        Address Offset:0xc8c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_SET_UNION
 struct description   : HWTS_L2_TASK_TRAP_NS_MASK2_SET Register structure definition
                        Address Offset:0xc8d00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_SET_UNION
 struct description   : HWTS_L2_SQE_ERROR_NS_MASK2_SET Register structure definition
                        Address Offset:0xc8d80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_SET_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_NS_MASK2_SET Register structure definition
                        Address Offset:0xc8e00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_SET_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_CLR_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_CLR Register structure definition
                        Address Offset:0xc9000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_CLR_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_CLR Register structure definition
                        Address Offset:0xc9080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_CLR_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_CLR Register structure definition
                        Address Offset:0xc9100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_CLR_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_CLR Register structure definition
                        Address Offset:0xc9180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_CLR_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_CLR Register structure definition
                        Address Offset:0xc9480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_CLR_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_CLR Register structure definition
                        Address Offset:0xc9500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_CLR_UNION
 struct description   : HWTS_L2_TASK_DEBUG_NS_MASK0_CLR Register structure definition
                        Address Offset:0xc9800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_CLR_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_NS_MASK0_CLR Register structure definition
                        Address Offset:0xc9880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_CLR_UNION
 struct description   : HWTS_L2_TASK_ERROR_NS_MASK0_CLR Register structure definition
                        Address Offset:0xc9c00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_CLR_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_NS_MASK0_CLR Register structure definition
                        Address Offset:0xc9c80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_CLR_UNION
 struct description   : HWTS_L2_TASK_TRAP_NS_MASK0_CLR Register structure definition
                        Address Offset:0xc9d00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_CLR_UNION
 struct description   : HWTS_L2_SQE_ERROR_NS_MASK0_CLR Register structure definition
                        Address Offset:0xc9d80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_CLR_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_NS_MASK0_CLR Register structure definition
                        Address Offset:0xc9e00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_CLR_UNION
 struct description   : HWTS_L2_LOG_ALMOST_FULL_MASK_CLR Register structure definition
                        Address Offset:0xc9e80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_MASK_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_CLR_UNION
 struct description   : HWTS_L2_PROFILE_ALMOST_FULL_MASK_CLR Register structure definition
                        Address Offset:0xc9f80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_MASK_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_CLR_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_CLR Register structure definition
                        Address Offset:0xca000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_CLR_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_CLR Register structure definition
                        Address Offset:0xca080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_CLR_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_CLR Register structure definition
                        Address Offset:0xca100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_CLR_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_CLR Register structure definition
                        Address Offset:0xca180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_CLR_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_CLR Register structure definition
                        Address Offset:0xca480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_CLR_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_CLR Register structure definition
                        Address Offset:0xca500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_CLR_UNION
 struct description   : HWTS_L2_TASK_DEBUG_NS_MASK1_CLR Register structure definition
                        Address Offset:0xca800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_CLR_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_NS_MASK1_CLR Register structure definition
                        Address Offset:0xca880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_CLR_UNION
 struct description   : HWTS_L2_TASK_ERROR_NS_MASK1_CLR Register structure definition
                        Address Offset:0xcac00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_CLR_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_NS_MASK1_CLR Register structure definition
                        Address Offset:0xcac80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_CLR_UNION
 struct description   : HWTS_L2_TASK_TRAP_NS_MASK1_CLR Register structure definition
                        Address Offset:0xcad00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_CLR_UNION
 struct description   : HWTS_L2_SQE_ERROR_NS_MASK1_CLR Register structure definition
                        Address Offset:0xcad80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_CLR_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_NS_MASK1_CLR Register structure definition
                        Address Offset:0xcae00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_CLR_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_CLR Register structure definition
                        Address Offset:0xcb000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_CLR_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_CLR Register structure definition
                        Address Offset:0xcb080+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_CLR_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_CLR Register structure definition
                        Address Offset:0xcb100+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_CLR_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_CLR Register structure definition
                        Address Offset:0xcb180+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_CLR_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_CLR Register structure definition
                        Address Offset:0xcb480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_CLR_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_CLR Register structure definition
                        Address Offset:0xcb500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_CLR_UNION
 struct description   : HWTS_L2_TASK_DEBUG_NS_MASK2_CLR Register structure definition
                        Address Offset:0xcb800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_CLR_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_NS_MASK2_CLR Register structure definition
                        Address Offset:0xcb880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_CLR_UNION
 struct description   : HWTS_L2_TASK_ERROR_NS_MASK2_CLR Register structure definition
                        Address Offset:0xcbc00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_CLR_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_NS_MASK2_CLR Register structure definition
                        Address Offset:0xcbc80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_CLR_UNION
 struct description   : HWTS_L2_TASK_TRAP_NS_MASK2_CLR Register structure definition
                        Address Offset:0xcbd00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_CLR_UNION
 struct description   : HWTS_L2_SQE_ERROR_NS_MASK2_CLR Register structure definition
                        Address Offset:0xcbd80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_CLR_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_NS_MASK2_CLR Register structure definition
                        Address Offset:0xcbe00+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_CLR_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0xcc000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sqe_done_ns_pending0 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_l2_sqe_done_ns_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_l2_sqe_done_ns_pending0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0xcc080+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_pre_paused_ns_pending0 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                  : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_l2_pre_paused_ns_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_l2_pre_paused_ns_pending0_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0xcc100+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_post_paused_ns_pending0 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                   : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_l2_post_paused_ns_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_l2_post_paused_ns_pending0_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0xcc180+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_cq_full_ns_pending0 : 8;  /* bit[0-7] :  */
        unsigned int  reserved               : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_l2_cq_full_ns_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_l2_cq_full_ns_pending0_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0xcc480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sq_done_ns_pending0 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_l2_sq_done_ns_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_l2_sq_done_ns_pending0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0xcc500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_cqe_written_ns_pending0 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_l2_cqe_written_ns_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_l2_cqe_written_ns_pending0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0xcc800+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_debug_ns_pending0 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                  : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_l2_task_debug_ns_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_l2_task_debug_ns_pending0_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0xcc880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_debug_paused_ns_pending0 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_l2_debug_paused_ns_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_l2_debug_paused_ns_pending0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0xccc00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_error_ns_pending0 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                  : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_l2_task_error_ns_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_l2_task_error_ns_pending0_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0xccc80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_timeout_ns_pending0 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_l2_task_timeout_ns_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_l2_task_timeout_ns_pending0_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0xccd00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_trap_ns_pending0 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                 : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_l2_task_trap_ns_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_l2_task_trap_ns_pending0_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0xccd80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sqe_error_ns_pending0 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                 : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_l2_sqe_error_ns_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_l2_sqe_error_ns_pending0_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0 Register structure definition
                        Address Offset:0xcce00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sw_status_error_ns_pending0 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                       : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_l2_sw_status_error_ns_pending0_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_l2_sw_status_error_ns_pending0_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_PENDING_UNION
 struct description   : HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_PENDING Register structure definition
                        Address Offset:0xcce80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_log_almost_full_pending : 4;  /* bit[0-3] :  */
        unsigned int  reserved                   : 28; /* bit[4-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_PENDING_l2_log_almost_full_pending_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_LOG_ALMOST_FULL_INTERRUPT_PENDING_l2_log_almost_full_pending_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_PENDING_UNION
 struct description   : HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_PENDING Register structure definition
                        Address Offset:0xccf80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_profile_almost_full_pending : 4;  /* bit[0-3] :  */
        unsigned int  reserved                       : 28; /* bit[4-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_PENDING_l2_profile_almost_full_pending_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_PROFILE_ALMOST_FULL_INTERRUPT_PENDING_l2_profile_almost_full_pending_END    (3)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0xcd000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0xcd080+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0xcd100+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0xcd180+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0xcd480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0xcd500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0xcd800+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0xcd880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0xcdc00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0xcdc80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0xcdd00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0xcdd80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING1_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING1 Register structure definition
                        Address Offset:0xcde00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0: 8;  /* bit[0-7] :  */
        unsigned int  reserved_1: 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING1_UNION;
#endif


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0xce000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sqe_done_ns_pending2 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_l2_sqe_done_ns_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_l2_sqe_done_ns_pending2_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0xce080+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_pre_paused_ns_pending2 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                  : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_l2_pre_paused_ns_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_l2_pre_paused_ns_pending2_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0xce100+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_post_paused_ns_pending2 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                   : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_l2_post_paused_ns_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_l2_post_paused_ns_pending2_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0xce180+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_cq_full_ns_pending2 : 8;  /* bit[0-7] :  */
        unsigned int  reserved               : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_l2_cq_full_ns_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_l2_cq_full_ns_pending2_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0xce480+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sq_done_ns_pending2 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_l2_sq_done_ns_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_l2_sq_done_ns_pending2_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0xce500+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_cqe_written_ns_pending2 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_l2_cqe_written_ns_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_l2_cqe_written_ns_pending2_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0xce800+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_debug_ns_pending2 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                  : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_l2_task_debug_ns_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_l2_task_debug_ns_pending2_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0xce880+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_debug_paused_ns_pending2 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_l2_debug_paused_ns_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_l2_debug_paused_ns_pending2_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0xcec00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_error_ns_pending2 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                  : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_l2_task_error_ns_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_l2_task_error_ns_pending2_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0xcec80+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_timeout_ns_pending2 : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_l2_task_timeout_ns_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_l2_task_timeout_ns_pending2_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0xced00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_task_trap_ns_pending2 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                 : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_l2_task_trap_ns_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_l2_task_trap_ns_pending2_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0xced80+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sqe_error_ns_pending2 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                 : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_l2_sqe_error_ns_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_l2_sqe_error_ns_pending2_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_UNION
 struct description   : HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2 Register structure definition
                        Address Offset:0xcee00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  l2_sw_status_error_ns_pending2 : 8;  /* bit[0-7] :  */
        unsigned int  reserved                       : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_l2_sw_status_error_ns_pending2_START  (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_l2_sw_status_error_ns_pending2_END    (7)




/****************************************************************************
                     (13/14) tiny_ctrl_reg
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_UNION
 struct description   : TINY_AXCACHE_SETTING0 Register structure definition
                        Address Offset:0x102000 Initial:0x12121212 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_arcache_sqe     : 4;  /* bit[0-3]  :  */
        unsigned int  tiny_arsnoop_sqe     : 1;  /* bit[4]    :  */
        unsigned int  reserved_0           : 3;  /* bit[5-7]  :  */
        unsigned int  tiny_awcache_cqe     : 4;  /* bit[8-11] :  */
        unsigned int  tiny_awsnoop_cqe     : 1;  /* bit[12]   :  */
        unsigned int  reserved_1           : 3;  /* bit[13-15]:  */
        unsigned int  tiny_arcache_swapbuf : 4;  /* bit[16-19]:  */
        unsigned int  tiny_arsnoop_swapbuf : 1;  /* bit[20]   :  */
        unsigned int  reserved_2           : 3;  /* bit[21-23]:  */
        unsigned int  tiny_awcache_log     : 4;  /* bit[24-27]:  */
        unsigned int  tiny_awsnoop_log     : 1;  /* bit[28]   :  */
        unsigned int  reserved_3           : 3;  /* bit[29-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_arcache_sqe_START      (0)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_arcache_sqe_END        (3)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_arsnoop_sqe_START      (4)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_arsnoop_sqe_END        (4)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_awcache_cqe_START      (8)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_awcache_cqe_END        (11)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_awsnoop_cqe_START      (12)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_awsnoop_cqe_END        (12)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_arcache_swapbuf_START  (16)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_arcache_swapbuf_END    (19)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_arsnoop_swapbuf_START  (20)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_arsnoop_swapbuf_END    (20)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_awcache_log_START      (24)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_awcache_log_END        (27)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_awsnoop_log_START      (28)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING0_tiny_awsnoop_log_END        (28)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_UNION
 struct description   : TINY_AXCACHE_SETTING1 Register structure definition
                        Address Offset:0x102004 Initial:0x00001212 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_awcache_swapbuf : 4;  /* bit[0-3]  :  */
        unsigned int  tiny_awsnoop_swapbuf : 1;  /* bit[4]    :  */
        unsigned int  reserved_0           : 3;  /* bit[5-7]  :  */
        unsigned int  tiny_awcache_prof    : 4;  /* bit[8-11] :  */
        unsigned int  tiny_awsnoop_prof    : 1;  /* bit[12]   :  */
        unsigned int  reserved_1           : 19; /* bit[13-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_tiny_awcache_swapbuf_START  (0)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_tiny_awcache_swapbuf_END    (3)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_tiny_awsnoop_swapbuf_START  (4)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_tiny_awsnoop_swapbuf_END    (4)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_tiny_awcache_prof_START     (8)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_tiny_awcache_prof_END       (11)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_tiny_awsnoop_prof_START     (12)
#define SOC_NPU_HWTS_TINY_AXCACHE_SETTING1_tiny_awsnoop_prof_END       (12)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG0_UNION
 struct description   : TINY_SQ_SWAP_BUF_BASE_ADDR_CFG0 Register structure definition
                        Address Offset:0x102008 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_sq_swap_buf_base_addr_l : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG0_tiny_sq_swap_buf_base_addr_l_START  (0)
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG0_tiny_sq_swap_buf_base_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_UNION
 struct description   : TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1 Register structure definition
                        Address Offset:0x10200c Initial:0x00060000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_sq_swap_buf_base_addr_h : 16; /* bit[0-15] :  */
        unsigned int  tiny_sq_swap_buf_shift       : 6;  /* bit[16-21]:  */
        unsigned int  reserved                     : 9;  /* bit[22-30]:  */
        unsigned int  tiny_sq_swap_buf_is_virtual  : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_tiny_sq_swap_buf_base_addr_h_START  (0)
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_tiny_sq_swap_buf_base_addr_h_END    (15)
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_tiny_sq_swap_buf_shift_START        (16)
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_tiny_sq_swap_buf_shift_END          (21)
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_tiny_sq_swap_buf_is_virtual_START   (31)
#define SOC_NPU_HWTS_TINY_SQ_SWAP_BUF_BASE_ADDR_CFG1_tiny_sq_swap_buf_is_virtual_END     (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL0_UNION
 struct description   : TINY_DFX_PROFILE_CTRL0 Register structure definition
                        Address Offset:0x102100 Initial:0x0000FFFF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_profile_buf_length : 20; /* bit[0-19] :  */
        unsigned int  reserved                : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL0_tiny_profile_buf_length_START  (0)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL0_tiny_profile_buf_length_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL1_UNION
 struct description   : TINY_DFX_PROFILE_CTRL1 Register structure definition
                        Address Offset:0x102104 Initial:0x0000FFFF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_profile_af_threshold : 20; /* bit[0-19] :  */
        unsigned int  reserved                  : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL1_tiny_profile_af_threshold_START  (0)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_CTRL1_tiny_profile_af_threshold_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR0_UNION
 struct description   : TINY_DFX_PROFILE_BASE_ADDR0 Register structure definition
                        Address Offset:0x102108 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_profile_base_addr_l : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR0_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR0_tiny_profile_base_addr_l_START  (0)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR0_tiny_profile_base_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR1_UNION
 struct description   : TINY_DFX_PROFILE_BASE_ADDR1 Register structure definition
                        Address Offset:0x10210c Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_profile_base_addr_h          : 16; /* bit[0-15] :  */
        unsigned int  reserved                          : 15; /* bit[16-30]:  */
        unsigned int  tiny_profile_base_addr_is_virtual : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR1_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR1_tiny_profile_base_addr_h_START           (0)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR1_tiny_profile_base_addr_h_END             (15)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR1_tiny_profile_base_addr_is_virtual_START  (31)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_BASE_ADDR1_tiny_profile_base_addr_is_virtual_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_INITIAL_UNION
 struct description   : TINY_DFX_PROFILE_WPTR_INITIAL Register structure definition
                        Address Offset:0x102110 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_profile_wptr_initial : 1;  /* bit[0]   :  */
        unsigned int  reserved                  : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_INITIAL_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_INITIAL_tiny_profile_wptr_initial_START  (0)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_INITIAL_tiny_profile_wptr_initial_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_UNION
 struct description   : TINY_DFX_PROFILE_WPTR Register structure definition
                        Address Offset:0x102114 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_profile_wptr : 20; /* bit[0-19] :  */
        unsigned int  reserved          : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_tiny_profile_wptr_START  (0)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_WPTR_tiny_profile_wptr_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_DFX_PROFILE_RPTR_UNION
 struct description   : TINY_DFX_PROFILE_RPTR Register structure definition
                        Address Offset:0x102118 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_profile_rptr : 20; /* bit[0-19] :  */
        unsigned int  reserved          : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_DFX_PROFILE_RPTR_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_RPTR_tiny_profile_rptr_START  (0)
#define SOC_NPU_HWTS_TINY_DFX_PROFILE_RPTR_tiny_profile_rptr_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_UNION
 struct description   : TINY_DFX_LOG_CTRL0 Register structure definition
                        Address Offset:0x102300 Initial:0x0000FFFF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_log_buf_length : 20; /* bit[0-19] :  */
        unsigned int  reserved            : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_tiny_log_buf_length_START  (0)
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL0_tiny_log_buf_length_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_DFX_LOG_CTRL1_UNION
 struct description   : TINY_DFX_LOG_CTRL1 Register structure definition
                        Address Offset:0x102304 Initial:0x0000FFFF Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_log_af_threshold : 20; /* bit[0-19] :  */
        unsigned int  reserved              : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_DFX_LOG_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL1_tiny_log_af_threshold_START  (0)
#define SOC_NPU_HWTS_TINY_DFX_LOG_CTRL1_tiny_log_af_threshold_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR0_UNION
 struct description   : TINY_DFX_LOG_BASE_ADDR0 Register structure definition
                        Address Offset:0x102308 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_log_base_addr_l : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR0_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR0_tiny_log_base_addr_l_START  (0)
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR0_tiny_log_base_addr_l_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR1_UNION
 struct description   : TINY_DFX_LOG_BASE_ADDR1 Register structure definition
                        Address Offset:0x10230c Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_log_base_addr_h          : 16; /* bit[0-15] :  */
        unsigned int  reserved                      : 15; /* bit[16-30]:  */
        unsigned int  tiny_log_base_addr_is_virtual : 1;  /* bit[31]   :  */
    } reg;
} SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR1_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR1_tiny_log_base_addr_h_START           (0)
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR1_tiny_log_base_addr_h_END             (15)
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR1_tiny_log_base_addr_is_virtual_START  (31)
#define SOC_NPU_HWTS_TINY_DFX_LOG_BASE_ADDR1_tiny_log_base_addr_is_virtual_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_INITIAL_UNION
 struct description   : TINY_DFX_LOG_WPTR_INITIAL Register structure definition
                        Address Offset:0x102310 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_log_wptr_initial : 1;  /* bit[0]   :  */
        unsigned int  reserved              : 31; /* bit[1-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_INITIAL_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_INITIAL_tiny_log_wptr_initial_START  (0)
#define SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_INITIAL_tiny_log_wptr_initial_END    (0)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_UNION
 struct description   : TINY_DFX_LOG_WPTR Register structure definition
                        Address Offset:0x102314 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_log_wptr : 20; /* bit[0-19] :  */
        unsigned int  reserved      : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_tiny_log_wptr_START  (0)
#define SOC_NPU_HWTS_TINY_DFX_LOG_WPTR_tiny_log_wptr_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_DFX_LOG_RPTR_UNION
 struct description   : TINY_DFX_LOG_RPTR Register structure definition
                        Address Offset:0x102318 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_log_rptr : 20; /* bit[0-19] :  */
        unsigned int  reserved      : 12; /* bit[20-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_DFX_LOG_RPTR_UNION;
#endif
#define SOC_NPU_HWTS_TINY_DFX_LOG_RPTR_tiny_log_rptr_START  (0)
#define SOC_NPU_HWTS_TINY_DFX_LOG_RPTR_tiny_log_rptr_END    (19)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_AXPROT_SETTING0_UNION
 struct description   : TINY_AXPROT_SETTING0 Register structure definition
                        Address Offset:0x108200 Initial:0x00202000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_arprot_sqe     : 3;  /* bit[0-2]  :  */
        unsigned int  reserved_0          : 1;  /* bit[3]    :  */
        unsigned int  tiny_awprot_cqe     : 3;  /* bit[4-6]  :  */
        unsigned int  reserved_1          : 1;  /* bit[7]    :  */
        unsigned int  tiny_arprot_swapbuf : 3;  /* bit[8-10] :  */
        unsigned int  reserved_2          : 1;  /* bit[11]   :  */
        unsigned int  tiny_awprot_log     : 3;  /* bit[12-14]:  */
        unsigned int  reserved_3          : 1;  /* bit[15]   :  */
        unsigned int  reserved_4          : 3;  /* bit[16-18]:  */
        unsigned int  reserved_5          : 1;  /* bit[19]   :  */
        unsigned int  tiny_awprot_prof    : 3;  /* bit[20-22]:  */
        unsigned int  reserved_6          : 9;  /* bit[23-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_AXPROT_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_arprot_sqe_START      (0)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_arprot_sqe_END        (2)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_awprot_cqe_START      (4)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_awprot_cqe_END        (6)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_arprot_swapbuf_START  (8)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_arprot_swapbuf_END    (10)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_awprot_log_START      (12)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_awprot_log_END        (14)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_awprot_prof_START     (20)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING0_tiny_awprot_prof_END       (22)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_AXPROT_SETTING1_UNION
 struct description   : TINY_AXPROT_SETTING1 Register structure definition
                        Address Offset:0x108204 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_awprot_aic         : 3;  /* bit[0-2]  :  */
        unsigned int  reserved_0              : 1;  /* bit[3]    :  */
        unsigned int  tiny_arprot_aic         : 3;  /* bit[4-6]  :  */
        unsigned int  reserved_1              : 1;  /* bit[7]    :  */
        unsigned int  tiny_awprot_aiv         : 3;  /* bit[8-10] :  */
        unsigned int  reserved_2              : 1;  /* bit[11]   :  */
        unsigned int  tiny_arprot_aiv         : 3;  /* bit[12-14]:  */
        unsigned int  reserved_3              : 1;  /* bit[15]   :  */
        unsigned int  tiny_awprot_write_value : 3;  /* bit[16-18]:  */
        unsigned int  reserved_4              : 1;  /* bit[19]   :  */
        unsigned int  tiny_awprot_swapbuf     : 3;  /* bit[20-22]:  */
        unsigned int  reserved_5              : 9;  /* bit[23-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_AXPROT_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_awprot_aic_START          (0)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_awprot_aic_END            (2)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_arprot_aic_START          (4)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_arprot_aic_END            (6)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_awprot_aiv_START          (8)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_awprot_aiv_END            (10)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_arprot_aiv_START          (12)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_arprot_aiv_END            (14)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_awprot_write_value_START  (16)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_awprot_write_value_END    (18)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_awprot_swapbuf_START      (20)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING1_tiny_awprot_swapbuf_END        (22)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_AXPROT_SETTING2_UNION
 struct description   : TINY_AXPROT_SETTING2 Register structure definition
                        Address Offset:0x108208 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_awprot_eff_aic : 3;  /* bit[0-2] :  */
        unsigned int  reserved_0          : 1;  /* bit[3]   :  */
        unsigned int  tiny_arprot_eff_aic : 3;  /* bit[4-6] :  */
        unsigned int  reserved_1          : 1;  /* bit[7]   :  */
        unsigned int  reserved_2          : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_AXPROT_SETTING2_UNION;
#endif
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING2_tiny_awprot_eff_aic_START  (0)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING2_tiny_awprot_eff_aic_END    (2)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING2_tiny_arprot_eff_aic_START  (4)
#define SOC_NPU_HWTS_TINY_AXPROT_SETTING2_tiny_arprot_eff_aic_END    (6)




/****************************************************************************
                     (14/14) tiny_int_reg
 ****************************************************************************/
/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_UNION
 struct description   : TINY_L1_NORMAL_INTERRUPT Register structure definition
                        Address Offset:0x109000 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l1_sqe_done_status    : 1;  /* bit[0]    : in bypass mode, this would be flagged whenever AI core reports done interrupt, while in the case of non bypass mode, this would be flagged whenever a SQE had finished, and the SQE had IE bit set (== 1)
                                                                      *** please note, this would not block SQ *** */
        unsigned int  tiny_l1_pre_paused_status  : 1;  /* bit[1]    : when a SQE is executed, and before any blocks of the corresponding task is being issued, and SQE.pre_p bit was set, main fsm would go into a pre_p wait state, to wait for the task_resume pulse above is issued to continue from going into the next state */
        unsigned int  tiny_l1_post_paused_status : 1;  /* bit[2]    : when a SQE is executed and all of the blocks have completed, before pctrace and profile counters have been read out and written to their corresponding buffers, and before writing out the CQE to the corresponding CQ, and the SQE.post_p bit was set, main fsm would go into a post_p wait state, to wait for the task_resume pulse above is issued to continue to go to the destinated next state
                                                                      Note this would block SQ */
        unsigned int  tiny_l1_cq_full_status     : 1;  /* bit[3]    : when a SQ is picked, while the corresponding SQ's CQ was full, the main state machine would be stopped (until user issues a task_resume pulse above) and this status bit would be set to 1 to indicate this event
                                                                      ** please note, user should always update the cq_head or otherwise the main fsm would go back into the cq_full wait state */
        unsigned int  tiny_l1_task_paused_status : 1;  /* bit[4]    : when task_pause pulse is issued above and the conditions described above was met, this status bit would be set to 1 */
        unsigned int  reserved_0                 : 1;  /* bit[5]    : SQ executes a record_event, and the event table's pending bit == 1
                                                                      **** 1951 only ****
                                                                      *** please note this would not block SQ *** */
        unsigned int  reserved_1                 : 1;  /* bit[6]    : L2 buffer needed to be swapped back in
                                                                      **** baltimore only **** */
        unsigned int  reserved_2                 : 1;  /* bit[7]    : L2 buffer needed to be swapped out. Triggered to the SQ that currently owns the L2 buffer, that the SQ to be swapped out
                                                                      **** baltimore only **** */
        unsigned int  tiny_l1_sq_done_status     : 1;  /* bit[8]    : Whenever SQE has completed and SQ_head is updated, and SQ_head == SQ_tail (i.e. SQ is empty), this interrupt would be reported.
                                                                      *** please note this would not block SQ *** */
        unsigned int  tiny_l1_cqe_written_status : 1;  /* bit[9]    : If SQ.ban_cqe_write == 1'b0 && (SQE.wr_cqe == 1'b1 || SQE has finished with an error condition, while the corresponding error was masked)
                                                                      *** please note this would not block SQ *** */
        unsigned int  reserved_3                 : 22; /* bit[10-31]: These registers with _INTERRUPT suffix represents it was the raw interrupt status, before any mask is applied to them */
    } reg;
} SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_sqe_done_status_START     (0)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_sqe_done_status_END       (0)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_pre_paused_status_START   (1)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_pre_paused_status_END     (1)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_post_paused_status_START  (2)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_post_paused_status_END    (2)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_cq_full_status_START      (3)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_cq_full_status_END        (3)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_task_paused_status_START  (4)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_task_paused_status_END    (4)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_sq_done_status_START      (8)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_sq_done_status_END        (8)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_cqe_written_status_START  (9)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_tiny_l1_cqe_written_status_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_UNION
 struct description   : TINY_L1_DEBUG_INTERRUPT Register structure definition
                        Address Offset:0x109004 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l1_task_debug_status   : 1;  /* bit[0]   : debug was reported from AIC/AICPU/VEC down below, reported immediately in bypass mode, while would be delayed after main_fsm had completed all necessary handling */
        unsigned int  tiny_l1_debug_paused_status : 1;  /* bit[1]   : when debug_pause pulse was being issued above, and the conditions in the debug_pause interrupt above is fulfilled, the status would be set to 1 */
        unsigned int  reserved                    : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_tiny_l1_task_debug_status_START    (0)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_tiny_l1_task_debug_status_END      (0)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_tiny_l1_debug_paused_status_START  (1)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_tiny_l1_debug_paused_status_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_UNION
 struct description   : TINY_L1_ERROR_INTERRUPT Register structure definition
                        Address Offset:0x109008 Initial:0x00000000 Width:32
 register description : 20200324
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l1_task_error_status      : 1;  /* bit[0]   : error was reported from AIC/AICPU/VEC/SDMA tasks, would be reported immediately in bypass mode, while would be delayed after main_fsm had completed all necessary handling (e.g. writing CQ).
                                                                         There's a special case that if the CQ write also triggers an AXI bus error, then both bits would be set high */
        unsigned int  tiny_l1_task_timeout_status    : 1;  /* bit[1]   : When a SQ is activated, an internal counter would start counting. The counter would be stopped whenever the AIC/AICPU/VEC issues an exception / debug, or during the pre_p / post_p wait, or the active SQ has been changed to another SQ due to the sq_priority setting. The internal counter should be cleared whenever a task has been finished completely (including the corresponding CQE entry had been written out). If the active SQ's counter value is larger than the corresponding task type's task timeout threshold value's setting, this bit would be set to 1 to indicate this event, and main fsm would be held in the exception state until the exception handled pulse is issued by user, and the main FSM would be sent back to idle state
                                                                         This bit would be used to report *** ALLL *** timeout, i.e. AIC/AICPU/VEC/SDMA/NOTIY_WAIT that could trigger timeout. FW would need to further check SQCQ FSM to  */
        unsigned int  tiny_l1_task_trap_status       : 1;  /* bit[2]   : trap was reported from AIC/AICPU/VEC, would be reported immediately in bypass mode, while would be delayed after main_fsm had completed all necessary handling (e.g. writing CQ). */
        unsigned int  tiny_l1_sqe_error_status       : 1;  /* bit[3]   : When a certain SQCQ FSM had received a header with unexpected format (refer to FS for SQE error conditions). Once the error condition is triggered, HWTS would pause the respective SQ, finishes all outstanding AXI transections, and finally writes to this bit to indicate this error had happened */
        unsigned int  tiny_l1_sw_status_error_status : 1;  /* bit[4]   : When task is resumed and the corresponding sw_status is != 0, the SQE would be considered as finished with error, after CQE is optionally written */
        unsigned int  tiny_l1_bus_error_status       : 1;  /* bit[5]   : When certain SQ fsm read/write to axi bus through the axi bus master and got an error(either slv_err, dec_err or poison), HWTS would stop **ALL** SQ_CQ_FSM, and wait for all outstnading AXI transections to report, before setting this status bit to 1. For further error reason, can refer to the DFX_BUS_ERR register in 0x208. */
        unsigned int  tiny_l1_ecc_error_status       : 1;  /* bit[6]   : When prefetch_fsm / profile FSM reads out data from the ECC protected SRAM buffers, and a 2bit ecc error had occured, **ALL** SQCQ FSM would be stopped, waiting for any outstanding AXI transections to finish, and this bit would be set to 1 */
        unsigned int  tiny_l1_pool_conflict_status   : 1;  /* bit[7]   : There were 4 pools for each SDMA channels / AIC / AICPU / Vector core resources. Users could regroup resources between groups, however if programmers had made a mistake, that the same core to 2 separate groups, error would be reported through this register, and stop **ALL** SQ_CQ_FSM */
        unsigned int  reserved                       : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_task_error_status_START       (0)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_task_error_status_END         (0)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_task_timeout_status_START     (1)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_task_timeout_status_END       (1)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_task_trap_status_START        (2)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_task_trap_status_END          (2)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_sqe_error_status_START        (3)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_sqe_error_status_END          (3)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_sw_status_error_status_START  (4)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_sw_status_error_status_END    (4)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_bus_error_status_START        (5)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_bus_error_status_END          (5)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_ecc_error_status_START        (6)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_ecc_error_status_END          (6)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_pool_conflict_status_START    (7)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_tiny_l1_pool_conflict_status_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_UNION
 struct description   : TINY_L1_DFX_INTERRUPT Register structure definition
                        Address Offset:0x10900c Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l1_profile_almost_full : 1;  /* bit[0]   : the behavior is similiar to the TINY_log_almost_full above, the difference was the related setting register was profile_{wr,rd}_ptr, profile_buf_size and profile_af_threshold */
        unsigned int  tiny_l1_trace_almost_full   : 1;  /* bit[1]   : the behavior is similiar to the TINY_log_almost_full above, the difference was the related setting register was pct_{wr,rd}_ptr, pct_buf_size and pct_af_threshold */
        unsigned int  tiny_l1_log_almost_full     : 1;  /* bit[2]   : when main fsm is writing out a log entry, and the log buffer size was larger than the log buffer almost full threshold, i.e. (log_wr_ptr - log_rd_ptr) % log_buf_len > log_af_threshold, main fsm would generate a pulse to indicate this event and held by this register bit.

                                                                      Note
                                                                      1) main fsm would not pause the state machine even if the above condition is fulfilled. Even if log_wr_ptr catches up to log_rd_ptr, data would simply be overwritten in the log buffer.
                                                                      2) main fsm would continously issue this interrupt whenever it tries to write an log entry and the above condition is fulfilled. Therefore host processor should not just clear this bit without actually reading out the data but not updating the log_rd_ptr. Also one should always clear this status bit before updating the log_rd_ptr */
        unsigned int  reserved                    : 29; /* bit[3-31]: Please note, DFX buffer almost full and virtualization group timeout interrupt do not distinguish whether SQ is secure or not */
    } reg;
} SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_tiny_l1_profile_almost_full_START  (0)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_tiny_l1_profile_almost_full_END    (0)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_tiny_l1_trace_almost_full_START    (1)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_tiny_l1_trace_almost_full_END      (1)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_tiny_l1_log_almost_full_START      (2)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_tiny_l1_log_almost_full_END        (2)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_UNION
 struct description   : TINY_L1_DFX_INTERRUPT_FORCE Register structure definition
                        Address Offset:0x109020 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l1_profile_almost_full_force : 1;  /* bit[0]   :  */
        unsigned int  tiny_l1_trace_almost_full_force   : 1;  /* bit[1]   :  */
        unsigned int  tiny_l1_log_almost_full_force     : 1;  /* bit[2]   :  */
        unsigned int  reserved                          : 29; /* bit[3-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_tiny_l1_profile_almost_full_force_START  (0)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_tiny_l1_profile_almost_full_force_END    (0)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_tiny_l1_trace_almost_full_force_START    (1)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_tiny_l1_trace_almost_full_force_END      (1)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_tiny_l1_log_almost_full_force_START      (2)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_FORCE_tiny_l1_log_almost_full_force_END        (2)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_UNION
 struct description   : TINY_L1_ERROR_INTERRUPT_FORCE Register structure definition
                        Address Offset:0x109024 Initial:0x00000000 Width:32
 register description : 20200324
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  reserved_0                  : 5;  /* bit[0-4] :  */
        unsigned int  tiny_l1_bus_error_force     : 1;  /* bit[5]   :  */
        unsigned int  tiny_l1_ecc_error_force     : 1;  /* bit[6]   :  */
        unsigned int  tiny_l1_pool_conflict_force : 1;  /* bit[7]   :  */
        unsigned int  reserved_1                  : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_tiny_l1_bus_error_force_START      (5)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_tiny_l1_bus_error_force_END        (5)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_tiny_l1_ecc_error_force_START      (6)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_tiny_l1_ecc_error_force_END        (6)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_tiny_l1_pool_conflict_force_START  (7)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_FORCE_tiny_l1_pool_conflict_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_UNION
 struct description   : TINY_L1_NORMAL_MASK Register structure definition
                        Address Offset:0x109080 Initial:0x0000030F Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l1_sqe_done_mask    : 1;  /* bit[0]    :  */
        unsigned int  tiny_l1_pre_paused_mask  : 1;  /* bit[1]    :  */
        unsigned int  tiny_l1_post_paused_mask : 1;  /* bit[2]    :  */
        unsigned int  tiny_l1_cq_full_mask     : 1;  /* bit[3]    :  */
        unsigned int  reserved_0               : 1;  /* bit[4]    :  */
        unsigned int  reserved_1               : 1;  /* bit[5]    :  */
        unsigned int  reserved_2               : 1;  /* bit[6]    :  */
        unsigned int  reserved_3               : 1;  /* bit[7]    :  */
        unsigned int  tiny_l1_sq_done_mask     : 1;  /* bit[8]    :  */
        unsigned int  tiny_l1_cqe_written_mask : 1;  /* bit[9]    :  */
        unsigned int  reserved_4               : 22; /* bit[10-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_sqe_done_mask_START     (0)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_sqe_done_mask_END       (0)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_pre_paused_mask_START   (1)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_pre_paused_mask_END     (1)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_post_paused_mask_START  (2)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_post_paused_mask_END    (2)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_cq_full_mask_START      (3)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_cq_full_mask_END        (3)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_sq_done_mask_START      (8)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_sq_done_mask_END        (8)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_cqe_written_mask_START  (9)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_MASK_tiny_l1_cqe_written_mask_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L1_DEBUG_MASK_UNION
 struct description   : TINY_L1_DEBUG_MASK Register structure definition
                        Address Offset:0x109084 Initial:0x00000003 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l1_task_debug_mask   : 1;  /* bit[0]   :  */
        unsigned int  tiny_l1_debug_paused_mask : 1;  /* bit[1]   :  */
        unsigned int  reserved                  : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L1_DEBUG_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_DEBUG_MASK_tiny_l1_task_debug_mask_START    (0)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_MASK_tiny_l1_task_debug_mask_END      (0)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_MASK_tiny_l1_debug_paused_mask_START  (1)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_MASK_tiny_l1_debug_paused_mask_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L1_ERROR_MASK_UNION
 struct description   : TINY_L1_ERROR_MASK Register structure definition
                        Address Offset:0x109088 Initial:0x000000FF Width:32
 register description : 20200324
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l1_task_error_mask      : 1;  /* bit[0]   :  */
        unsigned int  tiny_l1_task_timeout_mask    : 1;  /* bit[1]   :  */
        unsigned int  tiny_l1_task_trap_mask       : 1;  /* bit[2]   :  */
        unsigned int  tiny_l1_sqe_error_mask       : 1;  /* bit[3]   :  */
        unsigned int  tiny_l1_sw_status_error_mask : 1;  /* bit[4]   :  */
        unsigned int  tiny_l1_bus_error_mask       : 1;  /* bit[5]   :  */
        unsigned int  tiny_l1_ecc_error_mask       : 1;  /* bit[6]   :  */
        unsigned int  tiny_l1_pool_conflict_mask   : 1;  /* bit[7]   :  */
        unsigned int  reserved                     : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L1_ERROR_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_task_error_mask_START       (0)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_task_error_mask_END         (0)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_task_timeout_mask_START     (1)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_task_timeout_mask_END       (1)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_task_trap_mask_START        (2)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_task_trap_mask_END          (2)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_sqe_error_mask_START        (3)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_sqe_error_mask_END          (3)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_sw_status_error_mask_START  (4)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_sw_status_error_mask_END    (4)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_bus_error_mask_START        (5)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_bus_error_mask_END          (5)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_ecc_error_mask_START        (6)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_ecc_error_mask_END          (6)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_pool_conflict_mask_START    (7)
#define SOC_NPU_HWTS_TINY_L1_ERROR_MASK_tiny_l1_pool_conflict_mask_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L1_DFX_MASK_UNION
 struct description   : TINY_L1_DFX_MASK Register structure definition
                        Address Offset:0x10908c Initial:0x00000007 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l1_profile_almost_full_mask  : 1;  /* bit[0]   :  */
        unsigned int  tiny_l1_pc_trace_almost_full_mask : 1;  /* bit[1]   :  */
        unsigned int  tiny_l1_log_almost_full_mask      : 1;  /* bit[2]   :  */
        unsigned int  reserved                          : 29; /* bit[3-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L1_DFX_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_DFX_MASK_tiny_l1_profile_almost_full_mask_START   (0)
#define SOC_NPU_HWTS_TINY_L1_DFX_MASK_tiny_l1_profile_almost_full_mask_END     (0)
#define SOC_NPU_HWTS_TINY_L1_DFX_MASK_tiny_l1_pc_trace_almost_full_mask_START  (1)
#define SOC_NPU_HWTS_TINY_L1_DFX_MASK_tiny_l1_pc_trace_almost_full_mask_END    (1)
#define SOC_NPU_HWTS_TINY_L1_DFX_MASK_tiny_l1_log_almost_full_mask_START       (2)
#define SOC_NPU_HWTS_TINY_L1_DFX_MASK_tiny_l1_log_almost_full_mask_END         (2)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_UNION
 struct description   : TINY_L1_NORMAL_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x109100 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l1_sqe_done_pending    : 1;  /* bit[0]    :  */
        unsigned int  tiny_l1_pre_paused_pending  : 1;  /* bit[1]    :  */
        unsigned int  tiny_l1_post_paused_pending : 1;  /* bit[2]    :  */
        unsigned int  tiny_l1_cq_full_pending     : 1;  /* bit[3]    :  */
        unsigned int  tiny_l1_task_paused_pending : 1;  /* bit[4]    :  */
        unsigned int  reserved_0                  : 1;  /* bit[5]    :  */
        unsigned int  reserved_1                  : 1;  /* bit[6]    :  */
        unsigned int  reserved_2                  : 1;  /* bit[7]    :  */
        unsigned int  tiny_l1_sq_done_pending     : 1;  /* bit[8]    :  */
        unsigned int  tiny_l1_cqe_written_pending : 1;  /* bit[9]    :  */
        unsigned int  reserved_3                  : 22; /* bit[10-31]: These _pending bits would be the "masked" version of the raw interrupt status above, would help interrupt handler to save a few read / & operations's cycle */
    } reg;
} SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_sqe_done_pending_START     (0)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_sqe_done_pending_END       (0)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_pre_paused_pending_START   (1)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_pre_paused_pending_END     (1)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_post_paused_pending_START  (2)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_post_paused_pending_END    (2)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_cq_full_pending_START      (3)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_cq_full_pending_END        (3)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_task_paused_pending_START  (4)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_task_paused_pending_END    (4)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_sq_done_pending_START      (8)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_sq_done_pending_END        (8)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_cqe_written_pending_START  (9)
#define SOC_NPU_HWTS_TINY_L1_NORMAL_INTERRUPT_PENDING_tiny_l1_cqe_written_pending_END    (9)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_PENDING_UNION
 struct description   : TINY_L1_DEBUG_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x109104 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l1_task_debug_pending   : 1;  /* bit[0]   :  */
        unsigned int  tiny_l1_debug_paused_pending : 1;  /* bit[1]   :  */
        unsigned int  reserved                     : 30; /* bit[2-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_PENDING_tiny_l1_task_debug_pending_START    (0)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_PENDING_tiny_l1_task_debug_pending_END      (0)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_PENDING_tiny_l1_debug_paused_pending_START  (1)
#define SOC_NPU_HWTS_TINY_L1_DEBUG_INTERRUPT_PENDING_tiny_l1_debug_paused_pending_END    (1)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_UNION
 struct description   : TINY_L1_ERROR_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x109108 Initial:0x00000000 Width:32
 register description : 20200324
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l1_task_error_pending      : 1;  /* bit[0]   :  */
        unsigned int  tiny_l1_task_timeout_pending    : 1;  /* bit[1]   :  */
        unsigned int  tiny_l1_task_trap_pending       : 1;  /* bit[2]   :  */
        unsigned int  tiny_l1_sqe_error_pending       : 1;  /* bit[3]   :  */
        unsigned int  tiny_l1_sw_status_error_pending : 1;  /* bit[4]   :  */
        unsigned int  tiny_l1_bus_error_pending       : 1;  /* bit[5]   :  */
        unsigned int  tiny_l1_ecc_error_pending       : 1;  /* bit[6]   :  */
        unsigned int  tiny_l1_pool_conflict_pending   : 1;  /* bit[7]   :  */
        unsigned int  reserved                        : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_task_error_pending_START       (0)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_task_error_pending_END         (0)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_task_timeout_pending_START     (1)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_task_timeout_pending_END       (1)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_task_trap_pending_START        (2)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_task_trap_pending_END          (2)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_sqe_error_pending_START        (3)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_sqe_error_pending_END          (3)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_sw_status_error_pending_START  (4)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_sw_status_error_pending_END    (4)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_bus_error_pending_START        (5)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_bus_error_pending_END          (5)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_ecc_error_pending_START        (6)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_ecc_error_pending_END          (6)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_pool_conflict_pending_START    (7)
#define SOC_NPU_HWTS_TINY_L1_ERROR_INTERRUPT_PENDING_tiny_l1_pool_conflict_pending_END      (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_UNION
 struct description   : TINY_L1_DFX_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x10910c Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l1_profile_almost_full_pending  : 1;  /* bit[0]   :  */
        unsigned int  tiny_l1_pc_trace_almost_full_pending : 1;  /* bit[1]   :  */
        unsigned int  tiny_l1_log_almost_full_pending      : 1;  /* bit[2]   :  */
        unsigned int  reserved                             : 29; /* bit[3-31]: These registers with _INTERRUPT suffix represents it was the raw interrupt status, before any mask is applied to them */
    } reg;
} SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_tiny_l1_profile_almost_full_pending_START   (0)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_tiny_l1_profile_almost_full_pending_END     (0)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_tiny_l1_pc_trace_almost_full_pending_START  (1)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_tiny_l1_pc_trace_almost_full_pending_END    (1)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_tiny_l1_log_almost_full_pending_START       (2)
#define SOC_NPU_HWTS_TINY_L1_DFX_INTERRUPT_PENDING_tiny_l1_log_almost_full_pending_END         (2)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_UNION
 struct description   : TINY_L2_NORMAL_SQE_DONE_INTERRUPT Register structure definition
                        Address Offset:0x10a000+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_sqe_done_status : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_tiny_l2_sqe_done_status_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_tiny_l2_sqe_done_status_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_UNION
 struct description   : TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT Register structure definition
                        Address Offset:0x10a008+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_pre_paused_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved                  : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_tiny_l2_pre_paused_status_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_tiny_l2_pre_paused_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_UNION
 struct description   : TINY_L2_NORMAL_POST_PAUSED_INTERRUPT Register structure definition
                        Address Offset:0x10a010+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_post_paused_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved                   : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_tiny_l2_post_paused_status_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_tiny_l2_post_paused_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_UNION
 struct description   : TINY_L2_NORMAL_CQ_FULL_INTERRUPT Register structure definition
                        Address Offset:0x10a018+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_cq_full_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved               : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_tiny_l2_cq_full_status_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_tiny_l2_cq_full_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_UNION
 struct description   : TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT Register structure definition
                        Address Offset:0x10a020+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_paused_status : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_tiny_l2_task_paused_status_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_tiny_l2_task_paused_status_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_UNION
 struct description   : TINY_L2_NORMAL_SQ_DONE_INTERRUPT Register structure definition
                        Address Offset:0x10a028+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_sq_done_status : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_tiny_l2_sq_done_status_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_tiny_l2_sq_done_status_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_UNION
 struct description   : TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT Register structure definition
                        Address Offset:0x10a030+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_cqe_written_status : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_tiny_l2_cqe_written_status_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_tiny_l2_cqe_written_status_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_UNION
 struct description   : TINY_L2_TASK_DEBUG_INTERRUPT Register structure definition
                        Address Offset:0x10a100+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_debug_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved                  : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_tiny_l2_task_debug_status_START  (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_tiny_l2_task_debug_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_UNION
 struct description   : TINY_L2_DEBUG_PAUSED_INTERRUPT Register structure definition
                        Address Offset:0x10a108+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_debug_paused_status : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_tiny_l2_debug_paused_status_START  (0)
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_tiny_l2_debug_paused_status_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_UNION
 struct description   : TINY_L2_TASK_ERROR_INTERRUPT Register structure definition
                        Address Offset:0x10a200+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_error_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved                  : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_tiny_l2_task_error_status_START  (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_tiny_l2_task_error_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_UNION
 struct description   : TINY_L2_TASK_TIMEOUT_INTERRUPT Register structure definition
                        Address Offset:0x10a208+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_timeout_status : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_tiny_l2_task_timeout_status_START  (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_tiny_l2_task_timeout_status_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_UNION
 struct description   : TINY_L2_TASK_TRAP_INTERRUPT Register structure definition
                        Address Offset:0x10a210+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_trap_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved                 : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_tiny_l2_task_trap_status_START  (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_tiny_l2_task_trap_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_UNION
 struct description   : TINY_L2_SQE_ERROR_INTERRUPT Register structure definition
                        Address Offset:0x10a218+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_sqe_error_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved                 : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_tiny_l2_sqe_error_status_START  (0)
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_tiny_l2_sqe_error_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_UNION
 struct description   : TINY_L2_SW_STATUS_ERROR_INTERRUPT Register structure definition
                        Address Offset:0x10a220+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_sw_status_error_status : 8;  /* bit[0-7] :  */
        unsigned int  reserved                       : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_tiny_l2_sw_status_error_status_START  (0)
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_tiny_l2_sw_status_error_status_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_FORCE_UNION
 struct description   : TINY_L2_NORMAL_SQE_DONE_FORCE Register structure definition
                        Address Offset:0x10a300+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_sqe_done_force : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_FORCE_tiny_l2_sqe_done_force_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_FORCE_tiny_l2_sqe_done_force_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_FORCE_UNION
 struct description   : TINY_L2_NORMAL_PRE_PAUSED_FORCE Register structure definition
                        Address Offset:0x10a308+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_pre_paused_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved                 : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_FORCE_tiny_l2_pre_paused_force_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_FORCE_tiny_l2_pre_paused_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_FORCE_UNION
 struct description   : TINY_L2_NORMAL_POST_PAUSED_FORCE Register structure definition
                        Address Offset:0x10a310+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_post_paused_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved                  : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_FORCE_tiny_l2_post_paused_force_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_FORCE_tiny_l2_post_paused_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_FORCE_UNION
 struct description   : TINY_L2_NORMAL_CQ_FULL_FORCE Register structure definition
                        Address Offset:0x10a318+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_cq_full_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved              : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_FORCE_tiny_l2_cq_full_force_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_FORCE_tiny_l2_cq_full_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_FORCE_UNION
 struct description   : TINY_L2_NORMAL_TASK_PAUSED_FORCE Register structure definition
                        Address Offset:0x10a320+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_paused_force : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_FORCE_tiny_l2_task_paused_force_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_FORCE_tiny_l2_task_paused_force_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_FORCE_UNION
 struct description   : TINY_L2_NORMAL_SQ_DONE_FORCE Register structure definition
                        Address Offset:0x10a328+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_sq_done_force : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_FORCE_tiny_l2_sq_done_force_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_FORCE_tiny_l2_sq_done_force_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_FORCE_UNION
 struct description   : TINY_L2_NORMAL_CQE_WRITTEN_FORCE Register structure definition
                        Address Offset:0x10a330+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_cqe_written_force : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_FORCE_tiny_l2_cqe_written_force_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_FORCE_tiny_l2_cqe_written_force_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_FORCE_UNION
 struct description   : TINY_L2_TASK_DEBUG_FORCE Register structure definition
                        Address Offset:0x10a400+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_debug_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved                 : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_FORCE_tiny_l2_task_debug_force_START  (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_FORCE_tiny_l2_task_debug_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_FORCE_UNION
 struct description   : TINY_L2_DEBUG_PAUSED_FORCE Register structure definition
                        Address Offset:0x10a408+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_debug_paused_force : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_FORCE_tiny_l2_debug_paused_force_START  (0)
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_FORCE_tiny_l2_debug_paused_force_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_TASK_ERROR_FORCE_UNION
 struct description   : TINY_L2_TASK_ERROR_FORCE Register structure definition
                        Address Offset:0x10a500+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_error_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved                 : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_ERROR_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_FORCE_tiny_l2_task_error_force_START  (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_FORCE_tiny_l2_task_error_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_FORCE_UNION
 struct description   : TINY_L2_TASK_TIMEOUT_FORCE Register structure definition
                        Address Offset:0x10a508+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_timeout_force : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_FORCE_tiny_l2_task_timeout_force_START  (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_FORCE_tiny_l2_task_timeout_force_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_TASK_TRAP_FORCE_UNION
 struct description   : TINY_L2_TASK_TRAP_FORCE Register structure definition
                        Address Offset:0x10a510+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_trap_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved                : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_TRAP_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_FORCE_tiny_l2_task_trap_force_START  (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_FORCE_tiny_l2_task_trap_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_SQE_ERROR_FORCE_UNION
 struct description   : TINY_L2_SQE_ERROR_FORCE Register structure definition
                        Address Offset:0x10a518+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_sqe_error_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved                : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_SQE_ERROR_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_FORCE_tiny_l2_sqe_error_force_START  (0)
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_FORCE_tiny_l2_sqe_error_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_FORCE_UNION
 struct description   : TINY_L2_SW_STATUS_ERROR_FORCE Register structure definition
                        Address Offset:0x10a520+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_sw_status_error_force : 8;  /* bit[0-7] :  */
        unsigned int  reserved                      : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_FORCE_tiny_l2_sw_status_error_force_START  (0)
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_FORCE_tiny_l2_sw_status_error_force_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_MASK_UNION
 struct description   : TINY_L2_NORMAL_SQE_DONE_MASK Register structure definition
                        Address Offset:0x10a600+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_sqe_done_mask : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_MASK_tiny_l2_sqe_done_mask_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_MASK_tiny_l2_sqe_done_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_MASK_UNION
 struct description   : TINY_L2_NORMAL_PRE_PAUSED_MASK Register structure definition
                        Address Offset:0x10a608+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_pre_paused_mask : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_MASK_tiny_l2_pre_paused_mask_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_MASK_tiny_l2_pre_paused_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_MASK_UNION
 struct description   : TINY_L2_NORMAL_POST_PAUSED_MASK Register structure definition
                        Address Offset:0x10a610+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_post_paused_mask : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_MASK_tiny_l2_post_paused_mask_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_MASK_tiny_l2_post_paused_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_MASK_UNION
 struct description   : TINY_L2_NORMAL_CQ_FULL_MASK Register structure definition
                        Address Offset:0x10a618+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_cq_full_mask : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_MASK_tiny_l2_cq_full_mask_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_MASK_tiny_l2_cq_full_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_MASK_UNION
 struct description   : TINY_L2_NORMAL_TASK_PAUSED_MASK Register structure definition
                        Address Offset:0x10a620+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_paused_mask : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_MASK_tiny_l2_task_paused_mask_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_MASK_tiny_l2_task_paused_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_MASK_UNION
 struct description   : TINY_L2_NORMAL_SQ_DONE_MASK Register structure definition
                        Address Offset:0x10a628+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_sq_done_mask : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_MASK_tiny_l2_sq_done_mask_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_MASK_tiny_l2_sq_done_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_MASK_UNION
 struct description   : TINY_L2_NORMAL_CQE_WRITTEN_MASK Register structure definition
                        Address Offset:0x10a630+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_cqe_written_mask : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_MASK_tiny_l2_cqe_written_mask_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_MASK_tiny_l2_cqe_written_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_MASK_UNION
 struct description   : TINY_L2_TASK_DEBUG_MASK Register structure definition
                        Address Offset:0x10a700+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_debug_mask : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_MASK_tiny_l2_task_debug_mask_START  (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_MASK_tiny_l2_task_debug_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_MASK_UNION
 struct description   : TINY_L2_DEBUG_PAUSED_MASK Register structure definition
                        Address Offset:0x10a708+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_debug_paused_mask : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_MASK_tiny_l2_debug_paused_mask_START  (0)
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_MASK_tiny_l2_debug_paused_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_TASK_ERROR_MASK_UNION
 struct description   : TINY_L2_TASK_ERROR_MASK Register structure definition
                        Address Offset:0x10a800+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_error_mask : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_ERROR_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_MASK_tiny_l2_task_error_mask_START  (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_MASK_tiny_l2_task_error_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_MASK_UNION
 struct description   : TINY_L2_TASK_TIMEOUT_MASK Register structure definition
                        Address Offset:0x10a808+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_timeout_mask : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_MASK_tiny_l2_task_timeout_mask_START  (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_MASK_tiny_l2_task_timeout_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_TASK_TRAP_MASK_UNION
 struct description   : TINY_L2_TASK_TRAP_MASK Register structure definition
                        Address Offset:0x10a810+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_trap_mask : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_TRAP_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_MASK_tiny_l2_task_trap_mask_START  (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_MASK_tiny_l2_task_trap_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_SQE_ERROR_MASK_UNION
 struct description   : TINY_L2_SQE_ERROR_MASK Register structure definition
                        Address Offset:0x10a818+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_sqe_error_mask : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_SQE_ERROR_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_MASK_tiny_l2_sqe_error_mask_START  (0)
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_MASK_tiny_l2_sqe_error_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_MASK_UNION
 struct description   : TINY_L2_SW_STATUS_ERROR_MASK Register structure definition
                        Address Offset:0x10a820+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_sw_status_mask : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_MASK_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_MASK_tiny_l2_sw_status_mask_START  (0)
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_MASK_tiny_l2_sw_status_mask_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_PENDING_UNION
 struct description   : TINY_L2_NORMAL_SQE_DONE_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x10a900+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_sqe_done_pending : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_PENDING_tiny_l2_sqe_done_pending_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQE_DONE_INTERRUPT_PENDING_tiny_l2_sqe_done_pending_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_PENDING_UNION
 struct description   : TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x10a908+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_pre_paused_pending : 8;  /* bit[0-7] :  */
        unsigned int  reserved                   : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_PENDING_tiny_l2_pre_paused_pending_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_PRE_PAUSED_INTERRUPT_PENDING_tiny_l2_pre_paused_pending_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_PENDING_UNION
 struct description   : TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x10a910+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_post_paused_pending : 8;  /* bit[0-7] :  */
        unsigned int  reserved                    : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_PENDING_tiny_l2_post_paused_pending_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_POST_PAUSED_INTERRUPT_PENDING_tiny_l2_post_paused_pending_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_PENDING_UNION
 struct description   : TINY_L2_NORMAL_CQ_FULL_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x10a918+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_cq_full_pending : 8;  /* bit[0-7] :  */
        unsigned int  reserved                : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_PENDING_tiny_l2_cq_full_pending_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQ_FULL_INTERRUPT_PENDING_tiny_l2_cq_full_pending_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_PENDING_UNION
 struct description   : TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x10a920+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_paused_pending : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_PENDING_tiny_l2_task_paused_pending_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_TASK_PAUSED_INTERRUPT_PENDING_tiny_l2_task_paused_pending_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_PENDING_UNION
 struct description   : TINY_L2_NORMAL_SQ_DONE_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x10a928+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_sq_done_pending : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_PENDING_tiny_l2_sq_done_pending_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_SQ_DONE_INTERRUPT_PENDING_tiny_l2_sq_done_pending_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_PENDING_UNION
 struct description   : TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x10a930+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_cqe_written_pending : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_PENDING_tiny_l2_cqe_written_pending_START  (0)
#define SOC_NPU_HWTS_TINY_L2_NORMAL_CQE_WRITTEN_INTERRUPT_PENDING_tiny_l2_cqe_written_pending_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_PENDING_UNION
 struct description   : TINY_L2_TASK_DEBUG_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x10aa00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_debug_pending : 8;  /* bit[0-7] :  */
        unsigned int  reserved                   : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_PENDING_tiny_l2_task_debug_pending_START  (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_DEBUG_INTERRUPT_PENDING_tiny_l2_task_debug_pending_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_PENDING_UNION
 struct description   : TINY_L2_DEBUG_PAUSED_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x10aa08+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_debug_paused_pending : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_PENDING_tiny_l2_debug_paused_pending_START  (0)
#define SOC_NPU_HWTS_TINY_L2_DEBUG_PAUSED_INTERRUPT_PENDING_tiny_l2_debug_paused_pending_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_PENDING_UNION
 struct description   : TINY_L2_TASK_ERROR_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x10ab00+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_error_pending : 8;  /* bit[0-7] :  */
        unsigned int  reserved                   : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_PENDING_tiny_l2_task_error_pending_START  (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_ERROR_INTERRUPT_PENDING_tiny_l2_task_error_pending_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_PENDING_UNION
 struct description   : TINY_L2_TASK_TIMEOUT_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x10ab08+(m)*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_timeout_pending : 32; /* bit[0-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_PENDING_tiny_l2_task_timeout_pending_START  (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_TIMEOUT_INTERRUPT_PENDING_tiny_l2_task_timeout_pending_END    (31)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_PENDING_UNION
 struct description   : TINY_L2_TASK_TRAP_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x10ab10+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_task_trap_pending : 8;  /* bit[0-7] :  */
        unsigned int  reserved                  : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_PENDING_tiny_l2_task_trap_pending_START  (0)
#define SOC_NPU_HWTS_TINY_L2_TASK_TRAP_INTERRUPT_PENDING_tiny_l2_task_trap_pending_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_PENDING_UNION
 struct description   : TINY_L2_SQE_ERROR_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x10ab18+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_sqe_error_pending : 8;  /* bit[0-7] :  */
        unsigned int  reserved                  : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_PENDING_tiny_l2_sqe_error_pending_START  (0)
#define SOC_NPU_HWTS_TINY_L2_SQE_ERROR_INTERRUPT_PENDING_tiny_l2_sqe_error_pending_END    (7)


/*****************************************************************************
 struct               : SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_PENDING_UNION
 struct description   : TINY_L2_SW_STATUS_ERROR_INTERRUPT_PENDING Register structure definition
                        Address Offset:0x10ab20+0*0x4 Initial:0x00000000 Width:32
 register description :
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int      value;
    struct {
        unsigned int  tiny_l2_sw_status_error_pending : 8;  /* bit[0-7] :  */
        unsigned int  reserved                        : 24; /* bit[8-31]:  */
    } reg;
} SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_PENDING_tiny_l2_sw_status_error_pending_START  (0)
#define SOC_NPU_HWTS_TINY_L2_SW_STATUS_ERROR_INTERRUPT_PENDING_tiny_l2_sw_status_error_pending_END    (7)






/*****************************************************************************
  8 others
*****************************************************************************/



/*****************************************************************************
  9 global values
*****************************************************************************/



/*****************************************************************************
  10 global functions
*****************************************************************************/


#ifdef __cplusplus
#if __cplusplus
    }
#endif
#endif

#endif /* end of soc_npu_hwts_interface.h */
