    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; PWM1
PWM1__0__DM__MASK EQU 0x38
PWM1__0__DM__SHIFT EQU 3
PWM1__0__DR EQU CYREG_PRT1_DR
PWM1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM1__0__HSIOM_MASK EQU 0x000000F0
PWM1__0__HSIOM_SHIFT EQU 4
PWM1__0__INTCFG EQU CYREG_PRT1_INTCFG
PWM1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM1__0__MASK EQU 0x02
PWM1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM1__0__OUT_SEL_SHIFT EQU 2
PWM1__0__OUT_SEL_VAL EQU 2
PWM1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM1__0__PC EQU CYREG_PRT1_PC
PWM1__0__PC2 EQU CYREG_PRT1_PC2
PWM1__0__PORT EQU 1
PWM1__0__PS EQU CYREG_PRT1_PS
PWM1__0__SHIFT EQU 1
PWM1__DR EQU CYREG_PRT1_DR
PWM1__INTCFG EQU CYREG_PRT1_INTCFG
PWM1__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM1__MASK EQU 0x02
PWM1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM1__PC EQU CYREG_PRT1_PC
PWM1__PC2 EQU CYREG_PRT1_PC2
PWM1__PORT EQU 1
PWM1__PS EQU CYREG_PRT1_PS
PWM1__SHIFT EQU 1

; PWM2
PWM2__0__DM__MASK EQU 0x1C0
PWM2__0__DM__SHIFT EQU 6
PWM2__0__DR EQU CYREG_PRT1_DR
PWM2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM2__0__HSIOM_MASK EQU 0x00000F00
PWM2__0__HSIOM_SHIFT EQU 8
PWM2__0__INTCFG EQU CYREG_PRT1_INTCFG
PWM2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM2__0__MASK EQU 0x04
PWM2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM2__0__OUT_SEL_SHIFT EQU 4
PWM2__0__OUT_SEL_VAL EQU -1
PWM2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM2__0__PC EQU CYREG_PRT1_PC
PWM2__0__PC2 EQU CYREG_PRT1_PC2
PWM2__0__PORT EQU 1
PWM2__0__PS EQU CYREG_PRT1_PS
PWM2__0__SHIFT EQU 2
PWM2__DR EQU CYREG_PRT1_DR
PWM2__INTCFG EQU CYREG_PRT1_INTCFG
PWM2__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM2__MASK EQU 0x04
PWM2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM2__PC EQU CYREG_PRT1_PC
PWM2__PC2 EQU CYREG_PRT1_PC2
PWM2__PORT EQU 1
PWM2__PS EQU CYREG_PRT1_PS
PWM2__SHIFT EQU 2

; PWM3
PWM3__0__DM__MASK EQU 0xE00
PWM3__0__DM__SHIFT EQU 9
PWM3__0__DR EQU CYREG_PRT1_DR
PWM3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM3__0__HSIOM_MASK EQU 0x0000F000
PWM3__0__HSIOM_SHIFT EQU 12
PWM3__0__INTCFG EQU CYREG_PRT1_INTCFG
PWM3__0__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM3__0__MASK EQU 0x08
PWM3__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM3__0__OUT_SEL_SHIFT EQU 6
PWM3__0__OUT_SEL_VAL EQU 0
PWM3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM3__0__PC EQU CYREG_PRT1_PC
PWM3__0__PC2 EQU CYREG_PRT1_PC2
PWM3__0__PORT EQU 1
PWM3__0__PS EQU CYREG_PRT1_PS
PWM3__0__SHIFT EQU 3
PWM3__DR EQU CYREG_PRT1_DR
PWM3__INTCFG EQU CYREG_PRT1_INTCFG
PWM3__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM3__MASK EQU 0x08
PWM3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM3__PC EQU CYREG_PRT1_PC
PWM3__PC2 EQU CYREG_PRT1_PC2
PWM3__PORT EQU 1
PWM3__PS EQU CYREG_PRT1_PS
PWM3__SHIFT EQU 3

; PWM_1_cy_m0s8_tcpwm_1
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; PWM_2_cy_m0s8_tcpwm_1
PWM_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; PWM_3_cy_m0s8_tcpwm_1
PWM_3_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_3_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_3_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_3_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_3_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_3_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_3_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_3_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_3_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_3_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_3_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_3_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_3_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_3_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_3_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; TIM_4_cy_m0s8_tcpwm_1
TIM_4_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
TIM_4_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
TIM_4_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
TIM_4_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
TIM_4_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
TIM_4_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
TIM_4_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
TIM_4_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
TIM_4_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
TIM_4_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
TIM_4_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
TIM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
TIM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TIM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
TIM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
TIM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TIM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
TIM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
TIM_4_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
TIM_4_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
TIM_4_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
TIM_4_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_C00

; Clock_2
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_A00

; Clock_3
Clock_3__DIVIDER_MASK EQU 0x0000FFFF
Clock_3__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_3__ENABLE_MASK EQU 0x80000000
Clock_3__MASK EQU 0x80000000
Clock_3__REGISTER EQU CYREG_CLK_DIVIDER_B00

; Clock_4
Clock_4__DIVIDER_MASK EQU 0x0000FFFF
Clock_4__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock_4__ENABLE_MASK EQU 0x80000000
Clock_4__MASK EQU 0x80000000
Clock_4__REGISTER EQU CYREG_CLK_DIVIDER_A01

; TC1_ISR
TC1_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
TC1_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
TC1_ISR__INTC_MASK EQU 0x10000
TC1_ISR__INTC_NUMBER EQU 16
TC1_ISR__INTC_PRIOR_MASK EQU 0xC0
TC1_ISR__INTC_PRIOR_NUM EQU 3
TC1_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
TC1_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
TC1_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; TC2_ISR
TC2_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
TC2_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
TC2_ISR__INTC_MASK EQU 0x80000
TC2_ISR__INTC_NUMBER EQU 19
TC2_ISR__INTC_PRIOR_MASK EQU 0xC0000000
TC2_ISR__INTC_PRIOR_NUM EQU 3
TC2_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
TC2_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
TC2_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; TC3_ISR
TC3_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
TC3_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
TC3_ISR__INTC_MASK EQU 0x20000
TC3_ISR__INTC_NUMBER EQU 17
TC3_ISR__INTC_PRIOR_MASK EQU 0xC000
TC3_ISR__INTC_PRIOR_NUM EQU 3
TC3_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
TC3_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
TC3_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; TC4_ISR
TC4_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
TC4_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
TC4_ISR__INTC_MASK EQU 0x40000
TC4_ISR__INTC_NUMBER EQU 18
TC4_ISR__INTC_PRIOR_MASK EQU 0xC00000
TC4_ISR__INTC_PRIOR_NUM EQU 3
TC4_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
TC4_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
TC4_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; LCD_Char_1_LCDPort
LCD_Char_1_LCDPort__0__DM__MASK EQU 0x07
LCD_Char_1_LCDPort__0__DM__SHIFT EQU 0
LCD_Char_1_LCDPort__0__DR EQU CYREG_PRT0_DR
LCD_Char_1_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_1_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_Char_1_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_Char_1_LCDPort__0__INTCFG EQU CYREG_PRT0_INTCFG
LCD_Char_1_LCDPort__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_1_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_1_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_1_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_1_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_1_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_1_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_1_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_1_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_1_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_1_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_1_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_1_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_1_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_1_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT0_PC
LCD_Char_1_LCDPort__0__PC2 EQU CYREG_PRT0_PC2
LCD_Char_1_LCDPort__0__PORT EQU 0
LCD_Char_1_LCDPort__0__PS EQU CYREG_PRT0_PS
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__DM__MASK EQU 0x38
LCD_Char_1_LCDPort__1__DM__SHIFT EQU 3
LCD_Char_1_LCDPort__1__DR EQU CYREG_PRT0_DR
LCD_Char_1_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_1_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_Char_1_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_Char_1_LCDPort__1__INTCFG EQU CYREG_PRT0_INTCFG
LCD_Char_1_LCDPort__1__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_1_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_1_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_1_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_1_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_1_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_1_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_1_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_1_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_1_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_1_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_1_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_1_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_1_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_1_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT0_PC
LCD_Char_1_LCDPort__1__PC2 EQU CYREG_PRT0_PC2
LCD_Char_1_LCDPort__1__PORT EQU 0
LCD_Char_1_LCDPort__1__PS EQU CYREG_PRT0_PS
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__DM__MASK EQU 0x1C0
LCD_Char_1_LCDPort__2__DM__SHIFT EQU 6
LCD_Char_1_LCDPort__2__DR EQU CYREG_PRT0_DR
LCD_Char_1_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_1_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_Char_1_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_Char_1_LCDPort__2__INTCFG EQU CYREG_PRT0_INTCFG
LCD_Char_1_LCDPort__2__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_1_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_1_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_1_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_1_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_1_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_1_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_1_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_1_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_1_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_1_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_1_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_1_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_1_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_1_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT0_PC
LCD_Char_1_LCDPort__2__PC2 EQU CYREG_PRT0_PC2
LCD_Char_1_LCDPort__2__PORT EQU 0
LCD_Char_1_LCDPort__2__PS EQU CYREG_PRT0_PS
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__DM__MASK EQU 0xE00
LCD_Char_1_LCDPort__3__DM__SHIFT EQU 9
LCD_Char_1_LCDPort__3__DR EQU CYREG_PRT0_DR
LCD_Char_1_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_1_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_Char_1_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_Char_1_LCDPort__3__INTCFG EQU CYREG_PRT0_INTCFG
LCD_Char_1_LCDPort__3__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_1_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_1_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_1_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_1_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_1_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_1_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_1_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_1_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_1_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_1_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_1_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_1_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_1_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_1_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT0_PC
LCD_Char_1_LCDPort__3__PC2 EQU CYREG_PRT0_PC2
LCD_Char_1_LCDPort__3__PORT EQU 0
LCD_Char_1_LCDPort__3__PS EQU CYREG_PRT0_PS
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__DM__MASK EQU 0x7000
LCD_Char_1_LCDPort__4__DM__SHIFT EQU 12
LCD_Char_1_LCDPort__4__DR EQU CYREG_PRT0_DR
LCD_Char_1_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_1_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_Char_1_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_Char_1_LCDPort__4__INTCFG EQU CYREG_PRT0_INTCFG
LCD_Char_1_LCDPort__4__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_1_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_1_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_1_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_1_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_1_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_1_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_1_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_1_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_1_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_1_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_1_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_1_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_1_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_1_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT0_PC
LCD_Char_1_LCDPort__4__PC2 EQU CYREG_PRT0_PC2
LCD_Char_1_LCDPort__4__PORT EQU 0
LCD_Char_1_LCDPort__4__PS EQU CYREG_PRT0_PS
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__DM__MASK EQU 0x38000
LCD_Char_1_LCDPort__5__DM__SHIFT EQU 15
LCD_Char_1_LCDPort__5__DR EQU CYREG_PRT0_DR
LCD_Char_1_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_1_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_Char_1_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_Char_1_LCDPort__5__INTCFG EQU CYREG_PRT0_INTCFG
LCD_Char_1_LCDPort__5__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_1_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_1_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_1_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_1_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_1_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_1_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_1_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_1_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_1_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_1_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_1_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_1_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_1_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_1_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT0_PC
LCD_Char_1_LCDPort__5__PC2 EQU CYREG_PRT0_PC2
LCD_Char_1_LCDPort__5__PORT EQU 0
LCD_Char_1_LCDPort__5__PS EQU CYREG_PRT0_PS
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__DM__MASK EQU 0x1C0000
LCD_Char_1_LCDPort__6__DM__SHIFT EQU 18
LCD_Char_1_LCDPort__6__DR EQU CYREG_PRT0_DR
LCD_Char_1_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_1_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_Char_1_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_Char_1_LCDPort__6__INTCFG EQU CYREG_PRT0_INTCFG
LCD_Char_1_LCDPort__6__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_1_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_1_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_1_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_1_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_1_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_1_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_1_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_1_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_1_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_1_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_1_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_1_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_1_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_1_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT0_PC
LCD_Char_1_LCDPort__6__PC2 EQU CYREG_PRT0_PC2
LCD_Char_1_LCDPort__6__PORT EQU 0
LCD_Char_1_LCDPort__6__PS EQU CYREG_PRT0_PS
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__DR EQU CYREG_PRT0_DR
LCD_Char_1_LCDPort__INTCFG EQU CYREG_PRT0_INTCFG
LCD_Char_1_LCDPort__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_1_LCDPort__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_1_LCDPort__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_1_LCDPort__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_1_LCDPort__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_1_LCDPort__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_1_LCDPort__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_1_LCDPort__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_1_LCDPort__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_1_LCDPort__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_1_LCDPort__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_1_LCDPort__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_1_LCDPort__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_1_LCDPort__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_1_LCDPort__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_1_LCDPort__PC EQU CYREG_PRT0_PC
LCD_Char_1_LCDPort__PC2 EQU CYREG_PRT0_PC2
LCD_Char_1_LCDPort__PORT EQU 0
LCD_Char_1_LCDPort__PS EQU CYREG_PRT0_PS
LCD_Char_1_LCDPort__SHIFT EQU 0

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04161193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
