
*** Running vivado
    with args -log fg_apb_m3_wrap.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fg_apb_m3_wrap.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fg_apb_m3_wrap.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1336.234 ; gain = 18.867 ; free physical = 14064 ; free virtual = 56193
Command: read_checkpoint -auto_incremental -incremental /home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/utils_1/imports/synth_1/fg_m3_fifo.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/utils_1/imports/synth_1/fg_m3_fifo.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fg_apb_m3_wrap -part xc7vx485tffg1157-1 -flatten_hierarchy none -gated_clock_conversion auto -bufg 24 -directive PowerOptimized_medium -global_retiming on -fsm_extraction sequential -keep_equivalent_registers -resource_sharing off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2024.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3613022
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2239.652 ; gain = 403.746 ; free physical = 12876 ; free virtual = 55006
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fg_apb_m3_wrap' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_apb_m3_wrap.sv:36]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_apb_node_include.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (0#1) [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_apb_node_include.sv:22]
INFO: [Synth 8-6157] synthesizing module 'APB_BUS' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_apb_node_include.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'APB_BUS' (0#1) [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_apb_node_include.sv:22]
INFO: [Synth 8-6157] synthesizing module 'fg_fifo_config' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_fifo_config.sv:25]
WARNING: [Synth 8-6090] variable 'PRDATA' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_fifo_config.sv:152]
WARNING: [Synth 8-6090] variable 'PRDATA' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_fifo_config.sv:156]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_fifo_config.sv:195]
INFO: [Synth 8-6157] synthesizing module 'fg_m3_fsm_driver' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fsm_driver.sv:26]
INFO: [Synth 8-6157] synthesizing module 'fg_m3_fsm' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fsm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fg_m3_counter' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_counter.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'fg_m3_counter' (0#1) [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_counter.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'fg_m3_fsm' (0#1) [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fsm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fg_m3_driver' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_driver.sv:28]
INFO: [Synth 8-6157] synthesizing module 'fg_m3_lfsr' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_lfsr.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'fg_m3_lfsr' (0#1) [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_lfsr.sv:26]
INFO: [Synth 8-155] case statement is not full and has no default [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_driver.sv:61]
INFO: [Synth 8-6155] done synthesizing module 'fg_m3_driver' (0#1) [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_driver.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'fg_m3_fsm_driver' (0#1) [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fsm_driver.sv:26]
INFO: [Synth 8-6157] synthesizing module 'fg_m3_fifo' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fg_m3_fifo' (0#1) [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fg_fifo_config' (0#1) [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_fifo_config.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'fg_apb_m3_wrap' (0#1) [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_apb_m3_wrap.sv:36]
WARNING: [Synth 8-87] always_comb on 'fg_fsm_count_clear_i_reg' did not result in combinational logic [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fsm.sv:52]
WARNING: [Synth 8-87] always_comb on 'fg_fsm_count_hold_i_reg' did not result in combinational logic [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fsm.sv:53]
WARNING: [Synth 8-87] always_comb on 'next_state_reg' did not result in combinational logic [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fsm.sv:83]
WARNING: [Synth 8-6014] Unused sequential element fg_driver_lfsr_hold_address_reg was removed.  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_driver.sv:53]
WARNING: [Synth 8-7137] Register buffer_reg[31] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[30] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[29] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[28] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[27] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[26] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[25] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[24] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[23] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[22] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[21] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[20] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[19] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[18] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[17] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[16] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[15] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[14] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[13] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[12] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[11] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[10] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[9] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[8] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[7] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[6] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[5] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[4] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[3] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[2] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[1] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-7137] Register buffer_reg[0] in module fg_m3_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fifo.sv:54]
WARNING: [Synth 8-87] always_comb on 'PRDATA_reg' did not result in combinational logic [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_fifo_config.sv:142]
WARNING: [Synth 8-87] always_comb on 'fg_fifo_config_timing_ready_i_reg' did not result in combinational logic [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_fifo_config.sv:151]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2365.621 ; gain = 529.715 ; free physical = 12740 ; free virtual = 54870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2380.465 ; gain = 544.559 ; free physical = 12737 ; free virtual = 54867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2380.465 ; gain = 544.559 ; free physical = 12737 ; free virtual = 54867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2380.465 ; gain = 0.000 ; free physical = 12736 ; free virtual = 54866
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/constrs_1/new/clock_const.xdc]
Finished Parsing XDC File [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/constrs_1/new/clock_const.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.184 ; gain = 0.000 ; free physical = 12737 ; free virtual = 54868
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2520.219 ; gain = 0.000 ; free physical = 12737 ; free virtual = 54867
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2520.219 ; gain = 684.312 ; free physical = 13411 ; free virtual = 55541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2520.219 ; gain = 684.312 ; free physical = 13411 ; free virtual = 55541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2520.219 ; gain = 684.312 ; free physical = 13411 ; free virtual = 55541
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fg_m3_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   DELAY |                               01 |                               01
                   PULSE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'fg_m3_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fsm.sv:83]
WARNING: [Synth 8-327] inferring latch for variable 'fg_fsm_count_clear_i_reg' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fsm.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'fg_fsm_count_hold_i_reg' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_m3_fsm.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'PRDATA_reg' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_fifo_config.sv:142]
WARNING: [Synth 8-327] inferring latch for variable 'fg_fifo_config_timing_ready_i_reg' [/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.srcs/sources_1/new/fg_fifo_config.sv:151]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2520.219 ; gain = 684.312 ; free physical = 13265 ; free virtual = 55397
---------------------------------------------------------------------------------
INFO: Gated Clock Conversion is not possible as flatten_hierarchy is auto or none
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 74    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input  256 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 341   
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 342   
	   3 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2520.219 ; gain = 684.312 ; free physical = 13151 ; free virtual = 55298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2520.219 ; gain = 684.312 ; free physical = 13131 ; free virtual = 55278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2520.219 ; gain = 684.312 ; free physical = 13130 ; free virtual = 55278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][31]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][31]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][30]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][30]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][29]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][29]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][28]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][28]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][27]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][27]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][26]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][26]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][25]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][25]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][24]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][24]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][23]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][23]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][22]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][22]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][21]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][21]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][20]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][20]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][19]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][19]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][18]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][18]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][17]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][17]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][16]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][16]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][15]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][15]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][14]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][14]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][13]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][13]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][12]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][12]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][11]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][11]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][10]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][10]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][9]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][9]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][8]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][8]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][7]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][7]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][6]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][6]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][5]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][5]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][4]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][4]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][3]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][3]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][2]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][2]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][1]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][1]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][0]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[31][0]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][31]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][31]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][30]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][30]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][29]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][29]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][28]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][28]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][27]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][27]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][26]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][26]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][25]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][25]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][24]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][24]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][23]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][23]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][22]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][22]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][21]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][21]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][20]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][20]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][19]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][19]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][18]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][18]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][17]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][17]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][16]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][16]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][15]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][15]_P) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][14]_LDC) is unused and will be removed from module fg_m3_fifo.
WARNING: [Synth 8-3332] Sequential element (buffer_reg[30][14]_P) is unused and will be removed from module fg_m3_fifo.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5816] Retiming module `fg_m3_fifo`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `fg_m3_fifo' done


INFO: [Synth 8-5816] Retiming module `fg_m3_counter__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `fg_m3_counter__1' done


INFO: [Synth 8-5816] Retiming module `fg_m3_counter`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `fg_m3_counter' done


INFO: [Synth 8-5816] Retiming module `fg_m3_fsm`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `fg_m3_fsm' done


INFO: [Synth 8-5816] Retiming module `fg_m3_lfsr`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `fg_m3_lfsr' done


INFO: [Synth 8-5816] Retiming module `fg_m3_driver`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `fg_m3_driver' done


INFO: [Synth 8-5816] Retiming module `fg_m3_fsm_driver`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `fg_m3_fsm_driver' done


INFO: [Synth 8-5816] Retiming module `fg_fifo_config__GC0`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `fg_fifo_config__GC0' done


INFO: [Synth 8-5816] Retiming module `fg_fifo_config`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `fg_fifo_config' done


INFO: [Synth 8-5816] Retiming module `fg_apb_m3_wrap`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `fg_apb_m3_wrap' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2520.219 ; gain = 684.312 ; free physical = 13130 ; free virtual = 55278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Gated Clock Conversion
---------------------------------------------------------------------------------
Gated clock conversion will not work if '-flatten_hierarchy none' switch to synth_design is specified.
---------------------------------------------------------------------------------
End Gated Clock Conversion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 2520.219 ; gain = 684.312 ; free physical = 13134 ; free virtual = 55281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 2520.219 ; gain = 684.312 ; free physical = 13134 ; free virtual = 55281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 2520.219 ; gain = 684.312 ; free physical = 13133 ; free virtual = 55281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    72|
|3     |LUT1   |    60|
|4     |LUT2   |   229|
|5     |LUT3   |   173|
|6     |LUT4   |   189|
|7     |LUT5   |  2011|
|8     |LUT6   |  1375|
|9     |MUXF7  |   256|
|10    |FDCE   |  4719|
|11    |FDRE   |     1|
|12    |LD     |    35|
|13    |LDP    |     2|
|14    |IBUF   |    69|
|15    |OBUF   |   290|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 2520.219 ; gain = 684.312 ; free physical = 13133 ; free virtual = 55281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2054 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2520.219 ; gain = 544.559 ; free physical = 13133 ; free virtual = 55281
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 2520.219 ; gain = 684.312 ; free physical = 13133 ; free virtual = 55281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2520.219 ; gain = 0.000 ; free physical = 13418 ; free virtual = 55566
INFO: [Netlist 29-17] Analyzing 365 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.219 ; gain = 0.000 ; free physical = 13418 ; free virtual = 55566
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  LD => LDCE: 35 instances
  LDP => LDPE: 2 instances

Synth Design complete | Checksum: fe72e969
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:31 . Memory (MB): peak = 2520.219 ; gain = 1180.016 ; free physical = 13418 ; free virtual = 55566
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2079.842; main = 1744.932; forked = 381.154
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3470.703; main = 2520.188; forked = 982.531
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2544.195 ; gain = 0.000 ; free physical = 13418 ; free virtual = 55565
INFO: [Common 17-1381] The checkpoint '/home/azafeer/Desktop/test/fault_injector_model_3/fault_injector_model_3.runs/synth_1/fg_apb_m3_wrap.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fg_apb_m3_wrap_utilization_synth.rpt -pb fg_apb_m3_wrap_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 26 19:49:50 2024...
