// Library - 16nm_Tests, Cell - 6T_BANK_Test, View - schematic
// LAST TIME SAVED: Apr 26 00:40:43 2015
// NETLIST TIME: Apr 26 03:36:15 2015
`timescale 1ps / 1ps 

module cdsModule_55 ( Ack, Ctrl_Ack, ReadData, WriteDataAck, A, RW,
     ReadDataAck, WriteData );

output  Ack;


output [4:0]  Ctrl_Ack;
output [7:0]  WriteDataAck;
output [31:0]  ReadData;

input [31:0]  WriteData;
input [7:0]  ReadDataAck;
input [19:0]  A;
input [1:0]  RW;

// Buses in the design

wire  [31:0]  WriteDataT;

wire  [7:0]  WDataAckT;

wire  [31:0]  ReaDataT;

wire  [19:0]  AT;

wire  [31:0]  cdsbus0;

wire  [7:0]  ReadDataAckT;

wire  [31:0]  cdsbus1;

wire  [7:0]  cdsbus2;

wire  [7:0]  cdsbus3;

wire  [0:4]  net013;

wire  [1:0]  RWT;

wire  [1:0]  cdsbus4;

wire  [19:0]  cdsbus5;

wire  [4:0]  CtrlAckT;

// begin interface element definitions

wire cdsNet0;
reg mixedNet99999;
reg mixedNet99997;
reg mixedNet99987;
reg mixedNet99986;
reg mixedNet99982;
reg mixedNet99981;
reg mixedNet99977;
reg mixedNet99975;
reg mixedNet99974;
reg mixedNet99971;
reg mixedNet99966;
reg mixedNet99963;
reg mixedNet99960;
reg mixedNet99956;
reg mixedNet99955;
reg mixedNet99953;
reg mixedNet99952;
reg mixedNet99949;
reg mixedNet99948;
reg mixedNet99947;
reg mixedNet99946;
reg mixedNet99944;
reg mixedNet99943;
reg mixedNet99942;
reg mixedNet99939;
reg mixedNet99938;
reg mixedNet99936;
reg mixedNet99934;
reg mixedNet99933;
reg mixedNet99931;
reg mixedNet99930;
reg mixedNet99929;
reg mixedNet99927;
reg mixedNet99926;
reg mixedNet99925;
reg mixedNet99924;
reg mixedNet99920;
reg mixedNet99919;
reg mixedNet99913;
reg mixedNet99908;
reg mixedNet99903;
reg mixedNet99899;
reg mixedNet99898;
reg mixedNet99897;
reg mixedNet99896;
reg mixedNet99895;
assign cdsbus0[10] = mixedNet99999;
assign cdsbus0[3] = mixedNet99997;
assign net013[1] = mixedNet99987;
assign cdsbus0[20] = mixedNet99986;
assign cdsbus2[5] = mixedNet99982;
assign cdsbus0[24] = mixedNet99981;
assign cdsbus0[23] = mixedNet99977;
assign cdsbus0[25] = mixedNet99975;
assign cdsbus0[11] = mixedNet99974;
assign cdsbus0[7] = mixedNet99971;
assign cdsbus0[27] = mixedNet99966;
assign cdsbus2[4] = mixedNet99963;
assign cdsbus0[15] = mixedNet99960;
assign cdsbus2[3] = mixedNet99956;
assign cdsbus0[22] = mixedNet99955;
assign cdsbus0[21] = mixedNet99953;
assign cdsbus2[2] = mixedNet99952;
assign cdsbus0[19] = mixedNet99949;
assign cdsbus0[18] = mixedNet99948;
assign cdsbus0[29] = mixedNet99947;
assign cdsbus0[17] = mixedNet99946;
assign cdsbus0[13] = mixedNet99944;
assign cdsbus0[16] = mixedNet99943;
assign cdsbus0[0] = mixedNet99942;
assign cdsbus0[9] = mixedNet99939;
assign cdsbus2[0] = mixedNet99938;
assign cdsNet0 = mixedNet99936;
assign cdsbus0[1] = mixedNet99934;
assign cdsbus0[5] = mixedNet99933;
assign cdsbus0[6] = mixedNet99931;
assign cdsbus0[8] = mixedNet99930;
assign cdsbus2[6] = mixedNet99929;
assign cdsbus0[14] = mixedNet99927;
assign cdsbus0[26] = mixedNet99926;
assign cdsbus2[7] = mixedNet99925;
assign cdsbus0[4] = mixedNet99924;
assign cdsbus2[1] = mixedNet99920;
assign net013[0] = mixedNet99919;
assign net013[2] = mixedNet99913;
assign cdsbus0[12] = mixedNet99908;
assign net013[3] = mixedNet99903;
assign cdsbus0[30] = mixedNet99899;
assign net013[4] = mixedNet99898;
assign cdsbus0[28] = mixedNet99897;
assign cdsbus0[2] = mixedNet99896;
assign cdsbus0[31] = mixedNet99895;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "6T_BANK_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

inv_1xT I18_4_ ( Ctrl_Ack[4], net013[0]);
inv_1xT I18_3_ ( Ctrl_Ack[3], net013[1]);
inv_1xT I18_2_ ( Ctrl_Ack[2], net013[2]);
inv_1xT I18_1_ ( Ctrl_Ack[1], net013[3]);
inv_1xT I18_0_ ( Ctrl_Ack[0], net013[4]);
inv_1xT I17 ( Ack, cdsNet0);
inv_1xT I4_31_ ( cdsbus1[31], WriteData[31]);
inv_1xT I4_30_ ( cdsbus1[30], WriteData[30]);
inv_1xT I4_29_ ( cdsbus1[29], WriteData[29]);
inv_1xT I4_28_ ( cdsbus1[28], WriteData[28]);
inv_1xT I4_27_ ( cdsbus1[27], WriteData[27]);
inv_1xT I4_26_ ( cdsbus1[26], WriteData[26]);
inv_1xT I4_25_ ( cdsbus1[25], WriteData[25]);
inv_1xT I4_24_ ( cdsbus1[24], WriteData[24]);
inv_1xT I4_23_ ( cdsbus1[23], WriteData[23]);
inv_1xT I4_22_ ( cdsbus1[22], WriteData[22]);
inv_1xT I4_21_ ( cdsbus1[21], WriteData[21]);
inv_1xT I4_20_ ( cdsbus1[20], WriteData[20]);
inv_1xT I4_19_ ( cdsbus1[19], WriteData[19]);
inv_1xT I4_18_ ( cdsbus1[18], WriteData[18]);
inv_1xT I4_17_ ( cdsbus1[17], WriteData[17]);
inv_1xT I4_16_ ( cdsbus1[16], WriteData[16]);
inv_1xT I4_15_ ( cdsbus1[15], WriteData[15]);
inv_1xT I4_14_ ( cdsbus1[14], WriteData[14]);
inv_1xT I4_13_ ( cdsbus1[13], WriteData[13]);
inv_1xT I4_12_ ( cdsbus1[12], WriteData[12]);
inv_1xT I4_11_ ( cdsbus1[11], WriteData[11]);
inv_1xT I4_10_ ( cdsbus1[10], WriteData[10]);
inv_1xT I4_9_ ( cdsbus1[9], WriteData[9]);
inv_1xT I4_8_ ( cdsbus1[8], WriteData[8]);
inv_1xT I4_7_ ( cdsbus1[7], WriteData[7]);
inv_1xT I4_6_ ( cdsbus1[6], WriteData[6]);
inv_1xT I4_5_ ( cdsbus1[5], WriteData[5]);
inv_1xT I4_4_ ( cdsbus1[4], WriteData[4]);
inv_1xT I4_3_ ( cdsbus1[3], WriteData[3]);
inv_1xT I4_2_ ( cdsbus1[2], WriteData[2]);
inv_1xT I4_1_ ( cdsbus1[1], WriteData[1]);
inv_1xT I4_0_ ( cdsbus1[0], WriteData[0]);
inv_1xT I7_31_ ( ReadData[31], cdsbus0[31]);
inv_1xT I7_30_ ( ReadData[30], cdsbus0[30]);
inv_1xT I7_29_ ( ReadData[29], cdsbus0[29]);
inv_1xT I7_28_ ( ReadData[28], cdsbus0[28]);
inv_1xT I7_27_ ( ReadData[27], cdsbus0[27]);
inv_1xT I7_26_ ( ReadData[26], cdsbus0[26]);
inv_1xT I7_25_ ( ReadData[25], cdsbus0[25]);
inv_1xT I7_24_ ( ReadData[24], cdsbus0[24]);
inv_1xT I7_23_ ( ReadData[23], cdsbus0[23]);
inv_1xT I7_22_ ( ReadData[22], cdsbus0[22]);
inv_1xT I7_21_ ( ReadData[21], cdsbus0[21]);
inv_1xT I7_20_ ( ReadData[20], cdsbus0[20]);
inv_1xT I7_19_ ( ReadData[19], cdsbus0[19]);
inv_1xT I7_18_ ( ReadData[18], cdsbus0[18]);
inv_1xT I7_17_ ( ReadData[17], cdsbus0[17]);
inv_1xT I7_16_ ( ReadData[16], cdsbus0[16]);
inv_1xT I7_15_ ( ReadData[15], cdsbus0[15]);
inv_1xT I7_14_ ( ReadData[14], cdsbus0[14]);
inv_1xT I7_13_ ( ReadData[13], cdsbus0[13]);
inv_1xT I7_12_ ( ReadData[12], cdsbus0[12]);
inv_1xT I7_11_ ( ReadData[11], cdsbus0[11]);
inv_1xT I7_10_ ( ReadData[10], cdsbus0[10]);
inv_1xT I7_9_ ( ReadData[9], cdsbus0[9]);
inv_1xT I7_8_ ( ReadData[8], cdsbus0[8]);
inv_1xT I7_7_ ( ReadData[7], cdsbus0[7]);
inv_1xT I7_6_ ( ReadData[6], cdsbus0[6]);
inv_1xT I7_5_ ( ReadData[5], cdsbus0[5]);
inv_1xT I7_4_ ( ReadData[4], cdsbus0[4]);
inv_1xT I7_3_ ( ReadData[3], cdsbus0[3]);
inv_1xT I7_2_ ( ReadData[2], cdsbus0[2]);
inv_1xT I7_1_ ( ReadData[1], cdsbus0[1]);
inv_1xT I7_0_ ( ReadData[0], cdsbus0[0]);
inv_1xT I9_7_ ( WriteDataAck[7], cdsbus2[7]);
inv_1xT I9_6_ ( WriteDataAck[6], cdsbus2[6]);
inv_1xT I9_5_ ( WriteDataAck[5], cdsbus2[5]);
inv_1xT I9_4_ ( WriteDataAck[4], cdsbus2[4]);
inv_1xT I9_3_ ( WriteDataAck[3], cdsbus2[3]);
inv_1xT I9_2_ ( WriteDataAck[2], cdsbus2[2]);
inv_1xT I9_1_ ( WriteDataAck[1], cdsbus2[1]);
inv_1xT I9_0_ ( WriteDataAck[0], cdsbus2[0]);
inv_1xT I12_7_ ( cdsbus3[7], ReadDataAck[7]);
inv_1xT I12_6_ ( cdsbus3[6], ReadDataAck[6]);
inv_1xT I12_5_ ( cdsbus3[5], ReadDataAck[5]);
inv_1xT I12_4_ ( cdsbus3[4], ReadDataAck[4]);
inv_1xT I12_3_ ( cdsbus3[3], ReadDataAck[3]);
inv_1xT I12_2_ ( cdsbus3[2], ReadDataAck[2]);
inv_1xT I12_1_ ( cdsbus3[1], ReadDataAck[1]);
inv_1xT I12_0_ ( cdsbus3[0], ReadDataAck[0]);
inv_1xT I20_1_ ( cdsbus4[1], RW[1]);
inv_1xT I20_0_ ( cdsbus4[0], RW[0]);
inv_1xT I19_19_ ( cdsbus5[19], A[19]);
inv_1xT I19_18_ ( cdsbus5[18], A[18]);
inv_1xT I19_17_ ( cdsbus5[17], A[17]);
inv_1xT I19_16_ ( cdsbus5[16], A[16]);
inv_1xT I19_15_ ( cdsbus5[15], A[15]);
inv_1xT I19_14_ ( cdsbus5[14], A[14]);
inv_1xT I19_13_ ( cdsbus5[13], A[13]);
inv_1xT I19_12_ ( cdsbus5[12], A[12]);
inv_1xT I19_11_ ( cdsbus5[11], A[11]);
inv_1xT I19_10_ ( cdsbus5[10], A[10]);
inv_1xT I19_9_ ( cdsbus5[9], A[9]);
inv_1xT I19_8_ ( cdsbus5[8], A[8]);
inv_1xT I19_7_ ( cdsbus5[7], A[7]);
inv_1xT I19_6_ ( cdsbus5[6], A[6]);
inv_1xT I19_5_ ( cdsbus5[5], A[5]);
inv_1xT I19_4_ ( cdsbus5[4], A[4]);
inv_1xT I19_3_ ( cdsbus5[3], A[3]);
inv_1xT I19_2_ ( cdsbus5[2], A[2]);
inv_1xT I19_1_ ( cdsbus5[1], A[1]);
inv_1xT I19_0_ ( cdsbus5[0], A[0]);

endmodule
