{
 "session": {
  "name": "v++_compile_lzw_hls",
  "uuid": "a4e8a889-c868-4af5-982a-2ae9a7c17e15",
  "description": "v++  --target hw -k lzw_fpga --compile -Ihls --config fpga_acceleration/design.cfg -olzw_hls.xo hls/lzw_hls.c ",
  "timestamp": "0",
  "report_file": {
   "scheme": "FILE",
   "host": "",
   "port": 0,
   "path": "/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/reports/lzw_hls/v++_compile_lzw_hls_guidance.html",
   "query": "",
   "fragment": "",
   "media_type": "",
   "encoding": "",
   "data": ""
  },
  "proto_file": {
   "scheme": "FILE",
   "host": "",
   "port": 0,
   "path": "/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/v++_compile_lzw_hls_guidance.pb",
   "query": "",
   "fragment": "",
   "media_type": "",
   "encoding": "",
   "data": ""
  },
  "build_target": "",
  "config_files": [
   {
    "fileName": "fpga_acceleration/design.cfg",
    "contents": "platform=u96v2_sbc_base\ndebug=1\nsave-temps=1\n\n[connectivity]\nnk=lzw_fpga:1:lzw_fpga_1\n"
   }
  ]
 },
 "violation_count": 0,
 "waived_count": 0,
 "affirmation_count": 0
}

