
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012376                       # Number of seconds simulated
sim_ticks                                 12375788550                       # Number of ticks simulated
final_tick                               577674220377                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 189810                       # Simulator instruction rate (inst/s)
host_op_rate                                   242438                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 273904                       # Simulator tick rate (ticks/s)
host_mem_usage                               67380816                       # Number of bytes of host memory used
host_seconds                                 45182.95                       # Real time elapsed on the host
sim_insts                                  8576161498                       # Number of instructions simulated
sim_ops                                   10954040924                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       197888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        99584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        99584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       198144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       409856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       123776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       338560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       123648                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1628032                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       470912                       # Number of bytes written to this memory
system.physmem.bytes_written::total            470912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1546                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          778                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          778                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1548                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         3202                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          967                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2645                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          966                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12719                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3679                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3679                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       341312                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15989931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       361997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8046679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       361997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8046679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       310283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16010616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       361997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     33117566                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       444739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10001464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       361997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27356641                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       444739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9991121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               131549759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       341312                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       361997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       361997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       310283                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       361997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       444739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       361997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       444739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2989062                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38051070                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38051070                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38051070                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       341312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15989931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       361997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8046679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       361997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8046679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       310283                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16010616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       361997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     33117566                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       444739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10001464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       361997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27356641                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       444739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9991121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              169600829                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2182511                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1952435                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175078                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1459630                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1434593                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128214                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5238                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23121748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12405667                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2182511                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1562807                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2766669                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         575701                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        522166                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1399896                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171532                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26810270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.517565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.755980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        24043601     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425778      1.59%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210669      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420374      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          131254      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389547      1.45%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60276      0.22%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96768      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1032003      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26810270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073539                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418007                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22910642                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       738922                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2761020                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2236                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        397446                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       202960                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13851224                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5110                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        397446                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22935406                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         451508                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       211434                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2737058                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        77414                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13831033                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10576                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58679                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18100800                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62642317                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62642317                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646429                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3454344                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1833                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           180665                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2518100                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398427                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3310                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90409                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13758999                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1840                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12870715                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8354                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2506165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5158020                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26810270                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.480067                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.091635                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     21169090     78.96%     78.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1753588      6.54%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1912562      7.13%     92.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1102155      4.11%     96.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       561079      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       140075      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164495      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3931      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3295      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26810270                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21088     57.21%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8579     23.28%     80.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7191     19.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10078989     78.31%     78.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99370      0.77%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2296485     17.84%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       394970      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12870715                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.433676                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36858                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002864                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52596910                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16267047                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12541458                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12907573                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9608                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       515141                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10119                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        397446                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         363732                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9380                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13760853                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2518100                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398427                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4503                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       117619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67635                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185254                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12708285                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2264115                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       162428                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2659051                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933730                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            394936                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.428203                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12544365                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12541458                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7596434                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16448460                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.422582                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461833                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236445                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2524893                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       173802                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26412824                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.425416                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295362                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22237965     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1633126      6.18%     90.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056652      4.00%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       330893      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555509      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105897      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67546      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61349      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       363887      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26412824                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236445                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391264                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002956                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812681                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       363887                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39810236                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27920474                       # The number of ROB writes
system.switch_cpus0.timesIdled                 517794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2867881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.967815                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.967815                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.336948                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.336948                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59102204                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16319117                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14745346                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2655703                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2211407                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       242794                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1016420                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          970623                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          284949                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        11335                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     23099264                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              14568689                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2655703                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1255572                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3036189                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         675134                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1189681                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles         2564                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1435381                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       231969                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     27757867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.644843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.016340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        24721678     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          186136      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          236430      0.85%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          374310      1.35%     91.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          155234      0.56%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          200309      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          234217      0.84%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          106657      0.38%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1542896      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     27757867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089483                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.490889                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22965738                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1339157                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3021546                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1557                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        429864                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       403765                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      17801040                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1470                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        429864                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22989742                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          74966                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1198420                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2999082                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        65783                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      17690640                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          9471                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        45609                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24716166                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     82263117                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     82263117                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     20672408                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         4043758                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4301                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2250                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           234169                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1654089                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       865586                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10027                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       194838                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17270794                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4315                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         16565604                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        16668                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2098782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4275207                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          183                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     27757867                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.596790                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.318939                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     20738145     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      3202577     11.54%     86.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1308064      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       734262      2.65%     93.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       994010      3.58%     97.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       304795      1.10%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       300929      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       162156      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        12929      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     27757867                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         114799     79.34%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     79.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15083     10.42%     89.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14809     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13956900     84.25%     84.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       226348      1.37%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         2050      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1517708      9.16%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       862598      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      16565604                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.558175                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             144691                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008734                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     61050434                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     19373996                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     16135134                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      16710295                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        12353                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       310468                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11764                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        429864                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57172                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7300                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17275111                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        13216                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1654089                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       865586                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2251                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6429                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          107                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       143009                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       136443                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       279452                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     16277529                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1493431                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       288075                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2355934                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2301910                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            862503                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.548468                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              16135244                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             16135134                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9668604                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25964689                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.543670                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372375                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     12026393                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     14819424                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2455776                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         4132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       244683                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     27328003                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.542280                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.362221                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     21056155     77.05%     77.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      3178785     11.63%     88.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1152542      4.22%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       575739      2.11%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       526150      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       221451      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       218496      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       103973      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       294712      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     27328003                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     12026393                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      14819424                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2197443                       # Number of memory references committed
system.switch_cpus1.commit.loads              1343621                       # Number of loads committed
system.switch_cpus1.commit.membars               2062                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2148055                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         13342292                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       306003                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       294712                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            44308413                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34980279                       # The number of ROB writes
system.switch_cpus1.timesIdled                 351734                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1920284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           12026393                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             14819424                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     12026393                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.467752                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.467752                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.405227                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.405227                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        73244758                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       22550962                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       16468113                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4128                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2658116                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2213342                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       243140                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1017184                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          971148                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          285198                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        11336                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     23116530                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              14580002                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2658116                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1256346                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3038375                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         676346                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1166696                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles         2567                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1436652                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       232346                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     27755201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.645420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.017192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        24716826     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          186278      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          236548      0.85%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          374313      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          155270      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          200630      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          234392      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          106690      0.38%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1544254      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     27755201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089565                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491271                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22982992                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1316174                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3023760                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1542                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        430728                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       404201                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      17815456                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1470                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        430728                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        23006932                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          74936                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1175576                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3001365                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        65654                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      17705231                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9455                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        45544                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     24735418                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     82329358                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     82329358                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     20683650                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         4051744                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4300                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2248                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           233573                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1655853                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       866188                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10135                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       195030                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17285011                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4315                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         16578329                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        16802                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2102985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4284991                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          179                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     27755201                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.597305                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.319414                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     20730619     74.69%     74.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3204362     11.55%     86.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1308991      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       734848      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       994795      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       305375      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       301028      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       162246      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12937      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     27755201                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         114820     79.31%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15147     10.46%     89.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14814     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13967645     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       226482      1.37%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         2051      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1518934      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       863217      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      16578329                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.558604                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             144781                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008733                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     61073439                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     19392416                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     16146789                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16723110                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        12439                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       311455                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        11876                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        430728                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          57202                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         7293                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17289328                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        13183                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1655853                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       866188                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2249                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6418                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          107                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       143162                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       136799                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       279961                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     16289547                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1494514                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       288779                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2357633                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2303666                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            863119                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.548873                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              16146892                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             16146789                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9674778                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25981702                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.544063                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372369                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     12032984                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     14827619                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2461789                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         4136                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       245031                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     27324473                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.542650                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.362615                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     21049128     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      3180416     11.64%     88.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1153525      4.22%     92.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       575957      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       526385      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       221458      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       218687      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       104006      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       294911      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     27324473                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     12032984                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      14827619                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2198710                       # Number of memory references committed
system.switch_cpus2.commit.loads              1344398                       # Number of loads committed
system.switch_cpus2.commit.membars               2064                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2149263                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         13349691                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       306190                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       294911                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            44318892                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35009573                       # The number of ROB writes
system.switch_cpus2.timesIdled                 352148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1922950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           12032984                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             14827619                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     12032984                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.466400                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.466400                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.405449                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.405449                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        73297763                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       22566754                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       16480596                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          4132                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus3.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2184453                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1954259                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       175290                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1460435                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1435193                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          128404                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         5253                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     23136251                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12416851                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2184453                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1563597                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2769061                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         576371                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        516513                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1400952                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       171707                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     26821969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.517813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.756377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        24052908     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          425836      1.59%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          211398      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          420315      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          131412      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          389770      1.45%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           60510      0.23%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           96942      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1032878      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     26821969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073605                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.418384                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        22926125                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       732314                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2763415                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2210                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        397901                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       203188                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2213                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13863898                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         5096                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        397901                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        22950796                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         450137                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       206385                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2739493                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        77253                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13843906                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         10681                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        58438                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     18121038                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     62701561                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     62701561                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     14657837                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3463201                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1832                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          932                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           180100                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2518370                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       398983                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3298                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        91010                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13771313                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1836                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12881999                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         8491                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2510138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      5163063                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     26821969                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.480278                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.091877                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     21176253     78.95%     78.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1755077      6.54%     85.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1913332      7.13%     92.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1103609      4.11%     96.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       561355      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       140550      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       164584      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3915      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         3294      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     26821969                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          21173     57.29%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8590     23.24%     80.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         7193     19.46%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10088666     78.32%     78.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        99494      0.77%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          902      0.01%     79.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      2297384     17.83%     96.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       395553      3.07%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12881999                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.434057                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              36956                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002869                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     52631414                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16283329                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12552366                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12918955                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         9898                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       514589                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10173                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        397901                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         362904                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9389                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13773164                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1755                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2518370                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       398983                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          929                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4547                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          202                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117792                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        67847                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       185639                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12719005                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      2264742                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       162994                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2660255                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1935037                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            395513                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.428565                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12555138                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12552366                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7602752                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         16467713                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.422950                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.461676                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10006719                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11244811                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2528834                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1817                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       174013                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     26424068                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.425552                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.295606                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     22246049     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1634681      6.19%     90.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1057494      4.00%     94.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       330719      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       555917      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       105887      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        67667      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        61352      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       364302      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     26424068                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10006719                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11244811                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2392591                       # Number of memory references committed
system.switch_cpus3.commit.loads              2003781                       # Number of loads committed
system.switch_cpus3.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1727185                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          9820221                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       138367                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       364302                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            39833372                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           27945513                       # The number of ROB writes
system.switch_cpus3.timesIdled                 517928                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2856182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10006719                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11244811                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10006719                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.965822                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.965822                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.337175                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.337175                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        59150563                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       16335484                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       14757762                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1814                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2206994                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1991166                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       117693                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       848817                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          786388                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          121612                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         5241                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     23372997                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              13872253                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2206994                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       908000                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2741597                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         370037                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1541085                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1343288                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       118069                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     27905102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.583261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.901660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        25163505     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           96918      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          199778      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           83669      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          455900      1.63%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          405248      1.45%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           78512      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          165000      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1256572      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     27905102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074364                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.467423                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        23207733                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1708093                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2731340                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         8750                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        249181                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       193833                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16265935                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1461                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        249181                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        23234885                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1493817                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       127805                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2715109                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        84300                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16255747                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         37811                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        30150                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          514                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     19093207                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     76554167                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     76554167                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16905374                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2187827                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1902                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          969                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           207636                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      3833031                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1937481                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        17698                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        95103                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16221726                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1908                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15588393                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         8985                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1265937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3038967                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     27905102                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.558622                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.353341                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     22340365     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1679125      6.02%     86.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1371998      4.92%     90.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       593756      2.13%     93.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       746494      2.68%     95.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       714446      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       406781      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        31984      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        20153      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     27905102                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          39264     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        303215     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         8794      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      9783432     62.76%     62.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       136086      0.87%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          932      0.01%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      3735303     23.96%     87.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1932640     12.40%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15588393                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.525248                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             351273                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022534                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     59442146                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     17489998                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15453318                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      15939666                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        27886                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       151380                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          430                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        12617                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1375                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        249181                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1440512                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        23891                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16223656                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          199                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      3833031                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1937481                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          970                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         15773                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          430                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        67766                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        70363                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       138129                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15477722                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      3722741                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       110671                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             5655157                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2028322                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1932416                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521519                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15453837                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15453318                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8348948                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         16467678                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520697                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.506990                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     12547532                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     14745149                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1480310                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1879                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       120063                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     27655921                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533164                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.355226                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     22299241     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1962189      7.10%     87.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       917711      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       905846      3.28%     94.32% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       247509      0.89%     95.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1044074      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        78812      0.28%     99.27% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        57590      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       142949      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     27655921                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     12547532                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      14745149                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               5606507                       # Number of memory references committed
system.switch_cpus4.commit.loads              3681648                       # Number of loads committed
system.switch_cpus4.commit.membars                938                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1947603                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         13111602                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       142840                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       142949                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            43738392                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           32700133                       # The number of ROB writes
system.switch_cpus4.timesIdled                 508970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1773049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           12547532                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             14745149                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     12547532                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.365258                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.365258                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.422787                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.422787                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        76507666                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17954374                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       19360999                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1876                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2415846                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1977065                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       237564                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       994553                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          949852                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          248730                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        10791                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     23237870                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              13506143                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2415846                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1198582                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2819137                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         649625                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        614033                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1423576                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       237744                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     27080051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.612538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.954646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        24260914     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          131770      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          208908      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          282099      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          290752      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          245733      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          137548      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          203913      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1318414      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     27080051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081401                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.455087                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        23001659                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       852551                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2813813                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         3304                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        408723                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       397236                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      16572671                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1542                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        408723                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        23064972                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         165630                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       542180                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2754409                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       144134                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      16565525                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         20538                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        62251                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     23115247                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     77063319                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     77063319                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     20005081                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3110129                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         4002                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2032                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           429189                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1552688                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       838934                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         9786                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       225187                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          16541752                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         4014                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         15696608                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2298                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1849970                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4448754                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     27080051                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.579637                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269678                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     20418825     75.40%     75.40% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2753395     10.17%     85.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1391696      5.14%     90.71% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      1037298      3.83%     94.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       815443      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       331987      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       208237      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       108562      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        14608      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     27080051                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3142     11.82%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         10070     37.89%     49.72% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        13363     50.28%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     13201175     84.10%     84.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       234557      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1966      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1422671      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       836239      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      15696608                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.528894                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              26575                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001693                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     58502138                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     18395808                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     15458276                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      15723183                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        31413                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       253301                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        12392                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        408723                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         131707                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        13923                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     16545798                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         7465                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1552688                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       838934                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2035                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         11800                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       137785                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       134334                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       272119                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     15477969                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1337772                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       218637                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   32                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2173935                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2199904                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            836163                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521527                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              15458409                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             15458276                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8876644                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         23917670                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.520864                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371133                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     11661816                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     14349350                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2196426                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3963                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       240320                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     26671328                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.538007                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.383818                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     20766431     77.86%     77.86% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2935927     11.01%     88.87% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1101097      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       524489      1.97%     94.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       453205      1.70%     96.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       254153      0.95%     97.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       216677      0.81%     98.43% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       100677      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       318672      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     26671328                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     11661816                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      14349350                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2125926                       # Number of memory references committed
system.switch_cpus5.commit.loads              1299384                       # Number of loads committed
system.switch_cpus5.commit.membars               1978                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           2069258                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         12928474                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       295455                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       318672                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            42898354                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           33500317                       # The number of ROB writes
system.switch_cpus5.timesIdled                 353903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2598100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           11661816                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             14349350                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     11661816                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.544900                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.544900                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392943                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392943                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        69654804                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       21536930                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       15360075                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3958                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2292268                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1874573                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       226819                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       966579                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          904224                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          235340                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        10057                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     22278742                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12999114                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2292268                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1139564                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2723802                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         656032                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        630108                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1371564                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       228272                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     26056932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.609709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        23333130     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          146983      0.56%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          232856      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          370772      1.42%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          154211      0.59%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          173703      0.67%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          182349      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          120751      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1342177      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     26056932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077238                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.438003                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22075955                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       834890                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2715179                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         6924                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        423982                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       375665                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      15875012                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1653                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        423982                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        22108508                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         224899                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       514872                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2689811                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        94858                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      15864110                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         2385                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         27084                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        35494                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         4426                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     22022416                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     73790455                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     73790455                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     18796646                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3225762                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         4058                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2241                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           288682                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1514936                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       813091                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        24332                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       184767                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          15841827                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         4071                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14998749                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        18923                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1998987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4449415                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          403                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     26056932                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575615                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.267889                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19729662     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2541244      9.75%     85.47% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1389231      5.33%     90.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       946088      3.63%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       884322      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       254706      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       197987      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        67497      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        46195      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     26056932                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3476     12.62%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         10538     38.27%     50.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13521     49.10%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     12565277     83.78%     83.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       236305      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1816      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1387284      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       808067      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14998749                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.505380                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              27535                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001836                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     56100888                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     17845084                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     14755621                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      15026284                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        45130                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       274337                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        24605                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          955                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        423982                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         152040                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13352                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     15845922                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          951                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1514936                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       813091                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2240                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       132203                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       129347                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       261550                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     14784001                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1305060                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       214748                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2112722                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2080768                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            807662                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.498144                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              14755860                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             14755621                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8626996                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22535133                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.497188                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382824                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11040902                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13533252                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2312710                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3668                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       231358                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     25632950                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.527963                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.380616                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20136444     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2662895     10.39%     88.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1037241      4.05%     92.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       557178      2.17%     95.17% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       418367      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       233176      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       143878      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       128443      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       315328      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     25632950                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11040902                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13533252                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2029085                       # Number of memory references committed
system.switch_cpus6.commit.loads              1240599                       # Number of loads committed
system.switch_cpus6.commit.membars               1830                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1942548                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         12194545                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       274909                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       315328                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            41163506                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           32115946                       # The number of ROB writes
system.switch_cpus6.timesIdled                 362167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                3621219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11040902                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13533252                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11040902                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.688019                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.688019                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.372021                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.372021                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        66668683                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       20456193                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       14805997                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3664                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2417022                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1978058                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       237776                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       993579                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          948947                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          248828                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        10794                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     23238209                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              13516426                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2417022                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1197775                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2820315                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         651554                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        609873                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1423907                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       237921                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     27079128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.613019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.955536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        24258813     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          132004      0.49%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          208416      0.77%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          281796      1.04%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          290344      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          245709      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          138157      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          204178      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1319711      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     27079128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081441                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.455434                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        23000953                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       849424                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2815006                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         3302                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        410442                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       397442                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16585212                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1550                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        410442                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        23064692                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         166641                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       537027                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2755218                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       145105                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16578200                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         20656                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        62696                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     23131607                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     77122293                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     77122293                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     20003378                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3128229                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3997                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2027                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           432248                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1553910                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       839372                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         9865                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       279649                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16554511                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         4010                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15702447                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2313                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1863882                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4480402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     27079128                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579873                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.267615                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     20374078     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2805465     10.36%     85.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1407515      5.20%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      1020455      3.77%     94.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       807239      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       332652      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       208352      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       108717      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        14655      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     27079128                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3149     11.84%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         10098     37.96%     49.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        13358     50.21%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     13206405     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       234614      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1965      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1422894      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       836569      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15702447                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.529091                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              26605                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001694                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     58512940                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     18422474                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15463507                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      15729052                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        31686                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       254654                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        12921                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        410442                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         132748                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        13810                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16558550                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         7451                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1553910                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       839372                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2031                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         11656                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       137458                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       134892                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       272350                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15483402                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1338163                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       219045                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   29                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2174667                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2199815                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            836504                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.521710                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15463647                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15463507                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8879543                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         23931427                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521040                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371041                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     11660806                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     14348052                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2210500                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3963                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       240529                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     26668686                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538011                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378362                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     20728628     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2970376     11.14%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1097677      4.12%     92.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       524333      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       474984      1.78%     96.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       255201      0.96%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       202741      0.76%     98.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       101032      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       313714      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     26668686                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     11660806                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      14348052                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2125707                       # Number of memory references committed
system.switch_cpus7.commit.loads              1299256                       # Number of loads committed
system.switch_cpus7.commit.membars               1978                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           2069051                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         12927287                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       295413                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       313714                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            42913446                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           33527565                       # The number of ROB writes
system.switch_cpus7.timesIdled                 354020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2599023                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           11660806                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             14348052                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     11660806                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.545120                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.545120                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392909                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392909                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        69680069                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       21543496                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       15370902                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3958                       # number of misc regfile writes
system.l20.replacements                          1579                       # number of replacements
system.l20.tagsinuse                      4095.804496                       # Cycle average of tags in use
system.l20.total_refs                          209701                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5675                       # Sample count of references to valid blocks.
system.l20.avg_refs                         36.951718                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.747175                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    25.486172                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   820.494890                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3198.076260                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012634                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006222                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.200316                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.780780                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4475                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4476                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             822                       # number of Writeback hits
system.l20.Writeback_hits::total                  822                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4484                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4485                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4484                       # number of overall hits
system.l20.overall_hits::total                   4485                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1546                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1579                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1546                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1579                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1546                       # number of overall misses
system.l20.overall_misses::total                 1579                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     19021026                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    703707348                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      722728374                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     19021026                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    703707348                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       722728374                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     19021026                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    703707348                       # number of overall miss cycles
system.l20.overall_miss_latency::total      722728374                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         6021                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               6055                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          822                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              822                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         6030                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                6064                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         6030                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               6064                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.256768                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260776                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.256385                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.260389                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.256385                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.260389                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 576394.727273                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 455179.397154                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 457712.713110                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 576394.727273                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 455179.397154                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 457712.713110                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 576394.727273                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 455179.397154                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 457712.713110                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 229                       # number of writebacks
system.l20.writebacks::total                      229                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1546                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1579                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1546                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1579                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1546                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1579                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     16651090                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    592642897                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    609293987                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     16651090                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    592642897                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    609293987                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     16651090                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    592642897                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    609293987                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256768                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260776                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.256385                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.260389                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.256385                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.260389                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 504578.484848                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 383339.519405                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 385873.329322                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 504578.484848                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 383339.519405                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 385873.329322                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 504578.484848                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 383339.519405                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 385873.329322                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           813                       # number of replacements
system.l21.tagsinuse                      4095.413854                       # Cycle average of tags in use
system.l21.total_refs                          275752                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4909                       # Sample count of references to valid blocks.
system.l21.avg_refs                         56.172744                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          120.924753                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    29.909170                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   393.686093                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3550.893838                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.029523                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007302                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.096115                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.866917                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999857                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3516                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3518                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1143                       # number of Writeback hits
system.l21.Writeback_hits::total                 1143                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3534                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3536                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3534                       # number of overall hits
system.l21.overall_hits::total                   3536                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          778                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  813                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          778                       # number of demand (read+write) misses
system.l21.demand_misses::total                   813                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          778                       # number of overall misses
system.l21.overall_misses::total                  813                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     56010995                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    373410536                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      429421531                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     56010995                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    373410536                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       429421531                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     56010995                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    373410536                       # number of overall miss cycles
system.l21.overall_miss_latency::total      429421531                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4294                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4331                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1143                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1143                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4312                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4349                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4312                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4349                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.945946                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.181183                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.187716                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.945946                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.180427                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.186940                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.945946                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.180427                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.186940                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1600314.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 479962.128535                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 528193.765068                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1600314.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 479962.128535                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 528193.765068                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1600314.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 479962.128535                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 528193.765068                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 462                       # number of writebacks
system.l21.writebacks::total                      462                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          778                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             813                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          778                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              813                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          778                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             813                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     53495424                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    317492096                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    370987520                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     53495424                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    317492096                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    370987520                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     53495424                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    317492096                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    370987520                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.181183                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.187716                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.945946                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.180427                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.186940                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.945946                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.180427                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.186940                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1528440.685714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 408087.526992                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 456319.212792                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1528440.685714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 408087.526992                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 456319.212792                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1528440.685714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 408087.526992                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 456319.212792                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           813                       # number of replacements
system.l22.tagsinuse                      4095.413574                       # Cycle average of tags in use
system.l22.total_refs                          275752                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4909                       # Sample count of references to valid blocks.
system.l22.avg_refs                         56.172744                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          120.924163                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    29.909652                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   393.922320                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3550.657439                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.029523                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007302                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.096172                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.866860                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999857                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3516                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3518                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1143                       # number of Writeback hits
system.l22.Writeback_hits::total                 1143                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3534                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3536                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3534                       # number of overall hits
system.l22.overall_hits::total                   3536                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          778                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  813                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          778                       # number of demand (read+write) misses
system.l22.demand_misses::total                   813                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          778                       # number of overall misses
system.l22.overall_misses::total                  813                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     51192282                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    361274661                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      412466943                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     51192282                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    361274661                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       412466943                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     51192282                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    361274661                       # number of overall miss cycles
system.l22.overall_miss_latency::total      412466943                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4294                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4331                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1143                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1143                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4312                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4349                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4312                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4349                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.181183                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.187716                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.180427                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.186940                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.180427                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.186940                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1462636.628571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 464363.317481                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 507339.413284                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1462636.628571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 464363.317481                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 507339.413284                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1462636.628571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 464363.317481                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 507339.413284                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 462                       # number of writebacks
system.l22.writebacks::total                      462                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          778                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             813                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          778                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              813                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          778                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             813                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     48678860                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    305388485                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    354067345                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     48678860                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    305388485                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    354067345                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     48678860                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    305388485                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    354067345                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.181183                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.187716                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.180427                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.186940                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.180427                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.186940                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1390824.571429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 392530.186375                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 435507.189422                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1390824.571429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 392530.186375                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 435507.189422                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1390824.571429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 392530.186375                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 435507.189422                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1578                       # number of replacements
system.l23.tagsinuse                      4095.806624                       # Cycle average of tags in use
system.l23.total_refs                          209693                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5674                       # Sample count of references to valid blocks.
system.l23.avg_refs                         36.956821                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           51.743528                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    24.789491                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   823.750388                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3195.523218                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.012633                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006052                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.201111                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.780157                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999953                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4467                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4468                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             822                       # number of Writeback hits
system.l23.Writeback_hits::total                  822                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            9                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4476                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4477                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4476                       # number of overall hits
system.l23.overall_hits::total                   4477                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           30                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1548                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1578                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           30                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1548                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1578                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           30                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1548                       # number of overall misses
system.l23.overall_misses::total                 1578                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     19297090                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    695202509                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      714499599                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     19297090                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    695202509                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       714499599                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     19297090                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    695202509                       # number of overall miss cycles
system.l23.overall_miss_latency::total      714499599                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           31                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         6015                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               6046                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          822                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              822                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           31                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         6024                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                6055                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           31                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         6024                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               6055                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.967742                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.257357                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.260999                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.967742                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.256972                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.260611                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.967742                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.256972                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.260611                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 643236.333333                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 449097.228036                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 452788.085551                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 643236.333333                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 449097.228036                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 452788.085551                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 643236.333333                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 449097.228036                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 452788.085551                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 229                       # number of writebacks
system.l23.writebacks::total                      229                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           30                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1548                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1578                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           30                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1548                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1578                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           30                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1548                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1578                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     17142558                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    583978572                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    601121130                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     17142558                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    583978572                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    601121130                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     17142558                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    583978572                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    601121130                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.257357                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.260999                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.967742                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.256972                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.260611                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.967742                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.256972                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.260611                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 571418.600000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 377247.139535                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 380938.612167                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 571418.600000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 377247.139535                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 380938.612167                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 571418.600000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 377247.139535                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 380938.612167                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          3237                       # number of replacements
system.l24.tagsinuse                      4095.902977                       # Cycle average of tags in use
system.l24.total_refs                          353953                       # Total number of references to valid blocks.
system.l24.sampled_refs                          7333                       # Sample count of references to valid blocks.
system.l24.avg_refs                         48.268512                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           13.867442                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    25.174318                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  1530.697797                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          2526.163419                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.003386                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006146                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.373706                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.616739                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999976                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         5838                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   5839                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            2433                       # number of Writeback hits
system.l24.Writeback_hits::total                 2433                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         5847                       # number of demand (read+write) hits
system.l24.demand_hits::total                    5848                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         5847                       # number of overall hits
system.l24.overall_hits::total                   5848                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         3202                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 3237                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         3202                       # number of demand (read+write) misses
system.l24.demand_misses::total                  3237                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         3202                       # number of overall misses
system.l24.overall_misses::total                 3237                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     32545039                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   1703808204                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     1736353243                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     32545039                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   1703808204                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      1736353243                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     32545039                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   1703808204                       # number of overall miss cycles
system.l24.overall_miss_latency::total     1736353243                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         9040                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               9076                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         2433                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             2433                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         9049                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                9085                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         9049                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               9085                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.354204                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.356655                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.353851                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.356302                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.353851                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.356302                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 929858.257143                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 532107.496565                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 536408.168984                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 929858.257143                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 532107.496565                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 536408.168984                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 929858.257143                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 532107.496565                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 536408.168984                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 715                       # number of writebacks
system.l24.writebacks::total                      715                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         3202                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            3237                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         3202                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             3237                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         3202                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            3237                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     30031279                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   1473800523                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   1503831802                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     30031279                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   1473800523                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   1503831802                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     30031279                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   1473800523                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   1503831802                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.354204                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.356655                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.353851                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.356302                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.353851                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.356302                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 858036.542857                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 460274.991568                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 464575.780661                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 858036.542857                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 460274.991568                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 464575.780661                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 858036.542857                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 460274.991568                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 464575.780661                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          1010                       # number of replacements
system.l25.tagsinuse                      4095.284492                       # Cycle average of tags in use
system.l25.total_refs                          286701                       # Total number of references to valid blocks.
system.l25.sampled_refs                          5105                       # Sample count of references to valid blocks.
system.l25.avg_refs                         56.160823                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.215599                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    33.833911                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   482.300487                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3500.934495                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019096                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.008260                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.117749                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.854720                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999825                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3631                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3633                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1124                       # number of Writeback hits
system.l25.Writeback_hits::total                 1124                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3649                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3651                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3649                       # number of overall hits
system.l25.overall_hits::total                   3651                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           43                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          968                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 1011                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           43                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          968                       # number of demand (read+write) misses
system.l25.demand_misses::total                  1011                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           43                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          968                       # number of overall misses
system.l25.overall_misses::total                 1011                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     37700520                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    429493161                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      467193681                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     37700520                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    429493161                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       467193681                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     37700520                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    429493161                       # number of overall miss cycles
system.l25.overall_miss_latency::total      467193681                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           45                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         4599                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               4644                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1124                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1124                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           45                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         4617                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                4662                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           45                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         4617                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               4662                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.210481                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.217700                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.209660                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.216860                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.955556                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.209660                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.216860                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 876756.279070                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 443691.282025                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 462110.465875                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 876756.279070                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 443691.282025                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 462110.465875                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 876756.279070                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 443691.282025                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 462110.465875                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 537                       # number of writebacks
system.l25.writebacks::total                      537                       # number of writebacks
system.l25.ReadReq_mshr_hits::switch_cpus5.data            1                       # number of ReadReq MSHR hits
system.l25.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l25.demand_mshr_hits::switch_cpus5.data            1                       # number of demand (read+write) MSHR hits
system.l25.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l25.overall_mshr_hits::switch_cpus5.data            1                       # number of overall MSHR hits
system.l25.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          967                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            1010                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          967                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             1010                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          967                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            1010                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     34611580                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    359641591                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    394253171                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     34611580                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    359641591                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    394253171                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     34611580                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    359641591                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    394253171                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.210263                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.217485                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.209443                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.216645                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.955556                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.209443                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.216645                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 804920.465116                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 371914.778697                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 390349.674257                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 804920.465116                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 371914.778697                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 390349.674257                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 804920.465116                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 371914.778697                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 390349.674257                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          2681                       # number of replacements
system.l26.tagsinuse                      4095.517641                       # Cycle average of tags in use
system.l26.total_refs                          317792                       # Total number of references to valid blocks.
system.l26.sampled_refs                          6777                       # Sample count of references to valid blocks.
system.l26.avg_refs                         46.892725                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           36.873572                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    25.657133                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   980.742578                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3052.244359                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009002                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006264                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.239439                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.745177                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999882                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         5378                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   5379                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1568                       # number of Writeback hits
system.l26.Writeback_hits::total                 1568                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         5396                       # number of demand (read+write) hits
system.l26.demand_hits::total                    5397                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         5396                       # number of overall hits
system.l26.overall_hits::total                   5397                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         2645                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 2680                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         2645                       # number of demand (read+write) misses
system.l26.demand_misses::total                  2680                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         2645                       # number of overall misses
system.l26.overall_misses::total                 2680                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     29265038                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1388231597                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1417496635                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     29265038                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1388231597                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1417496635                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     29265038                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1388231597                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1417496635                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         8023                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               8059                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1568                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1568                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         8041                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                8077                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         8041                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               8077                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.329677                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.332547                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.328939                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.331806                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.328939                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.331806                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 836143.942857                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 524851.265406                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 528916.654851                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 836143.942857                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 524851.265406                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 528916.654851                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 836143.942857                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 524851.265406                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 528916.654851                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 508                       # number of writebacks
system.l26.writebacks::total                      508                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         2645                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            2680                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         2645                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             2680                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         2645                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            2680                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     26751595                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   1198223606                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1224975201                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     26751595                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   1198223606                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1224975201                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     26751595                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   1198223606                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1224975201                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.329677                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.332547                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.328939                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.331806                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.328939                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.331806                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 764331.285714                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 453014.595841                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 457080.298881                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 764331.285714                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 453014.595841                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 457080.298881                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 764331.285714                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 453014.595841                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 457080.298881                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          1009                       # number of replacements
system.l27.tagsinuse                      4095.285474                       # Cycle average of tags in use
system.l27.total_refs                          286701                       # Total number of references to valid blocks.
system.l27.sampled_refs                          5104                       # Sample count of references to valid blocks.
system.l27.avg_refs                         56.171826                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.216504                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    33.675820                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   482.478418                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3500.914732                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019096                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.008222                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.117793                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.854716                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999826                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3631                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3633                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1124                       # number of Writeback hits
system.l27.Writeback_hits::total                 1124                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3649                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3651                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3649                       # number of overall hits
system.l27.overall_hits::total                   3651                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           43                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          967                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 1010                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           43                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          967                       # number of demand (read+write) misses
system.l27.demand_misses::total                  1010                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           43                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          967                       # number of overall misses
system.l27.overall_misses::total                 1010                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     39187648                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    429982131                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      469169779                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     39187648                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    429982131                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       469169779                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     39187648                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    429982131                       # number of overall miss cycles
system.l27.overall_miss_latency::total      469169779                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           45                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         4598                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               4643                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1124                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1124                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           45                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         4616                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                4661                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           45                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         4616                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               4661                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.210309                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.217532                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.209489                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.216692                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.209489                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.216692                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 911340.651163                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 444655.771458                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 464524.533663                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 911340.651163                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 444655.771458                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 464524.533663                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 911340.651163                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 444655.771458                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 464524.533663                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 537                       # number of writebacks
system.l27.writebacks::total                      537                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          966                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            1009                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          966                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             1009                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          966                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            1009                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     36100248                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    359421782                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    395522030                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     36100248                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    359421782                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    395522030                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     36100248                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    359421782                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    395522030                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.210091                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.217316                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.209272                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.216477                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.209272                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.216477                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 839540.651163                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 372072.238095                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 391994.083251                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 839540.651163                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 372072.238095                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 391994.083251                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 839540.651163                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 372072.238095                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 391994.083251                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               552.486066                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001432119                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1785083.991087                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    26.316349                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.169717                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.042174                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843221                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.885394                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1399850                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1399850                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1399850                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1399850                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1399850                       # number of overall hits
system.cpu0.icache.overall_hits::total        1399850                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     24570021                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24570021                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     24570021                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24570021                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     24570021                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24570021                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1399896                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1399896                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1399896                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1399896                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1399896                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1399896                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 534130.891304                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 534130.891304                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 534130.891304                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 534130.891304                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 534130.891304                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 534130.891304                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     19421845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19421845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     19421845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19421845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     19421845                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19421845                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 571230.735294                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 571230.735294                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 571230.735294                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 571230.735294                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 571230.735294                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 571230.735294                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6030                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221205482                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6286                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35190.181674                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.462267                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.537733                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.720556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.279444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2073217                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2073217                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          919                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          919                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          908                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2459643                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2459643                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2459643                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2459643                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20379                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20379                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20424                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20424                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20424                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20424                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4663737302                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4663737302                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3747781                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3747781                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4667485083                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4667485083                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4667485083                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4667485083                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2093596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2093596                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2480067                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2480067                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2480067                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2480067                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008235                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008235                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008235                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008235                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 228850.154669                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 228850.154669                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83284.022222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83284.022222                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 228529.430229                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 228529.430229                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 228529.430229                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 228529.430229                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          822                       # number of writebacks
system.cpu0.dcache.writebacks::total              822                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14358                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14358                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14394                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14394                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6021                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6021                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6030                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6030                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1009414463                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1009414463                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       582101                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       582101                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1009996564                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1009996564                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1009996564                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1009996564                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002431                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002431                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 167648.972430                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 167648.972430                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64677.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64677.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 167495.284245                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 167495.284245                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 167495.284245                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 167495.284245                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               486.721868                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1077559344                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2190161.268293                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    31.721868                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.050836                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.780003                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1435330                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1435330                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1435330                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1435330                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1435330                       # number of overall hits
system.cpu1.icache.overall_hits::total        1435330                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     89034198                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     89034198                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     89034198                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     89034198                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     89034198                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     89034198                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1435379                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1435379                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1435379                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1435379                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1435379                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1435379                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1817024.448980                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1817024.448980                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1817024.448980                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1817024.448980                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1817024.448980                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1817024.448980                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      1128745                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 564372.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     56433060                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     56433060                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     56433060                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     56433060                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     56433060                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     56433060                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1525217.837838                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1525217.837838                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1525217.837838                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1525217.837838                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1525217.837838                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1525217.837838                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4312                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               160348363                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4568                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35102.531305                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.344843                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.655157                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.864628                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.135372                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1143214                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1143214                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       849551                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        849551                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2217                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2217                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2064                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2064                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1992765                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1992765                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1992765                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1992765                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11096                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11096                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          103                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11199                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11199                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11199                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11199                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1563662524                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1563662524                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7994885                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7994885                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1571657409                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1571657409                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1571657409                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1571657409                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1154310                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1154310                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       849654                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       849654                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2064                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2064                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2003964                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2003964                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2003964                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2003964                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009613                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009613                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000121                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005588                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005588                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005588                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005588                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 140921.280101                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 140921.280101                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 77620.242718                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77620.242718                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 140339.084650                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 140339.084650                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 140339.084650                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 140339.084650                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        15374                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        15374                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1143                       # number of writebacks
system.cpu1.dcache.writebacks::total             1143                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6802                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6802                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           85                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6887                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6887                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6887                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6887                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4294                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4294                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4312                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4312                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4312                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4312                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    608705103                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    608705103                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1331941                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1331941                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    610037044                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    610037044                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    610037044                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    610037044                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003720                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003720                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002152                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002152                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002152                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002152                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141757.126921                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 141757.126921                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 73996.722222                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73996.722222                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 141474.268089                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 141474.268089                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 141474.268089                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 141474.268089                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               486.722034                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1077560615                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2190163.851626                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    31.722034                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.050837                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.780003                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1436601                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1436601                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1436601                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1436601                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1436601                       # number of overall hits
system.cpu2.icache.overall_hits::total        1436601                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     82237322                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     82237322                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     82237322                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     82237322                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     82237322                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     82237322                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1436650                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1436650                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1436650                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1436650                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1436650                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1436650                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1678312.693878                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1678312.693878                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1678312.693878                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1678312.693878                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1678312.693878                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1678312.693878                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      1130143                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs 565071.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     51629393                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     51629393                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     51629393                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     51629393                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     51629393                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     51629393                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst      1395389                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total      1395389                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst      1395389                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total      1395389                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst      1395389                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total      1395389                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4312                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               160349689                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4568                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35102.821585                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.340235                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.659765                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.864610                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.135390                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1144053                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1144053                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       850038                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        850038                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2215                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2215                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         2066                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2066                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1994091                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1994091                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1994091                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1994091                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11090                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11090                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          103                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11193                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11193                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11193                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11193                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1538620997                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1538620997                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7974813                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7974813                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1546595810                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1546595810                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1546595810                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1546595810                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1155143                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1155143                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       850141                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       850141                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         2066                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2066                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2005284                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2005284                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2005284                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2005284                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009601                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009601                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000121                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005582                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005582                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005582                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005582                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 138739.494770                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 138739.494770                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 77425.368932                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77425.368932                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 138175.271152                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 138175.271152                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 138175.271152                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 138175.271152                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        14346                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        14346                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1143                       # number of writebacks
system.cpu2.dcache.writebacks::total             1143                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6796                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6796                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6881                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6881                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6881                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6881                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4294                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4294                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4312                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4312                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4312                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4312                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    596570202                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    596570202                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1328011                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1328011                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    597898213                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    597898213                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    597898213                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    597898213                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003717                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003717                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002150                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002150                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002150                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002150                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 138931.113647                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 138931.113647                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73778.388889                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73778.388889                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 138659.140306                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 138659.140306                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 138659.140306                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 138659.140306                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               551.789395                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1001433181                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1794683.120072                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    25.619436                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.169960                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.041057                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.843221                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.884278                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1400912                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1400912                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1400912                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1400912                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1400912                       # number of overall hits
system.cpu3.icache.overall_hits::total        1400912                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.cpu3.icache.overall_misses::total           40                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     22814021                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     22814021                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     22814021                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     22814021                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     22814021                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     22814021                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1400952                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1400952                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1400952                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1400952                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1400952                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1400952                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000029                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000029                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 570350.525000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 570350.525000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 570350.525000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 570350.525000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 570350.525000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 570350.525000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           31                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           31                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           31                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     19627221                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     19627221                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     19627221                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     19627221                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     19627221                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     19627221                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 633136.161290                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 633136.161290                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 633136.161290                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 633136.161290                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 633136.161290                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 633136.161290                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  6024                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               221206267                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6280                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35223.927866                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   184.298825                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    71.701175                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.719917                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.280083                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      2073501                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2073501                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       386932                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        386932                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          915                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          915                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          907                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          907                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2460433                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2460433                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2460433                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2460433                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        20410                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        20410                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           41                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        20451                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         20451                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        20451                       # number of overall misses
system.cpu3.dcache.overall_misses::total        20451                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4637698523                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4637698523                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      3366027                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      3366027                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4641064550                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4641064550                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4641064550                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4641064550                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      2093911                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2093911                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       386973                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       386973                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2480884                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2480884                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2480884                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2480884                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009747                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009747                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000106                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008243                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008243                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008243                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008243                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 227226.777217                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 227226.777217                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 82098.219512                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82098.219512                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 226935.824654                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 226935.824654                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 226935.824654                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 226935.824654                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          822                       # number of writebacks
system.cpu3.dcache.writebacks::total              822                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        14395                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        14395                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           32                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        14427                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14427                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        14427                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14427                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         6015                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         6015                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         6024                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         6024                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         6024                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         6024                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1000410360                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1000410360                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1000987260                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1000987260                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1000987260                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1000987260                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002873                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002873                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002428                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002428                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002428                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002428                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 166319.261845                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 166319.261845                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 166166.543825                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 166166.543825                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 166166.543825                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 166166.543825                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               570.621425                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1108870549                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1915147.753022                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    29.022839                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.598586                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.046511                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867946                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.914457                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1343231                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1343231                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1343231                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1343231                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1343231                       # number of overall hits
system.cpu4.icache.overall_hits::total        1343231                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           57                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           57                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           57                       # number of overall misses
system.cpu4.icache.overall_misses::total           57                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     48697936                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     48697936                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     48697936                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     48697936                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     48697936                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     48697936                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1343288                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1343288                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1343288                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1343288                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1343288                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1343288                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 854349.754386                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 854349.754386                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 854349.754386                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 854349.754386                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 854349.754386                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 854349.754386                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           21                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           21                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           21                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     32916846                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     32916846                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     32916846                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     32916846                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     32916846                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     32916846                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 914356.833333                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 914356.833333                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 914356.833333                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 914356.833333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 914356.833333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 914356.833333                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  9049                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               440643002                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  9305                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              47355.508006                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.124234                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.875766                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.434079                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.565921                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      3512785                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3512785                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      1922931                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1922931                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          942                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          942                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          938                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          938                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      5435716                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         5435716                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      5435716                       # number of overall hits
system.cpu4.dcache.overall_hits::total        5435716                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        32611                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        32611                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           29                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        32640                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         32640                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        32640                       # number of overall misses
system.cpu4.dcache.overall_misses::total        32640                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   8230915274                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   8230915274                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2249923                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2249923                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   8233165197                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   8233165197                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   8233165197                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   8233165197                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      3545396                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3545396                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1922960                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1922960                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      5468356                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      5468356                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      5468356                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      5468356                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009198                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009198                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005969                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005969                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005969                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005969                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 252396.899022                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 252396.899022                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 77583.551724                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 77583.551724                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 252241.580790                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 252241.580790                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 252241.580790                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 252241.580790                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2433                       # number of writebacks
system.cpu4.dcache.writebacks::total             2433                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        23571                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        23571                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        23591                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        23591                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        23591                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        23591                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         9040                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         9049                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         9049                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         9049                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         9049                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   2129863800                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   2129863800                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   2130440700                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   2130440700                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   2130440700                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   2130440700                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001655                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001655                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001655                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001655                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 235604.402655                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 235604.402655                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 235433.826942                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 235433.826942                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 235433.826942                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 235433.826942                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               510.366945                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1074559056                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2066459.723077                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    35.366945                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.056678                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.817896                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1423519                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1423519                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1423519                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1423519                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1423519                       # number of overall hits
system.cpu5.icache.overall_hits::total        1423519                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           57                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           57                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           57                       # number of overall misses
system.cpu5.icache.overall_misses::total           57                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     45541951                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     45541951                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     45541951                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     45541951                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     45541951                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     45541951                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1423576                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1423576                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1423576                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1423576                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1423576                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1423576                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 798981.596491                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 798981.596491                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 798981.596491                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 798981.596491                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 798981.596491                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 798981.596491                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           45                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           45                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           45                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     38243142                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     38243142                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     38243142                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     38243142                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     38243142                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     38243142                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 849847.600000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 849847.600000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 849847.600000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 849847.600000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 849847.600000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 849847.600000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  4617                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               163996977                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4873                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              33654.212395                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   221.676483                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    34.323517                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.865924                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.134076                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       979465                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         979465                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       822655                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        822655                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         2009                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         2009                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1979                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1979                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1802120                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1802120                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1802120                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1802120                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        14766                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        14766                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          104                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        14870                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         14870                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        14870                       # number of overall misses
system.cpu5.dcache.overall_misses::total        14870                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2738667825                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2738667825                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8429571                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8429571                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2747097396                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2747097396                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2747097396                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2747097396                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       994231                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       994231                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       822759                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       822759                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         2009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1979                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1979                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1816990                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1816990                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1816990                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1816990                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.014852                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.014852                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000126                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008184                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008184                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008184                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008184                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 185471.205811                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 185471.205811                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 81053.567308                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 81053.567308                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 184740.914324                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 184740.914324                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 184740.914324                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 184740.914324                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1124                       # number of writebacks
system.cpu5.dcache.writebacks::total             1124                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        10167                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        10167                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           86                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        10253                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        10253                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        10253                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        10253                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         4599                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4599                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         4617                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         4617                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         4617                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         4617                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    674102504                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    674102504                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1153800                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1153800                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    675256304                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    675256304                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    675256304                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    675256304                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004626                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004626                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002541                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002541                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002541                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002541                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 146575.886932                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 146575.886932                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 146254.343513                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 146254.343513                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 146254.343513                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 146254.343513                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               520.002846                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1080557990                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2054292.756654                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.002846                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.048081                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.833338                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1371513                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1371513                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1371513                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1371513                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1371513                       # number of overall hits
system.cpu6.icache.overall_hits::total        1371513                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           51                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           51                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           51                       # number of overall misses
system.cpu6.icache.overall_misses::total           51                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     45374685                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     45374685                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     45374685                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     45374685                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     45374685                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     45374685                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1371564                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1371564                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1371564                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1371564                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1371564                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1371564                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 889699.705882                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 889699.705882                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 889699.705882                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 889699.705882                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 889699.705882                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 889699.705882                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     29643444                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     29643444                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     29643444                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     29643444                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     29643444                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     29643444                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst       823429                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total       823429                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst       823429                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total       823429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst       823429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total       823429                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8041                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               178857654                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8297                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              21556.906593                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   228.628685                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    27.371315                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.893081                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.106919                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       949290                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         949290                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       784673                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        784673                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         2193                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         2193                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1832                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1832                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1733963                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1733963                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1733963                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1733963                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        20835                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20835                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          110                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        20945                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         20945                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        20945                       # number of overall misses
system.cpu6.dcache.overall_misses::total        20945                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4840676693                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4840676693                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      8983986                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      8983986                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4849660679                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4849660679                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4849660679                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4849660679                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       970125                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       970125                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       784783                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       784783                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         2193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1832                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1832                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1754908                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1754908                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1754908                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1754908                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021477                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021477                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000140                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000140                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011935                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011935                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011935                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011935                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 232333.894552                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 232333.894552                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 81672.600000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 81672.600000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 231542.644020                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 231542.644020                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 231542.644020                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 231542.644020                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1568                       # number of writebacks
system.cpu6.dcache.writebacks::total             1568                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12812                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12812                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           92                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        12904                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        12904                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        12904                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        12904                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8023                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8023                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8041                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8041                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8041                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8041                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1763769705                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1763769705                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1170239                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1170239                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1764939944                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1764939944                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1764939944                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1764939944                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008270                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008270                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004582                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004582                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004582                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004582                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 219839.175495                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 219839.175495                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65013.277778                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65013.277778                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 219492.593459                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 219492.593459                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 219492.593459                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 219492.593459                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               510.209124                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1074559388                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2066460.361538                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    35.209124                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.056425                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.817643                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1423851                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1423851                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1423851                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1423851                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1423851                       # number of overall hits
system.cpu7.icache.overall_hits::total        1423851                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           56                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           56                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           56                       # number of overall misses
system.cpu7.icache.overall_misses::total           56                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     46135057                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     46135057                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     46135057                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     46135057                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     46135057                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     46135057                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1423907                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1423907                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1423907                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1423907                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1423907                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1423907                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 823840.303571                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 823840.303571                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 823840.303571                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 823840.303571                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 823840.303571                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 823840.303571                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           45                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           45                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           45                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     39726470                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     39726470                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     39726470                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     39726470                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     39726470                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     39726470                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 882810.444444                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 882810.444444                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 882810.444444                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 882810.444444                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 882810.444444                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 882810.444444                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4616                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               163997011                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4872                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              33661.127053                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   221.710820                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    34.289180                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.866058                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.133942                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       979593                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         979593                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       822564                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        822564                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         2006                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         2006                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1979                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1979                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1802157                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1802157                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1802157                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1802157                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        14770                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        14770                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          104                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        14874                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         14874                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        14874                       # number of overall misses
system.cpu7.dcache.overall_misses::total        14874                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2758358199                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2758358199                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      8375140                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      8375140                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2766733339                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2766733339                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2766733339                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2766733339                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       994363                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       994363                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       822668                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       822668                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         2006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         2006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1979                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1979                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1817031                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1817031                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1817031                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1817031                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014854                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014854                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000126                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008186                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008186                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008186                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008186                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 186754.109614                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 186754.109614                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 80530.192308                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 80530.192308                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 186011.384900                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 186011.384900                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 186011.384900                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 186011.384900                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1124                       # number of writebacks
system.cpu7.dcache.writebacks::total             1124                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        10172                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10172                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           86                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        10258                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        10258                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        10258                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        10258                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4598                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4598                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4616                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4616                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4616                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4616                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    674596119                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    674596119                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1156077                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1156077                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    675752196                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    675752196                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    675752196                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    675752196                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002540                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002540                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002540                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002540                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146715.119400                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146715.119400                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64226.500000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64226.500000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 146393.456672                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 146393.456672                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 146393.456672                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 146393.456672                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
