Flow report for WRAPPER_EXAM_III
<<<<<<< HEAD
Thu Dec 10 02:23:05 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition
=======
Thu Dec 10 22:18:54 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
>>>>>>> 22c46d8a670c5d59990c23304dc5cd2fdeb6aab5


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



<<<<<<< HEAD
+------------------------------------------------------------------------------------------------+
; Flow Summary                                                                                   ;
+------------------------------------+-----------------------------------------------------------+
; Flow Status                        ; Successful - Thu Dec 10 02:23:05 2015                     ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition ;
; Revision Name                      ; WRAPPER_EXAM_III                                          ;
; Top-level Entity Name              ; WRAPPER_EXAM_III                                          ;
; Family                             ; Cyclone IV E                                              ;
; Device                             ; EP4CE115F29C7                                             ;
; Timing Models                      ; Final                                                     ;
; Total logic elements               ; 949 / 114,480 ( < 1 % )                                   ;
;     Total combinational functions  ; 942 / 114,480 ( < 1 % )                                   ;
;     Dedicated logic registers      ; 598 / 114,480 ( < 1 % )                                   ;
; Total registers                    ; 598                                                       ;
; Total pins                         ; 50 / 529 ( 9 % )                                          ;
; Total virtual pins                 ; 0                                                         ;
; Total memory bits                  ; 0 / 3,981,312 ( 0 % )                                     ;
; Embedded Multiplier 9-bit elements ; 2 / 532 ( < 1 % )                                         ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                             ;
+------------------------------------+-----------------------------------------------------------+
=======
+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+------------------------------------+--------------------------------------------+
; Flow Status                        ; Successful - Thu Dec 10 22:18:54 2015      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; WRAPPER_EXAM_III                           ;
; Top-level Entity Name              ; WRAPPER_EXAM_III                           ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE115F29C7                              ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 937 / 114,480 ( < 1 % )                    ;
;     Total combinational functions  ; 911 / 114,480 ( < 1 % )                    ;
;     Dedicated logic registers      ; 635 / 114,480 ( < 1 % )                    ;
; Total registers                    ; 635                                        ;
; Total pins                         ; 50 / 529 ( 9 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 3,981,312 ( 0 % )                      ;
; Embedded Multiplier 9-bit elements ; 2 / 532 ( < 1 % )                          ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+
>>>>>>> 22c46d8a670c5d59990c23304dc5cd2fdeb6aab5


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
<<<<<<< HEAD
; Start date & time ; 12/10/2015 02:22:06 ;
=======
; Start date & time ; 12/10/2015 22:17:32 ;
>>>>>>> 22c46d8a670c5d59990c23304dc5cd2fdeb6aab5
; Main task         ; Compilation         ;
; Revision Name     ; WRAPPER_EXAM_III    ;
+-------------------+---------------------+


<<<<<<< HEAD
+----------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 192215773002215.144973212602924 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)          ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                              ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                               ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                        ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING           ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                          ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                    ; --            ; --          ; --             ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
=======
+---------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                    ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                          ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 57277344073153.144980385205036 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)         ; <None>        ; --          ; --             ;
; ENABLE_OCT_DONE                     ; Off                            ; On            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                             ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                              ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                       ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING          ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                         ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                   ; --            ; --          ; --             ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+
>>>>>>> 22c46d8a670c5d59990c23304dc5cd2fdeb6aab5


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
<<<<<<< HEAD
; Analysis & Synthesis      ; 00:00:13     ; 1.0                     ; 739 MB              ; 00:00:29                           ;
; Fitter                    ; 00:00:24     ; 1.6                     ; 1720 MB             ; 00:00:35                           ;
; Assembler                 ; 00:00:06     ; 1.0                     ; 645 MB              ; 00:00:06                           ;
; TimeQuest Timing Analyzer ; 00:00:04     ; 1.0                     ; 839 MB              ; 00:00:04                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 619 MB              ; 00:00:02                           ;
; Total                     ; 00:00:49     ; --                      ; --                  ; 00:01:16                           ;
=======
; Analysis & Synthesis      ; 00:00:05     ; 1.0                     ; 550 MB              ; 00:00:03                           ;
; Fitter                    ; 00:00:23     ; 1.0                     ; 930 MB              ; 00:00:19                           ;
; Assembler                 ; 00:00:06     ; 1.0                     ; 499 MB              ; 00:00:04                           ;
; TimeQuest Timing Analyzer ; 00:00:11     ; 1.0                     ; 620 MB              ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:07     ; 1.0                     ; 455 MB              ; 00:00:02                           ;
; Total                     ; 00:00:52     ; --                      ; --                  ; 00:00:31                           ;
>>>>>>> 22c46d8a670c5d59990c23304dc5cd2fdeb6aab5
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; CEC-EGB267-3     ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; CEC-EGB267-3     ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; CEC-EGB267-3     ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; CEC-EGB267-3     ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; CEC-EGB267-3     ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off WRAPPER_EXAM_III -c WRAPPER_EXAM_III
quartus_fit --read_settings_files=off --write_settings_files=off WRAPPER_EXAM_III -c WRAPPER_EXAM_III
quartus_asm --read_settings_files=off --write_settings_files=off WRAPPER_EXAM_III -c WRAPPER_EXAM_III
quartus_sta WRAPPER_EXAM_III -c WRAPPER_EXAM_III
quartus_eda --read_settings_files=off --write_settings_files=off WRAPPER_EXAM_III -c WRAPPER_EXAM_III



