// Seed: 3607623246
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9, id_10;
  assign id_4 = id_6 - id_3;
  id_11(
      .id_0(1),
      .id_1(id_6),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(id_5),
      .id_7('b0),
      .id_8(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = (1) + 1 < 1;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_2, id_1
  );
endmodule
