##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_1                  | Frequency: 44.65 MHz  | Target: 1.00 MHz   | 
Clock: Clock_1(fixed-function)  | N/A                   | Target: 1.00 MHz   | 
Clock: CyBUS_CLK                | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        1e+006           977604      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name              Setup to Clk  Clock Name:Phase  
---------------------  ------------  ----------------  
motor_l_phaseA(0)_PAD  18639         Clock_1:R         
motor_l_phaseB(0)_PAD  16426         Clock_1:R         
motor_r_phaseA(0)_PAD  15554         Clock_1:R         
motor_r_phaseB(0)_PAD  20544         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase           
-----------------  ------------  -------------------------  
motor_l_en(0)_PAD  25035         Clock_1(fixed-function):R  
motor_r_en(0)_PAD  26158         Clock_1(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 44.65 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 977604p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18166
-------------------------------------   ----- 
End-of-path arrival time (ps)           18166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell8      2924   6424  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell8      3350   9774  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3262  13036  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  18166  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  18166  977604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 977604p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18166
-------------------------------------   ----- 
End-of-path arrival time (ps)           18166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell8      2924   6424  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell8      3350   9774  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3262  13036  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  18166  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  18166  977604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 977604p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18166
-------------------------------------   ----- 
End-of-path arrival time (ps)           18166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell8      2924   6424  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell8      3350   9774  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3262  13036  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  18166  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  18166  977604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 978429p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17341
-------------------------------------   ----- 
End-of-path arrival time (ps)           17341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell1    670    670  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell2      0    670  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell2   2720   3390  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_2                macrocell1      2657   6047  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350   9397  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2814  12211  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  17341  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  17341  978429  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 980904p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13036
-------------------------------------   ----- 
End-of-path arrival time (ps)           13036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell8      2924   6424  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell8      3350   9774  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3262  13036  980904  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 980909p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13031
-------------------------------------   ----- 
End-of-path arrival time (ps)           13031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell8      2924   6424  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell8      3350   9774  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   3256  13031  980909  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 981729p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12211
-------------------------------------   ----- 
End-of-path arrival time (ps)           12211
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell1    670    670  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell2      0    670  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell2   2720   3390  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_2                macrocell1      2657   6047  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350   9397  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2814  12211  981729  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 981743p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12197
-------------------------------------   ----- 
End-of-path arrival time (ps)           12197
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell1    670    670  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell2      0    670  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell2   2720   3390  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_2                macrocell1      2657   6047  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell1      3350   9397  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2800  12197  981743  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_0
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 983213p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16287
-------------------------------------   ----- 
End-of-path arrival time (ps)           16287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q                macrocell28    1250   1250  983213  RISE       1
\motor_l_quaddec:Net_530\/main_1            macrocell6     5526   6776  983213  RISE       1
\motor_l_quaddec:Net_530\/q                 macrocell6     3350  10126  983213  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_0  statusicell2   6160  16287  983213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1203\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 983463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10477
-------------------------------------   ----- 
End-of-path arrival time (ps)           10477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1203\/q                                    macrocell49     1250   1250  980164  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/main_2          macrocell12     2776   4026  980164  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell12     3350   7376  980164  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   3101  10477  983463  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1203\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 983464p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10476
-------------------------------------   ----- 
End-of-path arrival time (ps)           10476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1203\/q                                    macrocell49     1250   1250  980164  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/main_2          macrocell12     2776   4026  980164  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell12     3350   7376  980164  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   3100  10476  983464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Net_1251\/main_7
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 983504p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12986
-------------------------------------   ----- 
End-of-path arrival time (ps)           12986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q             macrocell52   1250   1250  978524  RISE       1
\motor_r_quaddec:Net_1251_split\/main_1  macrocell47   6099   7349  983504  RISE       1
\motor_r_quaddec:Net_1251_split\/q       macrocell47   3350  10699  983504  RISE       1
\motor_r_quaddec:Net_1251\/main_7        macrocell42   2287  12986  983504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:Net_1251\/main_7
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 983632p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12858
-------------------------------------   ----- 
End-of-path arrival time (ps)           12858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q  macrocell37   1250   1250  983632  RISE       1
\motor_l_quaddec:Net_1251_split\/main_3   macrocell33   5956   7206  983632  RISE       1
\motor_l_quaddec:Net_1251_split\/q        macrocell33   3350  10556  983632  RISE       1
\motor_l_quaddec:Net_1251\/main_7         macrocell28   2302  12858  983632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 984225p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9715
-------------------------------------   ---- 
End-of-path arrival time (ps)           9715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell1    1210   1210  980925  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/main_0          macrocell5      2347   3557  980925  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell5      3350   6907  980925  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   2808   9715  984225  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 984228p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9712
-------------------------------------   ---- 
End-of-path arrival time (ps)           9712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell1    1210   1210  980925  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/main_0          macrocell5      2347   3557  980925  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell5      3350   6907  980925  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   2804   9712  984228  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 984322p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15178
-------------------------------------   ----- 
End-of-path arrival time (ps)           15178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  984322  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  984322  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  984322  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_0\/main_0             macrocell9      2306   5936  984322  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_0\/q                  macrocell9      3350   9286  984322  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    5893  15178  984322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 984743p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14757
-------------------------------------   ----- 
End-of-path arrival time (ps)           14757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  984743  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  984743  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  984743  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_0\/main_0             macrocell2      3764   7394  984743  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_0\/q                  macrocell2      3350  10744  984743  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    4012  14757  984743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 985599p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13901
-------------------------------------   ----- 
End-of-path arrival time (ps)           13901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  978670  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  978670  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  978670  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_3\/main_0            macrocell4      4799   8299  985599  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_3\/q                 macrocell4      3350  11649  985599  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2252  13901  985599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 986105p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10385
-------------------------------------   ----- 
End-of-path arrival time (ps)           10385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q               macrocell52   1250   1250  978524  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_0  macrocell54   9135  10385  986105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986631p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12869
-------------------------------------   ----- 
End-of-path arrival time (ps)           12869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_3\/main_0            macrocell11     3702   7202  986631  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_3\/q                 macrocell11     3350  10552  986631  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2317  12869  986631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986785p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12715
-------------------------------------   ----- 
End-of-path arrival time (ps)           12715
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_2\/main_0            macrocell3      3721   7111  986785  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_2\/q                 macrocell3      3350  10461  986785  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2254  12715  986785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 987168p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9322
-------------------------------------   ---- 
End-of-path arrival time (ps)           9322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q             macrocell52   1250   1250  978524  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_0  macrocell53   8072   9322  987168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 987181p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           6759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q                                    macrocell28     1250   1250  983213  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   5509   6759  987181  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 987183p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6757
-------------------------------------   ---- 
End-of-path arrival time (ps)           6757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q                                    macrocell28     1250   1250  983213  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   5507   6757  987183  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987403p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12097
-------------------------------------   ----- 
End-of-path arrival time (ps)           12097
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  977707  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  977707  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  977707  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_2\/main_0            macrocell10     3042   6432  987403  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_2\/q                 macrocell10     3350   9782  987403  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2315  12097  987403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:Net_1203\/main_4
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 987726p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8764
-------------------------------------   ---- 
End-of-path arrival time (ps)           8764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q  macrocell39   1250   1250  985278  RISE       1
\motor_l_quaddec:Net_1203\/main_4   macrocell35   7514   8764  987726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 987735p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8755
-------------------------------------   ---- 
End-of-path arrival time (ps)           8755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell39         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q         macrocell39   1250   1250  985278  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_3  macrocell41   7505   8755  987735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 987840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8650
-------------------------------------   ---- 
End-of-path arrival time (ps)           8650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q  macrocell37   1250   1250  983632  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_2   macrocell39   7400   8650  987840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 987840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8650
-------------------------------------   ---- 
End-of-path arrival time (ps)           8650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q   macrocell37   1250   1250  983632  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_2  macrocell40   7400   8650  987840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 987905p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6035
-------------------------------------   ---- 
End-of-path arrival time (ps)           6035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q                                    macrocell42     1250   1250  985150  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   4785   6035  987905  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_1
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 987951p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11549
-------------------------------------   ----- 
End-of-path arrival time (ps)           11549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q                macrocell28    1250   1250  983213  RISE       1
\motor_l_quaddec:Net_611\/main_1            macrocell7     4636   5886  987951  RISE       1
\motor_l_quaddec:Net_611\/q                 macrocell7     3350   9236  987951  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_1  statusicell2   2313  11549  987951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Net_1275\/main_0
Capture Clock  : \motor_l_quaddec:Net_1275\/clock_0
Path slack     : 988188p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8302
-------------------------------------   ---- 
End-of-path arrival time (ps)           8302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  978670  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  978670  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  978670  RISE       1
\motor_l_quaddec:Net_1275\/main_0                             macrocell31     4802   8302  988188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1275\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_0
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 988190p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11310
-------------------------------------   ----- 
End-of-path arrival time (ps)           11310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q                macrocell42    1250   1250  985150  RISE       1
\motor_r_quaddec:Net_530\/main_1            macrocell13    3799   5049  988190  RISE       1
\motor_r_quaddec:Net_530\/q                 macrocell13    3350   8399  988190  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_0  statusicell4   2911  11310  988190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 988201p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8289
-------------------------------------   ---- 
End-of-path arrival time (ps)           8289
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  978670  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  978670  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  978670  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell30     4789   8289  988201  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell30         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_1
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 988203p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11297
-------------------------------------   ----- 
End-of-path arrival time (ps)           11297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q                macrocell42    1250   1250  985150  RISE       1
\motor_r_quaddec:Net_611\/main_1            macrocell14    3799   5049  988203  RISE       1
\motor_r_quaddec:Net_611\/q                 macrocell14    3350   8399  988203  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_1  statusicell4   2898  11297  988203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:Net_1260\/main_1
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 988286p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q  macrocell39   1250   1250  985278  RISE       1
\motor_l_quaddec:Net_1260\/main_1   macrocell38   6954   8204  988286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 988450p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q                                    macrocell42     1250   1250  985150  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   4240   5490  988450  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 988554p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7936
-------------------------------------   ---- 
End-of-path arrival time (ps)           7936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  984743  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  984743  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  984743  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell32     4306   7936  988554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell32         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Net_1251\/main_1
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 988587p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7903
-------------------------------------   ---- 
End-of-path arrival time (ps)           7903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q       macrocell52   1250   1250  978524  RISE       1
\motor_r_quaddec:Net_1251\/main_1  macrocell42   6653   7903  988587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:Net_1251\/main_3
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 988733p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7757
-------------------------------------   ---- 
End-of-path arrival time (ps)           7757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q  macrocell37   1250   1250  983632  RISE       1
\motor_l_quaddec:Net_1251\/main_3         macrocell28   6507   7757  988733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:Net_1260\/main_2
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 989094p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7396
-------------------------------------   ---- 
End-of-path arrival time (ps)           7396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q  macrocell54   1250   1250  985111  RISE       1
\motor_r_quaddec:Net_1260\/main_2     macrocell52   6146   7396  989094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:Net_1203\/main_5
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 989106p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7384
-------------------------------------   ---- 
End-of-path arrival time (ps)           7384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q  macrocell54   1250   1250  985111  RISE       1
\motor_r_quaddec:Net_1203\/main_5     macrocell49   6134   7384  989106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_4
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 989106p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7384
-------------------------------------   ---- 
End-of-path arrival time (ps)           7384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q       macrocell54   1250   1250  985111  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_4  macrocell55   6134   7384  989106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 989157p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7333
-------------------------------------   ---- 
End-of-path arrival time (ps)           7333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell36   1250   1250  984951  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_1   macrocell39   6083   7333  989157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 989157p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7333
-------------------------------------   ---- 
End-of-path arrival time (ps)           7333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q   macrocell36   1250   1250  984951  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_1  macrocell40   6083   7333  989157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 989237p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7253
-------------------------------------   ---- 
End-of-path arrival time (ps)           7253
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell44     3753   7253  989237  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell44         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Net_1275\/main_0
Capture Clock  : \motor_r_quaddec:Net_1275\/clock_0
Path slack     : 989237p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7253
-------------------------------------   ---- 
End-of-path arrival time (ps)           7253
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  977604  RISE       1
\motor_r_quaddec:Net_1275\/main_0                             macrocell45     3753   7253  989237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1275\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 989335p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7155
-------------------------------------   ---- 
End-of-path arrival time (ps)           7155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q         macrocell53   1250   1250  984690  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_3  macrocell54   5905   7155  989335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 989387p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7103
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell29     3713   7103  989387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell29         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:Net_1203\/main_3
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 989400p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7090
-------------------------------------   ---- 
End-of-path arrival time (ps)           7090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  985108  RISE       1
\motor_r_quaddec:Net_1203\/main_3         macrocell49   5840   7090  989400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 989400p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7090
-------------------------------------   ---- 
End-of-path arrival time (ps)           7090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell51         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q   macrocell51   1250   1250  985108  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_2  macrocell55   5840   7090  989400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:Net_1203\/main_4
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 989436p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7054
-------------------------------------   ---- 
End-of-path arrival time (ps)           7054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q  macrocell53   1250   1250  984690  RISE       1
\motor_r_quaddec:Net_1203\/main_4   macrocell49   5804   7054  989436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 989436p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7054
-------------------------------------   ---- 
End-of-path arrival time (ps)           7054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q         macrocell53   1250   1250  984690  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_3  macrocell55   5804   7054  989436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 989442p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7048
-------------------------------------   ---- 
End-of-path arrival time (ps)           7048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q             macrocell38   1250   1250  979424  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_0  macrocell39   5798   7048  989442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 989442p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7048
-------------------------------------   ---- 
End-of-path arrival time (ps)           7048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q               macrocell38   1250   1250  979424  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_0  macrocell40   5798   7048  989442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989575p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10425
-------------------------------------   ----- 
End-of-path arrival time (ps)           10425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q                             macrocell52    1250   1250  978524  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   9175  10425  989575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 989678p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6812
-------------------------------------   ---- 
End-of-path arrival time (ps)           6812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  984322  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  984322  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  984322  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell46     3182   6812  989678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell46         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Net_1275\/main_1
Capture Clock  : \motor_l_quaddec:Net_1275\/clock_0
Path slack     : 989712p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6778
-------------------------------------   ---- 
End-of-path arrival time (ps)           6778
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  978429  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  978429  RISE       1
\motor_l_quaddec:Net_1275\/main_1                             macrocell31     3388   6778  989712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1275\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:Net_1203\/main_2
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 989720p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6770
-------------------------------------   ---- 
End-of-path arrival time (ps)           6770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  985427  RISE       1
\motor_r_quaddec:Net_1203\/main_2         macrocell49   5520   6770  989720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 989720p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6770
-------------------------------------   ---- 
End-of-path arrival time (ps)           6770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell50         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q   macrocell50   1250   1250  985427  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_1  macrocell55   5520   6770  989720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Net_1203\/main_0
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 989725p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6765
-------------------------------------   ---- 
End-of-path arrival time (ps)           6765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q       macrocell52   1250   1250  978524  RISE       1
\motor_r_quaddec:Net_1203\/main_0  macrocell49   5515   6765  989725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 989725p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6765
-------------------------------------   ---- 
End-of-path arrival time (ps)           6765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q               macrocell52   1250   1250  978524  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_0  macrocell55   5515   6765  989725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_4
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 989725p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6765
-------------------------------------   ---- 
End-of-path arrival time (ps)           6765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q       macrocell40   1250   1250  985876  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_4  macrocell41   5515   6765  989725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989772p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9728
-------------------------------------   ---- 
End-of-path arrival time (ps)           9728
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  978670  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  978670  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  978670  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    6228   9728  989772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_5
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 989939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6551
-------------------------------------   ---- 
End-of-path arrival time (ps)           6551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q     macrocell41   1250   1250  985186  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_5  macrocell39   5301   6551  989939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_5
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 989939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6551
-------------------------------------   ---- 
End-of-path arrival time (ps)           6551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q       macrocell41   1250   1250  985186  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_5  macrocell40   5301   6551  989939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990034p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6456
-------------------------------------   ---- 
End-of-path arrival time (ps)           6456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  977707  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  977707  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  977707  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell43     3066   6456  990034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell43         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_r_quaddec:Net_1275\/main_1
Capture Clock  : \motor_r_quaddec:Net_1275\/clock_0
Path slack     : 990034p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6456
-------------------------------------   ---- 
End-of-path arrival time (ps)           6456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  977707  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  977707  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  977707  RISE       1
\motor_r_quaddec:Net_1275\/main_1                             macrocell45     3066   6456  990034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1275\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:Net_1251\/main_2
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 990039p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6451
-------------------------------------   ---- 
End-of-path arrival time (ps)           6451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell36   1250   1250  984951  RISE       1
\motor_l_quaddec:Net_1251\/main_2         macrocell28   5201   6451  990039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 990055p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6435
-------------------------------------   ---- 
End-of-path arrival time (ps)           6435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q       macrocell16   1250   1250  990055  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/main_0  macrocell17   5185   6435  990055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell17         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 990116p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6374
-------------------------------------   ---- 
End-of-path arrival time (ps)           6374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q  macrocell16   1250   1250  990055  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_0  macrocell36   5124   6374  990116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell36         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:Net_1203\/main_3
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 990150p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q  macrocell37   1250   1250  983632  RISE       1
\motor_l_quaddec:Net_1203\/main_3         macrocell35   5090   6340  990150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_4
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 990197p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q     macrocell54   1250   1250  985111  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_4  macrocell53   5043   6293  990197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_3
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 990204p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9296
-------------------------------------   ---- 
End-of-path arrival time (ps)           9296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell39         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q          macrocell39    1250   1250  985278  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_3  statusicell2   8046   9296  990204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 990327p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q       macrocell53   1250   1250  984690  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_3  macrocell53   4913   6163  990327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:Net_1251\/main_4
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 990349p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6141
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q  macrocell39   1250   1250  985278  RISE       1
\motor_l_quaddec:Net_1251\/main_4   macrocell28   4891   6141  990349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Net_1251\/main_1
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 990358p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q       macrocell38   1250   1250  979424  RISE       1
\motor_l_quaddec:Net_1251\/main_1  macrocell28   4882   6132  990358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 990395p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q               macrocell38   1250   1250  979424  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_0  macrocell41   4845   6095  990395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:Net_1260\/main_1
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 990398p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q  macrocell53   1250   1250  984690  RISE       1
\motor_r_quaddec:Net_1260\/main_1   macrocell52   4842   6092  990398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:Net_1203\/main_5
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 990581p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q  macrocell40   1250   1250  985876  RISE       1
\motor_l_quaddec:Net_1203\/main_5     macrocell35   4659   5909  990581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:Net_1260\/main_2
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 990609p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q  macrocell40   1250   1250  985876  RISE       1
\motor_l_quaddec:Net_1260\/main_2     macrocell38   4631   5881  990609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:Net_1251\/main_6
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 990854p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q  macrocell41   1250   1250  985186  RISE       1
\motor_l_quaddec:Net_1251\/main_6     macrocell28   4386   5636  990854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_2
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 990935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8565
-------------------------------------   ---- 
End-of-path arrival time (ps)           8565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q                macrocell52    1250   1250  978524  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_2  statusicell4   7315   8565  990935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_5
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 990946p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q       macrocell55   1250   1250  985449  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_5  macrocell54   4294   5544  990946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Net_1260\/main_0
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 990986p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q       macrocell52   1250   1250  978524  RISE       1
\motor_r_quaddec:Net_1260\/main_0  macrocell52   4254   5504  990986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:Net_1251\/main_3
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 991006p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  985108  RISE       1
\motor_r_quaddec:Net_1251\/main_3         macrocell42   4234   5484  991006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 991015p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q  macrocell51   1250   1250  985108  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_2   macrocell53   4225   5475  991015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_5
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 991084p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q     macrocell55   1250   1250  985449  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_5  macrocell53   4156   5406  991084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:Net_1251\/main_6
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 991114p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5376
-------------------------------------   ---- 
End-of-path arrival time (ps)           5376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q  macrocell55   1250   1250  985449  RISE       1
\motor_r_quaddec:Net_1251\/main_6     macrocell42   4126   5376  991114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:Net_1251\/main_5
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 991144p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q  macrocell54   1250   1250  985111  RISE       1
\motor_r_quaddec:Net_1251\/main_5     macrocell42   4096   5346  991144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_3
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 991193p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q          macrocell53    1250   1250  984690  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_3  statusicell4   7057   8307  991193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 991216p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8284
-------------------------------------   ---- 
End-of-path arrival time (ps)           8284
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  977604  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    4784   8284  991216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 991240p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell20         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q       macrocell20   1250   1250  991240  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/main_0  macrocell21   4000   5250  991240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell21         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:Net_1251\/main_4
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 991323p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q  macrocell53   1250   1250  984690  RISE       1
\motor_r_quaddec:Net_1251\/main_4   macrocell42   3917   5167  991323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Net_1260\/main_0
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 991425p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q       macrocell38   1250   1250  979424  RISE       1
\motor_l_quaddec:Net_1260\/main_0  macrocell38   3815   5065  991425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Net_1203\/main_0
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 991438p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5052
-------------------------------------   ---- 
End-of-path arrival time (ps)           5052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q       macrocell38   1250   1250  979424  RISE       1
\motor_l_quaddec:Net_1203\/main_0  macrocell35   3802   5052  991438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:Net_1251\/main_0
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 991441p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q       macrocell42   1250   1250  985150  RISE       1
\motor_r_quaddec:Net_1251\/main_0  macrocell42   3799   5049  991441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:Net_1251\/main_5
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 991509p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4981
-------------------------------------   ---- 
End-of-path arrival time (ps)           4981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q  macrocell40   1250   1250  985876  RISE       1
\motor_l_quaddec:Net_1251\/main_5     macrocell28   3731   4981  991509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 991561p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q   macrocell36   1250   1250  984951  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_1  macrocell41   3679   4929  991561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:Net_1251\/main_2
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 991659p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  985427  RISE       1
\motor_r_quaddec:Net_1251\/main_2         macrocell42   3581   4831  991659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 991675p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q  macrocell50   1250   1250  985427  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_1   macrocell53   3565   4815  991675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991781p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell20         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q  macrocell20   1250   1250  991240  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_1  macrocell37   3459   4709  991781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell37         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991816p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q  macrocell17   1250   1250  991816  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_1  macrocell36   3424   4674  991816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell36         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:Net_1260\/main_3
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 991914p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q  macrocell41   1250   1250  985186  RISE       1
\motor_l_quaddec:Net_1260\/main_3     macrocell38   3326   4576  991914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:Net_1203\/main_6
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 991931p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q  macrocell41   1250   1250  985186  RISE       1
\motor_l_quaddec:Net_1203\/main_6     macrocell35   3309   4559  991931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:Net_1251\/main_0
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 991954p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q       macrocell28   1250   1250  983213  RISE       1
\motor_l_quaddec:Net_1251\/main_0  macrocell28   3286   4536  991954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_4
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 992281p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4209
-------------------------------------   ---- 
End-of-path arrival time (ps)           4209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q     macrocell40   1250   1250  985876  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_4  macrocell39   2959   4209  992281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_4
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 992281p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4209
-------------------------------------   ---- 
End-of-path arrival time (ps)           4209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q       macrocell40   1250   1250  985876  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_4  macrocell40   2959   4209  992281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:Net_1260\/main_3
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 992332p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q  macrocell55   1250   1250  985449  RISE       1
\motor_r_quaddec:Net_1260\/main_3     macrocell52   2908   4158  992332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:Net_1203\/main_6
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 992332p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q  macrocell55   1250   1250  985449  RISE       1
\motor_r_quaddec:Net_1203\/main_6     macrocell49   2908   4158  992332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_5
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 992332p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q       macrocell55   1250   1250  985449  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_5  macrocell55   2908   4158  992332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_2\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992336p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/q  macrocell18   1250   1250  992336  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_2  macrocell36   2904   4154  992336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell36         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992438p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q       macrocell36   1250   1250  984951  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_3  macrocell36   2802   4052  992438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell36         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:Net_1203\/main_2
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 992439p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell36   1250   1250  984951  RISE       1
\motor_l_quaddec:Net_1203\/main_2         macrocell35   2801   4051  992439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992448p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell23         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q  macrocell23   1250   1250  992448  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_1  macrocell50   2792   4042  992448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell50         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1203\/q
Path End       : \motor_r_quaddec:Net_1203\/main_1
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 992450p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1203\/q       macrocell49   1250   1250  980164  RISE       1
\motor_r_quaddec:Net_1203\/main_1  macrocell49   2790   4040  992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992455p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell23         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q       macrocell23   1250   1250  992448  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/main_0  macrocell24   2785   4035  992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell24         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992456p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell22         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q  macrocell22   1250   1250  992456  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_0  macrocell50   2784   4034  992456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell50         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992462p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell25         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q  macrocell25   1250   1250  992462  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_0  macrocell51   2778   4028  992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell51         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1203\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 992464p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1203\/q                              macrocell49   1250   1250  980164  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell48   2776   4026  992464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell48         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992466p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell22         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q       macrocell22   1250   1250  992456  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/main_0  macrocell23   2774   4024  992466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell23         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992468p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell25         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q       macrocell25   1250   1250  992462  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/main_0  macrocell26   2772   4022  992468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell26         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992548p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q       macrocell37   1250   1250  983632  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_3  macrocell37   2692   3942  992548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell37         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 992548p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q   macrocell37   1250   1250  983632  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_2  macrocell41   2692   3942  992548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992555p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell19         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q  macrocell19   1250   1250  992555  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_0  macrocell37   2685   3935  992555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell37         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992561p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell19         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q       macrocell19   1250   1250  992555  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/main_0  macrocell20   2679   3929  992561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell20         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992596p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q       macrocell17   1250   1250  991816  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/main_0  macrocell18   2644   3894  992596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell18         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992610p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell50         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q       macrocell50   1250   1250  985427  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_3  macrocell50   2630   3880  992610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell50         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 992610p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell50         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q   macrocell50   1250   1250  985427  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_1  macrocell54   2630   3880  992610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 992616p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q       macrocell39   1250   1250  985278  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_3  macrocell39   2624   3874  992616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 992616p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell39         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q         macrocell39   1250   1250  985278  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_3  macrocell40   2624   3874  992616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992621p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell51         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q       macrocell51   1250   1250  985108  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_3  macrocell51   2619   3869  992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell51         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 992623p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell51         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q   macrocell51   1250   1250  985108  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_2  macrocell54   2617   3867  992623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_4
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 992633p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q       macrocell54   1250   1250  985111  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_4  macrocell54   2607   3857  992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_2\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992931p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/q  macrocell24   1250   1250  992931  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_2  macrocell50   2309   3559  992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell50         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_2\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell27         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/q  macrocell27   1250   1250  992938  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_2  macrocell51   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell51         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell26         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q       macrocell26   1250   1250  992942  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/main_0  macrocell27   2298   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell27         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell26         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q  macrocell26   1250   1250  992942  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_1  macrocell51   2298   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell51         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1203\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 992951p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1203\/q                              macrocell35   1250   1250  980943  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell34   2289   3539  992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell34         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1203\/q
Path End       : \motor_l_quaddec:Net_1203\/main_1
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 992951p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1203\/q       macrocell35   1250   1250  980943  RISE       1
\motor_l_quaddec:Net_1203\/main_1  macrocell35   2289   3539  992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_5
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 992990p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q       macrocell41   1250   1250  985186  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_5  macrocell41   2250   3500  992990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_2\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 993013p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell21         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/q  macrocell21   1250   1250  993013  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_2  macrocell37   2227   3477  993013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell37         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_2
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 993463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q                macrocell38    1250   1250  979424  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_2  statusicell2   4787   6037  993463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 993930p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q                             macrocell38    1250   1250  979424  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   4820   6070  993930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

