xst -intstyle ise -filter "/home/piter/fpga/projects/clock_devider_frequency_reduce/iseconfig/filter.filter" -ifn "/home/piter/fpga/projects/clock_devider_frequency_reduce/clk_div.xst" -ofn "/home/piter/fpga/projects/clock_devider_frequency_reduce/clk_div.syr" 
ngdbuild -filter "iseconfig/filter.filter" -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 clk_div.ngc clk_div.ngd  
map -filter "/home/piter/fpga/projects/clock_devider_frequency_reduce/iseconfig/filter.filter" -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o clk_div_map.ncd clk_div.ngd clk_div.pcf 
par -filter "/home/piter/fpga/projects/clock_devider_frequency_reduce/iseconfig/filter.filter" -w -intstyle ise -ol high -mt off clk_div_map.ncd clk_div.ncd clk_div.pcf 
trce -filter /home/piter/fpga/projects/clock_devider_frequency_reduce/iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml clk_div.twx clk_div.ncd -o clk_div.twr clk_div.pcf 
bitgen -filter "iseconfig/filter.filter" -intstyle ise -f clk_div.ut clk_div.ncd 
