
---------- Begin Simulation Statistics ----------
final_tick                               1242593863000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68022                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702380                       # Number of bytes of host memory used
host_op_rate                                    68221                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21119.84                       # Real time elapsed on the host
host_tick_rate                               58835376                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436609174                       # Number of instructions simulated
sim_ops                                    1440812947                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.242594                       # Number of seconds simulated
sim_ticks                                1242593863000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.588473                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              178665601                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           206338782                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12595315                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        277855125                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23691914                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24670373                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          978459                       # Number of indirect misses.
system.cpu0.branchPred.lookups              353225266                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188556                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100292                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8321915                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547942                       # Number of branches committed
system.cpu0.commit.bw_lim_events             48164962                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309801                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       87810421                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316561177                       # Number of instructions committed
system.cpu0.commit.committedOps            1318664767                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2296840467                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.574121                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.426969                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1709159329     74.41%     74.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    337383353     14.69%     89.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     81941962      3.57%     92.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     78914944      3.44%     96.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27291458      1.19%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3279260      0.14%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5165563      0.22%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5539636      0.24%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     48164962      2.10%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2296840467                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143867                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273932742                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173253                       # Number of loads committed
system.cpu0.commit.membars                    4203743                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203752      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742069867     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831810      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407273533     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185901     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318664767                       # Class of committed instruction
system.cpu0.commit.refs                     558459469                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316561177                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318664767                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.881898                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.881898                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            462546927                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4324432                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176437096                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1426813879                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               836813002                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                998574938                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8336931                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12136267                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7160587                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  353225266                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                257037153                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1469686443                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4053676                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          199                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1448047843                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25220664                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142566                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         831135388                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         202357515                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.584448                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2313432385                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.626841                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.866539                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1267109969     54.77%     54.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               780889807     33.75%     88.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               162257801      7.01%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                81860246      3.54%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11927566      0.52%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6973608      0.30%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  308099      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101720      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3569      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2313432385                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      164201693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8444657                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               340366194                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.563140                       # Inst execution rate
system.cpu0.iew.exec_refs                   605542582                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 162559329                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              373558486                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            440674371                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106483                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4836162                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           163274591                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1406418936                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            442983253                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9317769                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1395253672                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2157340                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11155155                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8336931                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15757492                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       220142                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26837052                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        38440                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14904                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6777053                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35501118                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9988375                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14904                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       744494                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7700163                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                620915141                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1382962387                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.855561                       # average fanout of values written-back
system.cpu0.iew.wb_producers                531230479                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.558179                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1383052369                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1713098035                       # number of integer regfile reads
system.cpu0.int_regfile_writes              889935437                       # number of integer regfile writes
system.cpu0.ipc                              0.531378                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.531378                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205628      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            779288403     55.48%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834608      0.84%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100440      0.15%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           446553256     31.79%     88.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          160589040     11.43%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             13      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1404571442                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3243353                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002309                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 681153     21.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2005676     61.84%     82.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               556521     17.16%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1403609097                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5126044040                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1382962320                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1494186781                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1400108540                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1404571442                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310396                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       87754165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           225556                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           595                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18607290                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2313432385                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.607137                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.822563                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1292616398     55.87%     55.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          717215002     31.00%     86.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          249392289     10.78%     97.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39081788      1.69%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9199119      0.40%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1976653      0.09%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3249152      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             464027      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             237957      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2313432385                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.566900                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17107135                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4772660                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           440674371                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          163274591                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1919                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2477634078                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7553694                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              404801687                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845204420                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14602006                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               847824792                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18387669                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                20671                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1741147647                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1418585140                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          918959658                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                993438809                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              25178108                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8336931                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             58647361                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                73755233                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1741147590                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        382805                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5914                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31549795                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5911                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3655126409                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2829576464                       # The number of ROB writes
system.cpu0.timesIdled                       20934800                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1875                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.758269                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21971676                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            26232247                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3061566                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33568542                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1058736                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1077824                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           19088                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38298719                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47806                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2157329                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115924                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4220157                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300701                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23162498                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120047997                       # Number of instructions committed
system.cpu1.commit.committedOps             122148180                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    471017767                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.259328                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.037274                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    422908027     89.79%     89.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23470707      4.98%     94.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7999297      1.70%     96.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7135895      1.51%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1900760      0.40%     98.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       781266      0.17%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2211038      0.47%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       390620      0.08%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4220157      0.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    471017767                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797505                       # Number of function calls committed.
system.cpu1.commit.int_insts                116585627                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173236                       # Number of loads committed
system.cpu1.commit.membars                    4200133                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200133      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76656066     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273236     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018601      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122148180                       # Class of committed instruction
system.cpu1.commit.refs                      41291849                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120047997                       # Number of Instructions Simulated
system.cpu1.committedOps                    122148180                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.971203                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.971203                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            371850000                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               950903                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20481149                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153347063                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27025368                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 69116086                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2159308                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2011509                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5204469                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   38298719                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23427378                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    446061018                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               293969                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     166913441                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6127090                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.080335                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          26230638                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          23030412                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.350118                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         475355231                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.357604                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.800676                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               369937569     77.82%     77.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                65138183     13.70%     91.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22477826      4.73%     96.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                13353504      2.81%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2780430      0.58%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1294251      0.27%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  372756      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     572      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     140      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           475355231                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1379710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2276829                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31302468                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.283759                       # Inst execution rate
system.cpu1.iew.exec_refs                    45713276                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11483135                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              310800958                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             36668933                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2451481                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2333854                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12538570                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          145261420                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34230141                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1904084                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            135277959                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2034372                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5874019                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2159308                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10311789                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       117168                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1022097                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28588                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2596                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        15115                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6495697                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1419957                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2596                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       536710                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1740119                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 80059852                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133810034                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.835591                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 66897304                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.280680                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133875708                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               171738560                       # number of integer regfile reads
system.cpu1.int_regfile_writes               90008768                       # number of integer regfile writes
system.cpu1.ipc                              0.251813                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.251813                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200245      3.06%      3.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86735940     63.23%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36787230     26.82%     93.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9458482      6.89%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             137182043                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3104037                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022627                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 749980     24.16%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1852671     59.69%     83.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               501383     16.15%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             136085820                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         753050185                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133810022                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        168376667                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137908038                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                137182043                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7353382                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23113239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           226858                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1052681                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11682855                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    475355231                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.288588                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.784127                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          392971109     82.67%     82.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51381310     10.81%     93.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18277957      3.85%     97.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6331587      1.33%     98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3856649      0.81%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1092441      0.23%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             911923      0.19%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             368321      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             163934      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      475355231                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.287753                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15666028                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1723380                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            36668933                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12538570                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    112                       # number of misc regfile reads
system.cpu1.numCycles                       476734941                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2008445440                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              336041088                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81677884                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14118106                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30865397                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3602089                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                35184                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190591387                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             150413053                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101231944                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 68935288                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              18770731                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2159308                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             37328132                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19554060                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190591375                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26018                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               616                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28459424                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           616                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   612107976                       # The number of ROB reads
system.cpu1.rob.rob_writes                  294969439                       # The number of ROB writes
system.cpu1.timesIdled                          54713                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6648282                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1645825                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9234666                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               7061                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1914111                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9136590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18166908                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       540074                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       100035                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76658643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6110140                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    153316733                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6210175                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6030425                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3781834                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5248380                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              359                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            277                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3105413                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3105408                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6030425                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           219                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27302740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27302740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    826730688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               826730688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              548                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9136693                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9136693    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9136693                       # Request fanout histogram
system.membus.respLayer1.occupancy        48161424260                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         35475592694                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       472106375                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   735832713.104332                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        71000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1905210500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1238817012000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3776851000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    226331228                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       226331228                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    226331228                       # number of overall hits
system.cpu0.icache.overall_hits::total      226331228                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     30705925                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      30705925                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     30705925                       # number of overall misses
system.cpu0.icache.overall_misses::total     30705925                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 422671250995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 422671250995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 422671250995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 422671250995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    257037153                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    257037153                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    257037153                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    257037153                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.119461                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.119461                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.119461                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.119461                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13765.136565                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13765.136565                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13765.136565                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13765.136565                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3814                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          286                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    69.345455                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          286                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29714920                       # number of writebacks
system.cpu0.icache.writebacks::total         29714920                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       990971                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       990971                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       990971                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       990971                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29714954                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29714954                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29714954                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29714954                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 382833097497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 382833097497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 382833097497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 382833097497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.115606                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.115606                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.115606                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.115606                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12883.516411                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12883.516411                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12883.516411                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12883.516411                       # average overall mshr miss latency
system.cpu0.icache.replacements              29714920                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    226331228                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      226331228                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     30705925                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     30705925                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 422671250995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 422671250995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    257037153                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    257037153                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.119461                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.119461                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13765.136565                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13765.136565                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       990971                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       990971                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29714954                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29714954                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 382833097497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 382833097497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.115606                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.115606                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12883.516411                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12883.516411                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999951                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          256045986                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29714920                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.616748                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999951                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        543789258                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       543789258                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    480878892                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       480878892                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    480878892                       # number of overall hits
system.cpu0.dcache.overall_hits::total      480878892                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     78909429                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      78909429                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     78909429                       # number of overall misses
system.cpu0.dcache.overall_misses::total     78909429                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1913804083871                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1913804083871                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1913804083871                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1913804083871                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    559788321                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    559788321                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    559788321                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    559788321                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.140963                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.140963                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.140963                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.140963                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24253.173646                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24253.173646                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24253.173646                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24253.173646                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11700768                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       268212                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           264579                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3354                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.224099                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.967800                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43900837                       # number of writebacks
system.cpu0.dcache.writebacks::total         43900837                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     35921852                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     35921852                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     35921852                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     35921852                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42987577                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42987577                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42987577                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42987577                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 758435321292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 758435321292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 758435321292                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 758435321292                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076793                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076793                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076793                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076793                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17643.127950                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17643.127950                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17643.127950                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17643.127950                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43900837                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    349177840                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      349177840                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     59428439                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     59428439                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1257457283500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1257457283500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    408606279                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    408606279                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.145442                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.145442                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21159.184132                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21159.184132                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21763344                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21763344                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     37665095                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     37665095                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 599395535500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 599395535500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.092179                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.092179                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15913.819824                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15913.819824                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    131701052                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     131701052                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     19480990                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     19480990                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 656346800371                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 656346800371                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182042                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182042                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.128858                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.128858                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33691.655320                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33691.655320                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     14158508                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     14158508                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5322482                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5322482                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 159039785792                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 159039785792                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035206                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035206                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29880.755969                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29880.755969                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2145                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2145                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1810                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1810                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    128395500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    128395500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.457649                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.457649                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 70936.740331                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70936.740331                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1783                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1783                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1062000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1062000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006827                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006827                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 39333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3736                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3736                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       574500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       574500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3880                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3880                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037113                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037113                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  3989.583333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3989.583333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       431500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       431500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036856                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036856                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3017.482517                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3017.482517                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1186136                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1186136                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       914156                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       914156                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92356152500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92356152500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100292                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100292                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435252                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435252                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101028.875269                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101028.875269                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       914156                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       914156                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91441996500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91441996500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435252                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435252                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100028.875269                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100028.875269                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999291                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          525971582                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43901461                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.980731                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999291                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1167694389                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1167694389                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29409817                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40762503                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               57176                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              897710                       # number of demand (read+write) hits
system.l2.demand_hits::total                 71127206                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29409817                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40762503                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              57176                       # number of overall hits
system.l2.overall_hits::.cpu1.data             897710                       # number of overall hits
system.l2.overall_hits::total                71127206                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            305135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3137900                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8591                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2077007                       # number of demand (read+write) misses
system.l2.demand_misses::total                5528633                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           305135                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3137900                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8591                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2077007                       # number of overall misses
system.l2.overall_misses::total               5528633                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  25817467000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 325647880058                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    802159000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 224545960627                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     576813466685                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  25817467000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 325647880058                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    802159000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 224545960627                       # number of overall miss cycles
system.l2.overall_miss_latency::total    576813466685                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29714952                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43900403                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           65767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2974717                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76655839                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29714952                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43900403                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          65767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2974717                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76655839                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.010269                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.071478                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.130628                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.698220                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072123                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.010269                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.071478                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.130628                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.698220                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072123                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84609.982467                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103778.922228                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93372.017227                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108110.353324                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104332.023248                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84609.982467                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103778.922228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93372.017227                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108110.353324                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104332.023248                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             252261                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4192                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      60.176765                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2743568                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3781834                       # number of writebacks
system.l2.writebacks::total                   3781834                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          83626                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          27817                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              111635                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         83626                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         27817                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             111635                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       305055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3054274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8479                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2049190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5416998                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       305055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3054274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8479                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2049190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3756253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9173251                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  22761774001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 288943389622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    711078500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 201756530172                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 514172772295                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  22761774001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 288943389622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    711078500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 201756530172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 359880286570                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 874053058865                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.010266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.069573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.128925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.688869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070666                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.010266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.069573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.128925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.688869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.119668                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74615.311996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94602.969354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83863.486260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98456.722008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94918.398031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74615.311996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94602.969354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83863.486260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98456.722008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95808.319240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95282.802015                       # average overall mshr miss latency
system.l2.replacements                       15135959                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10455794                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10455794                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10455794                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10455794                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     65663362                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         65663362                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     65663362                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     65663362                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3756253                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3756253                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 359880286570                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 359880286570                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95808.319240                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95808.319240                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   22                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 73                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1235000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1235000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               95                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.848837                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.768421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16917.808219                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16917.808219                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1470500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1470500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.848837                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.768421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20143.835616                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20143.835616                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.740741                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.740741                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       405500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       405500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.740741                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.740741                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20275                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20275                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4387141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           366040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4753181                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1848608                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1329921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3178529                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 193899091807                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 144257226854                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  338156318661                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6235749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1695961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7931710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.296453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.784170                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.400737                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104889.241963                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108470.523327                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106387.677652                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        54475                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        19583                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            74058                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1794133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1310338                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3104471                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 171505554328                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 129463529376                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 300969083704                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.287717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.772623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.391400                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95592.441769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98801.629332                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96946.978633                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29409817                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         57176                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29466993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       305135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8591                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           313726                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  25817467000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    802159000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  26619626000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29714952                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        65767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29780719                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.010269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.130628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010535                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84609.982467                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93372.017227                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84849.919994                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          112                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           192                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       305055                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8479                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       313534                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  22761774001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    711078500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  23472852501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.010266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.128925                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010528                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74615.311996                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83863.486260                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74865.413324                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     36375362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       531670                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          36907032                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1289292                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       747086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2036378                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 131748788251                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  80288733773                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 212037522024                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     37664654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1278756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38943410                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034231                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.584229                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.052291                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102186.927594                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107469.198691                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104124.834399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        29151                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8234                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        37385                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1260141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       738852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1998993                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 117437835294                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  72293000796                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 189730836090                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.577790                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.051331                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93194.202311                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97845.036348                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94913.206845                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           84                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           33                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               117                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          170                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           82                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             252                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1714496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       738996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2453492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          254                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          115                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           369                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.669291                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.713043                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.682927                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10085.270588                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9012.146341                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  9736.079365                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           33                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          151                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           68                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          219                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2993997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1353496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4347493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.594488                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.591304                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.593496                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19827.794702                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19904.352941                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19851.566210                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999921                       # Cycle average of tags in use
system.l2.tags.total_refs                   156382189                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15136109                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.331730                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.610144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.940492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.785638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.037125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.043289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.583234                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.400158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.061570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.215401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.047551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.274738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1237340061                       # Number of tag accesses
system.l2.tags.data_accesses               1237340061                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      19523456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     195524672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        542656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     131168768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    237933760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          584693312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     19523456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       542656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      20066112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    242037376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       242037376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         305054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3055073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2049512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3717715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9135833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3781834                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3781834                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15711856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        157352034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           436712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        105560451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    191481519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             470542572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15711856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       436712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16148568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194783978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194783978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194783978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15711856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       157352034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          436712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       105560451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    191481519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            665326550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3711794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    305054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2973570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2043030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3717372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005697647752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       227332                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       227332                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17815061                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3496151                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9135833                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3781834                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9135833                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3781834                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  88328                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 70040                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            484662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            469783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            516332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1447109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            640155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            620583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            491593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            464902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            554589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            466332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           484874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           466803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           509940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           464076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           496018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           469754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            227277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            228546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            231582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            228271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            243645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232711                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 361422162444                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                45237525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            531062881194                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39947.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58697.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5452863                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1712190                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9135833                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3781834                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3204702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1804725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  715002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  558494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  454602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  377554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  322842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  279797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  237323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  205043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 203610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 267318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 131931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  94249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  72764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  55222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  38621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  20295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 156996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 200790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 217760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 224356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 226257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 230770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 235373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 240874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 247424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 243618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 241647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 239598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 234980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 234137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 237263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  26317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  20059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5594206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.971085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.601026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.876250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4117874     73.61%     73.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       856850     15.32%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       115782      2.07%     91.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        77872      1.39%     92.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        68555      1.23%     93.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        57191      1.02%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        45433      0.81%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34129      0.61%     96.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       220520      3.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5594206                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       227332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.797151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.602028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    326.642836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       227327    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        227332                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       227332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.327499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.303154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.963102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           195859     86.16%     86.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4749      2.09%     88.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17497      7.70%     95.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6038      2.66%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1805      0.79%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              652      0.29%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              306      0.13%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              147      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               74      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               45      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               24      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               21      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               32      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               15      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               16      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               11      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        227332                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              579040320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5652992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               237552832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               584693312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            242037376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       465.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    470.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1242593773500                       # Total gap between requests
system.mem_ctrls.avgGap                      96193.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     19523456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    190308480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       542656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    130753920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    237911808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    237552832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15711856.127201877534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 153154208.842249840498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 436712.280784860137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 105226594.057305440307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 191463852.417239904404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191174959.955520093441                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       305054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3055073                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8479                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2049512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3717715                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3781834                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  10155545723                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 162647644088                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    355000404                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 116479450504                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 241425240475                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29901960341861                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33290.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53238.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41868.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56832.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64939.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7906735.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19262577600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10238295210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         27934436040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9764761680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     98089168320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     282049870380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     239640363360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       686979472590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.859219                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 619401565436                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41492880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 581699417564                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20680117500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10991716560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36664749660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9610641180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     98089168320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     421631843730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     122097648960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       719765885910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.244681                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 312337462412                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41492880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 888763520588                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11407223664.772728                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   57876189218.419960                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     95.45%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 479922520000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   238758180500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1003835682500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23351222                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23351222                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23351222                       # number of overall hits
system.cpu1.icache.overall_hits::total       23351222                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        76156                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         76156                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        76156                       # number of overall misses
system.cpu1.icache.overall_misses::total        76156                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1782191499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1782191499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1782191499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1782191499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23427378                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23427378                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23427378                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23427378                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003251                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003251                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003251                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003251                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23401.852763                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23401.852763                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23401.852763                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23401.852763                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          276                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          138                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        65735                       # number of writebacks
system.cpu1.icache.writebacks::total            65735                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        10389                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        10389                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        10389                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        10389                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        65767                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        65767                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        65767                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        65767                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1543761000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1543761000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1543761000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1543761000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002807                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002807                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002807                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002807                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23473.185640                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23473.185640                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23473.185640                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23473.185640                       # average overall mshr miss latency
system.cpu1.icache.replacements                 65735                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23351222                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23351222                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        76156                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        76156                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1782191499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1782191499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23427378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23427378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003251                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003251                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23401.852763                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23401.852763                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        10389                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        10389                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        65767                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        65767                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1543761000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1543761000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002807                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002807                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23473.185640                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23473.185640                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.220261                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22601515                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            65735                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           343.827717                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        390769000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.220261                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975633                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975633                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46920523                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46920523                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31491002                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31491002                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31491002                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31491002                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10279367                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10279367                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10279367                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10279367                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 803762846447                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 803762846447                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 803762846447                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 803762846447                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41770369                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41770369                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41770369                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41770369                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.246092                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.246092                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.246092                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.246092                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78191.862052                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78191.862052                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78191.862052                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78191.862052                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7539503                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       241794                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           124857                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3165                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.385105                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.396209                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2974712                       # number of writebacks
system.cpu1.dcache.writebacks::total          2974712                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8079133                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8079133                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8079133                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8079133                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2200234                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2200234                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2200234                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2200234                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 166619000037                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 166619000037                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 166619000037                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 166619000037                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052675                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052675                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052675                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052675                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 75727.854418                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75727.854418                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 75727.854418                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75727.854418                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2974712                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26721745                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26721745                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6030467                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6030467                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 453670393500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 453670393500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32752212                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32752212                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184124                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184124                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75229.728228                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75229.728228                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4751232                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4751232                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1279235                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1279235                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  89296076000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  89296076000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039058                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039058                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69804.278338                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69804.278338                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4769257                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4769257                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4248900                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4248900                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 350092452947                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 350092452947                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018157                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018157                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.471149                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.471149                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82396.020840                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82396.020840                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3327901                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3327901                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       920999                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       920999                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  77322924037                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  77322924037                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.102127                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102127                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 83955.491849                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83955.491849                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4893500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4893500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.336842                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.336842                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30584.375000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30584.375000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006316                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006316                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          312                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          312                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          141                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1214000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1214000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.311258                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.311258                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8609.929078                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8609.929078                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          141                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1073000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1073000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.311258                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.311258                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7609.929078                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7609.929078                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1324475                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1324475                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775525                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775525                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  75369923000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  75369923000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369298                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369298                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 97185.678089                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 97185.678089                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775525                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775525                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  74594398000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  74594398000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.369298                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.369298                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 96185.678089                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 96185.678089                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.708922                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35791344                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2975620                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.028197                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        390780500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.708922                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.928404                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928404                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90718244                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90718244                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1242593863000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68724992                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14237628                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     66200410                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11354125                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6801754                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             381                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           284                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            665                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7932501                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7932501                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29780720                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38944273                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          369                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          369                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89144824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    131703483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       197269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8925485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             229971061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3803511744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5619279360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8416128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    380763456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9811970688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21939911                       # Total snoops (count)
system.tol2bus.snoopTraffic                 242143296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         98597223                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.069491                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.258247                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               91845629     93.15%     93.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6651558      6.75%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 100036      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           98597223                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       153315549286                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65858292273                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44603250209                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4465538888                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          98832124                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4546249855500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63901                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704232                       # Number of bytes of host memory used
host_op_rate                                    63970                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 77395.63                       # Real time elapsed on the host
host_tick_rate                               42685302                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4945626132                       # Number of instructions simulated
sim_ops                                    4951010193                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.303656                       # Number of seconds simulated
sim_ticks                                3303655992500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.522470                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              406395816                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           408345788                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         51468035                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        494126105                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            996832                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1006836                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10004                       # Number of indirect misses.
system.cpu0.branchPred.lookups              525978124                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7163                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        593626                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         51458749                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 225009672                       # Number of branches committed
system.cpu0.commit.bw_lim_events            100141685                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1785168                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts     1101957951                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1762989563                       # Number of instructions committed
system.cpu0.commit.committedOps            1763583282                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6415753280                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.274883                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.241497                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   5948200775     92.71%     92.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    168047388      2.62%     95.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     60946162      0.95%     96.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34523818      0.54%     96.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     28641529      0.45%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     18670136      0.29%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     35050669      0.55%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     21531118      0.34%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    100141685      1.56%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6415753280                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 667966756                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1826689                       # Number of function calls committed.
system.cpu0.commit.int_insts               1405631017                       # Number of committed integer instructions.
system.cpu0.commit.loads                    445786805                       # Number of loads committed
system.cpu0.commit.membars                    1185452                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1186031      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       814840620     46.20%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6951      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     206116298     11.69%     57.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt     112920749      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     26949619      1.53%     65.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      37484353      2.13%     68.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     37717702      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      278213363     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1368571      0.08%     86.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    168167068      9.54%     95.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     78610405      4.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1763583282                       # Class of committed instruction
system.cpu0.commit.refs                     526359407                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1762989563                       # Number of Instructions Simulated
system.cpu0.committedOps                   1763583282                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.745477                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.745477                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5133010256                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 9491                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           326099610                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3272127216                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               292573529                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                989456526                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              57363566                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                14871                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            121471620                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  525978124                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                274051708                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6244544272                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4975576                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          142                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4020392175                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          494                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              114745844                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.079655                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         291957581                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         407392648                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.608852                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6593875497                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.609876                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.273677                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4468738132     67.77%     67.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1457744592     22.11%     89.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127373191      1.93%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               306987390      4.66%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                26173801      0.40%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2889749      0.04%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               158940454      2.41%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                45019700      0.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8488      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6593875497                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                781883506                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               660218923                       # number of floating regfile writes
system.cpu0.idleCycles                        9361170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            57879451                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               321900707                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.401146                       # Inst execution rate
system.cpu0.iew.exec_refs                  1069383395                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  85028512                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             3060325822                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            734667569                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            884405                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         69307823                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           110197851                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2861723960                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            984354883                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         55249525                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2648861253                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              26643299                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            512828197                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              57363566                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            563356419                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     61803153                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1182861                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          125                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      6386802                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    288880764                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29625249                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       6386802                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     25763811                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      32115640                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1775240526                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2186440560                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.764861                       # average fanout of values written-back
system.cpu0.iew.wb_producers               1357811969                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.331116                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2200046158                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2694077000                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1134263746                       # number of integer regfile writes
system.cpu0.ipc                              0.266989                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.266989                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1187778      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1132975682     41.90%     41.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7193      0.00%     41.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  992      0.00%     41.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          223974099      8.28%     50.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                577      0.00%     50.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          154088346      5.70%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          27223910      1.01%     56.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           37484353      1.39%     58.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          41124825      1.52%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           679853066     25.14%     84.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1378288      0.05%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      321608147     11.89%     96.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      83203521      3.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2704110777                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1084913293                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1978287969                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    742663139                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1513563164                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  259023100                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.095789                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                5809791      2.24%      2.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                52604      0.02%      2.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               324723      0.13%      2.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                3822      0.00%      2.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            178001251     68.72%     71.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              284382      0.11%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     71.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              57001978     22.01%     93.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5816      0.00%     93.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         17517895      6.76%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           20838      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1877032806                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10311520351                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1443777421                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2452686601                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2859085652                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2704110777                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2638308                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined     1098140681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         28688168                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        853140                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    948354904                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6593875497                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.410094                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.075554                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5369899522     81.44%     81.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          564529964      8.56%     90.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          266255797      4.04%     94.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          142112378      2.16%     96.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          148061702      2.25%     98.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           58866549      0.89%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           23856208      0.36%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           11331732      0.17%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            8961645      0.14%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6593875497                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.409513                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         61830443                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        40102272                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           734667569                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          110197851                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              805894070                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             421189283                       # number of misc regfile writes
system.cpu0.numCycles                      6603236667                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4075453                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4455371338                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1458621982                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             203389842                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               371720788                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             498672257                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             42484302                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           4345861515                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3084632853                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         2575832148                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                982180399                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9832899                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              57363566                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            726883910                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps              1117210171                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1350623705                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2995237810                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        355496                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7210                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                648653899                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7174                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9180933141                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5909733542                       # The number of ROB writes
system.cpu0.timesIdled                          94234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1665                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.520983                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              401671747                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           403605083                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         50804024                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        488217370                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            966869                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         970567                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3698                       # Number of indirect misses.
system.cpu1.branchPred.lookups              519631957                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1834                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        585105                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         50799727                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 222563658                       # Number of branches committed
system.cpu1.commit.bw_lim_events             99008652                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1761235                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts     1089303197                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1746027395                       # Number of instructions committed
system.cpu1.commit.committedOps            1746613964                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6419903870                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.272062                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.234930                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   5956402601     92.78%     92.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    166499315      2.59%     95.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     60390161      0.94%     96.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     35043417      0.55%     96.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     28100808      0.44%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     18508056      0.29%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     34464672      0.54%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     21486188      0.33%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     99008652      1.54%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6419903870                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 661599651                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1769001                       # Number of function calls committed.
system.cpu1.commit.int_insts               1392635274                       # Number of committed integer instructions.
system.cpu1.commit.loads                    441491785                       # Number of loads committed
system.cpu1.commit.membars                    1170740                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1170740      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       807106826     46.21%     46.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            544      0.00%     46.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     203565782     11.65%     57.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt     111986602      6.41%     64.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     26620205      1.52%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      37484128      2.15%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     37250973      2.13%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      275528206     15.77%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1207613      0.07%     85.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    166548684      9.54%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     78143277      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1746613964                       # Class of committed instruction
system.cpu1.commit.refs                     521427780                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1746027395                       # Number of Instructions Simulated
system.cpu1.committedOps                   1746613964                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.778522                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.778522                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5158288271                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 4328                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           322586900                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3237170225                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               287637398                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                972358765                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              56615739                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 9956                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            121031211                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  519631957                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                270538674                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6252758473                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              4891668                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                    3974210598                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles              113240072                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.078763                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         286552866                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         402638616                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.602390                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6595931384                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.602682                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.267474                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4494709830     68.14%     68.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              1440967473     21.85%     89.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               126673842      1.92%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               303510899      4.60%     96.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                25811089      0.39%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2843136      0.04%     96.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               156968569      2.38%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                44444157      0.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2389      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6595931384                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                774707427                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               654388111                       # number of floating regfile writes
system.cpu1.idleCycles                        1470850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            57143586                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               318309153                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.397256                       # Inst execution rate
system.cpu1.iew.exec_refs                  1056631404                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  84437528                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             3097772042                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            727045761                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            869512                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         68573761                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts           109222531                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         2832161178                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            972193876                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         54606706                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2620856458                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              27133086                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            508922837                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              56615739                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            560073007                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     60853475                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1164667                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      6289294                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    285553976                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     29286536                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       6289294                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     25428749                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      31714837                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1758419645                       # num instructions consuming a value
system.cpu1.iew.wb_count                   2165723472                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.765400                       # average fanout of values written-back
system.cpu1.iew.wb_producers               1345894762                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.328269                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    2179213862                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2665198378                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1123404117                       # number of integer regfile writes
system.cpu1.ipc                              0.264654                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.264654                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1172006      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1121755621     41.93%     41.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 549      0.00%     41.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  384      0.00%     41.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          221489046      8.28%     50.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          152843139      5.71%     55.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          26893417      1.01%     56.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           37484128      1.40%     58.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          40745698      1.52%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           671155763     25.09%     84.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1211367      0.05%     85.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      317925275     11.88%     96.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      82786771      3.09%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2675463164                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1074769512                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1959508081                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    736405012                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1497693599                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  256395107                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.095832                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                5792851      2.26%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                55703      0.02%      2.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               308901      0.12%      2.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3857      0.00%      2.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            176517943     68.85%     71.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              287002      0.11%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     71.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              55999991     21.84%     93.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  227      0.00%     93.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         17408206      6.79%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           20426      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1855916753                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10271848616                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   1429318460                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2426302343                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                2829564802                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2675463164                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2596376                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined     1085547214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         28103878                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        835141                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    936009045                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6595931384                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.405623                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.071556                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5386183052     81.66%     81.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          557535018      8.45%     90.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          263320917      3.99%     94.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          140282620      2.13%     96.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          146111345      2.22%     98.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           58306245      0.88%     99.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           23965608      0.36%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           11144433      0.17%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9082146      0.14%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6595931384                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.405533                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         61026490                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        39552148                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           727045761                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores          109222531                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              798685534                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             416907690                       # number of misc regfile writes
system.cpu1.numCycles                      6597402234                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     9778289                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4483180819                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1444708935                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             203270552                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               366035317                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             495828403                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             41725551                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           4300080476                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3052279577                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         2548881246                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                965890542                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9933429                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              56615739                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            723936665                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps              1104172311                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1335984386                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      2964096090                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        272302                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6305                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                648354554                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6292                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9156603560                       # The number of ROB reads
system.cpu1.rob.rob_writes                 5848384906                       # The number of ROB writes
system.cpu1.timesIdled                          17379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        125240715                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              8376159                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           135976836                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              22667                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              20469647                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    260401219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     516629228                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8157994                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4123293                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    199261337                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    159523598                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    398169007                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      163646891                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          252802011                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12363456                       # Transaction distribution
system.membus.trans_dist::CleanEvict        243865536                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           677041                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2902                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6918280                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6914389                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     252802012                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    776345628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              776345628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  17413110784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             17413110784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           585272                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         260400236                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               260400236    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           260400236                       # Request fanout histogram
system.membus.respLayer1.occupancy       1365584466095                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             41.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        628531339697                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                980                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          490                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4159125.510204                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   5235200.037592                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          490    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     23995500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            490                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3301618021000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2037971500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    273952209                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       273952209                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    273952209                       # number of overall hits
system.cpu0.icache.overall_hits::total      273952209                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        99499                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         99499                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        99499                       # number of overall misses
system.cpu0.icache.overall_misses::total        99499                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7238468996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7238468996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7238468996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7238468996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    274051708                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    274051708                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    274051708                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    274051708                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000363                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000363                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000363                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000363                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72749.163268                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72749.163268                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72749.163268                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72749.163268                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3398                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               82                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.439024                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        89295                       # number of writebacks
system.cpu0.icache.writebacks::total            89295                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10204                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10204                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10204                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10204                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        89295                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        89295                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        89295                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        89295                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6544094500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6544094500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6544094500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6544094500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000326                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000326                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000326                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000326                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73286.236631                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73286.236631                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73286.236631                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73286.236631                       # average overall mshr miss latency
system.cpu0.icache.replacements                 89295                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    273952209                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      273952209                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        99499                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        99499                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7238468996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7238468996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    274051708                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    274051708                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000363                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000363                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72749.163268                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72749.163268                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10204                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10204                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        89295                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        89295                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6544094500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6544094500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000326                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000326                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73286.236631                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73286.236631                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          274041698                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            89327                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3067.848444                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        548192711                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       548192711                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    391791332                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       391791332                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    391791332                       # number of overall hits
system.cpu0.dcache.overall_hits::total      391791332                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    272132295                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     272132295                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    272132295                       # number of overall misses
system.cpu0.dcache.overall_misses::total    272132295                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 22726378567667                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 22726378567667                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 22726378567667                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 22726378567667                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    663923627                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    663923627                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    663923627                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    663923627                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.409885                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.409885                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.409885                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.409885                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83512.243807                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83512.243807                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83512.243807                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83512.243807                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3771229036                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1397127                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         64081131                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          20985                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.850850                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.577412                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     99097591                       # number of writebacks
system.cpu0.dcache.writebacks::total         99097591                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    172571458                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    172571458                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    172571458                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    172571458                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     99560837                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     99560837                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     99560837                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     99560837                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 10550361223436                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 10550361223436                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 10550361223436                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 10550361223436                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.149958                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.149958                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.149958                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.149958                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 105968.988825                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 105968.988825                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 105968.988825                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 105968.988825                       # average overall mshr miss latency
system.cpu0.dcache.replacements              99097478                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    345301980                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      345301980                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    238646517                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    238646517                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 20455141026000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 20455141026000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    583948497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    583948497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.408677                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.408677                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85713.134569                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85713.134569                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    143251538                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    143251538                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     95394979                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     95394979                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 10152312971500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 10152312971500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.163362                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.163362                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 106423.976167                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106423.976167                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     46489352                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      46489352                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     33485778                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     33485778                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 2271237541667                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 2271237541667                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     79975130                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79975130                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.418702                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.418702                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67826.930635                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67826.930635                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     29319920                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     29319920                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4165858                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4165858                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 398048251936                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 398048251936                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052089                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052089                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 95550.124833                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 95550.124833                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3228                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3228                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1029                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1029                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     40486500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     40486500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.241720                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.241720                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 39345.481050                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39345.481050                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          986                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          986                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           43                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       475500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       475500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010101                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010101                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11058.139535                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11058.139535                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1239                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1239                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7717500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7717500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3837                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3837                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.322909                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.322909                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6228.813559                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6228.813559                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1235                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1235                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6482500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6482500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.321866                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.321866                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5248.987854                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5248.987854                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3136                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3136                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       590490                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       590490                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  24032007000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  24032007000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       593626                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       593626                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.994717                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.994717                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 40698.414876                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 40698.414876                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       590490                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       590490                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  23441517000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  23441517000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.994717                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.994717                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 39698.414876                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 39698.414876                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.946579                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          492173485                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         99781544                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.932510                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.946579                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998331                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998331                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1428832206                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1428832206                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               12911                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10424971                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6899                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            10351539                       # number of demand (read+write) hits
system.l2.demand_hits::total                 20796320                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12911                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10424971                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6899                       # number of overall hits
system.l2.overall_hits::.cpu1.data           10351539                       # number of overall hits
system.l2.overall_hits::total                20796320                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             76385                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          88674074                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13338                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          87934981                       # number of demand (read+write) misses
system.l2.demand_misses::total              176698778                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            76385                       # number of overall misses
system.l2.overall_misses::.cpu0.data         88674074                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13338                       # number of overall misses
system.l2.overall_misses::.cpu1.data         87934981                       # number of overall misses
system.l2.overall_misses::total             176698778                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6255325994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 10248589245319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1134541997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 10179503396646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     20435482509956                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6255325994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 10248589245319                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1134541997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 10179503396646                       # number of overall miss cycles
system.l2.overall_miss_latency::total    20435482509956                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           89296                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        99099045                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           20237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        98286520                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            197495098                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          89296                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       99099045                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          20237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       98286520                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           197495098                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.855413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.894803                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.659090                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.894680                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.894700                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.855413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.894803                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.659090                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.894680                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.894700                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81892.072972                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 115575.937622                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85060.878468                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115761.705761                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115651.521427                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81892.072972                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 115575.937622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85060.878468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115761.705761                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115651.521427                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           57801725                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   2249399                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.696519                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  75960666                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12363456                       # number of writebacks
system.l2.writebacks::total                  12363456                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            276                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         773399                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            309                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         781827                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1555811                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           276                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        773399                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           309                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        781827                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1555811                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        76109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     87900675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     87153154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         175142967                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        76109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     87900675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     87153154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     89393994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        264536961                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5472989998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9320146435068                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    989404497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9257116149141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 18583724978704                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5472989998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9320146435068                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    989404497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9257116149141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 8851445473986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 27435170452690                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.852323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.886998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.643821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.886725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.886822                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.852323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.886998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.643821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.886725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.339461                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71909.892365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 106030.430768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75938.636657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106216.651082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106106.030388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71909.892365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 106030.430768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75938.636657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106216.651082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99016.109225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103710.159628                       # average overall mshr miss latency
system.l2.replacements                      414450773                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14306209                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14306209                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14306209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14306209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    176680284                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        176680284                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    176680284                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    176680284                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     89393994                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       89393994                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 8851445473986                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 8851445473986                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99016.109225                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99016.109225                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           90643                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           78809                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               169452                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         47260                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         49829                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              97089                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    344422482                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    393137981                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    737560463                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       137903                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       128638                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           266541                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.342705                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.387358                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.364255                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7287.822302                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7889.742539                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7596.745903                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          383                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          692                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            1075                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        46877                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        49137                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         96014                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    963626064                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   1032119546                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1995745610                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.339927                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.381979                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.360222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20556.478956                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21004.936117                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20785.985481                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           89                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              206                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       425000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       290000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       715000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          113                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            260                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.787611                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.795918                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.792308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4775.280899                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2478.632479                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3470.873786                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           89                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          116                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          205                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1746500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2335000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4081500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.787611                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.789116                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.788462                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19623.595506                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20129.310345                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19909.756098                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           618222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           600653                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1218875                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3481113                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3468247                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6949360                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 398623662084                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 411203622127                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  809827284211                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4099335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4068900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8168235                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.849190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.852380                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.850779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114510.405748                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118562.380974                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116532.642461                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16372                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17681                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            34053                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3464741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3450566                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6915307                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 362936116091                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 375590432635                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 738526548726                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.845196                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.848034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.846610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104751.297742                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108848.934533                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106795.916468                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         12911                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6899                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19810                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        76385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            89723                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6255325994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1134541997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7389867991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        89296                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        20237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.855413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.659090                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.819141                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81892.072972                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85060.878468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82363.139786                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          276                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          309                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           585                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        76109                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13029                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        89138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5472989998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    989404497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6462394495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.852323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.643821                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.813800                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71909.892365                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75938.636657                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72498.760293                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9806749                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      9750886                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19557635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     85192961                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     84466734                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       169659695                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 9849965583235                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 9768299774519                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 19618265357754                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     94999710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     94217620                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     189217330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.896771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.896507                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.896639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 115619.476863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115646.708615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115633.034456                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       757027                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       764146                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1521173                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     84435934                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     83702588                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    168138522                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 8957210318977                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 8881525716506                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 17838736035483                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.888802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.888396                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.888600                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 106082.918666                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 106108.137499                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106095.473085                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        22999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        22999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        22999                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        22999                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   471692801                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 414450837                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.138115                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.514634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.044535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.687021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       13.518648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.229044                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.367416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.213860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.211229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.206704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3524468981                       # Number of tag accesses
system.l2.tags.data_accesses               3524468981                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4870976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    5626186624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        833856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    5578412288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   5411545856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        16621849600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4870976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       833856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5704832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    791261184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       791261184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          76109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       87909166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       87162692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     84555404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           259716400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12363456                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12363456                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1474420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1703018304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           252404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1688557253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1638047626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5031350007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1474420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       252404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1726824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      239510768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            239510768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      239510768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1474420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1703018304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          252404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1688557253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1638047626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5270860775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10360628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     76110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  86836426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  86076294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  83750664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000188863750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       644172                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       644172                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           347216456                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9769937                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   259716401                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12363456                       # Number of write requests accepted
system.mem_ctrls.readBursts                 259716401                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12363456                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2963878                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2002828                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          14931712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          15058422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          15717754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          17011720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          16391066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          16459852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          16101252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          15955019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          20454752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          15444716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         15600096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         16165136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         15227561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         15585956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         15262733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         15384776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            613000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            611054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            588663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            764833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            632585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            637519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            612884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            613083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            810047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            614285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           795854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           614856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           612955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           612929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           613201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           612887                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 12665279811136                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1283762615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            17479389617386                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     49328.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68078.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                130682570                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9429827                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             259716401                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12363456                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10142452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                21818922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                30838241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                34802143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                31179702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                24335552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                17119374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                12728488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                10608139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 9740227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               10094623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               14334099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                9073467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                6179270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                5164259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                4032385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                2747167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1426248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 314799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  72966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 358941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 518807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 593584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 626238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 644649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 659780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 672228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 677067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 680551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 690828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 677742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 670096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 668350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 666114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 664812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 667935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  97393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  37435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  19234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    127000758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.607395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.102812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   191.337052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     92723809     73.01%     73.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     20987404     16.53%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3627739      2.86%     92.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1883815      1.48%     93.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1469537      1.16%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1337972      1.05%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1298585      1.02%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1033500      0.81%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2638397      2.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    127000758                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       644172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     398.578037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    203.068156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    352.933129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         157003     24.37%     24.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       159506     24.76%     49.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         2109      0.33%     49.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         2335      0.36%     49.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         2623      0.41%     50.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         3663      0.57%     50.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         6190      0.96%     51.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511        13204      2.05%     53.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575        25156      3.91%     57.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639        38991      6.05%     63.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703        49283      7.65%     71.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767        52570      8.16%     79.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831        47571      7.38%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895        36398      5.65%     92.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959        23838      3.70%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023        13431      2.09%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087         6268      0.97%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151         2572      0.40%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215          839      0.13%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279          282      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343          132      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407           48      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            9      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            6      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663           17      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727           30      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791           26      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855           35      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919           26      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        644172                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       644172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.083647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.069200                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.812216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           631238     97.99%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3077      0.48%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3645      0.57%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1421      0.22%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              968      0.15%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              606      0.09%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              558      0.09%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              437      0.07%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              369      0.06%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              365      0.06%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              275      0.04%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              225      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              241      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29              175      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30              153      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31              122      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               71      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               84      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               49      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               33      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36               27      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37               16      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        644172                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            16432161472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               189688192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               663080640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             16621849664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            791261184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4973.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       200.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5031.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    239.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        40.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    38.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3303656058500                       # Total gap between requests
system.mem_ctrls.avgGap                      12142.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4871040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   5557531264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       833856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   5508882816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   5360042496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    663080640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1474439.230676043313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1682236672.527882814407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 252404.003895390459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1667511032.778937339783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1622457818.903794288635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 200711164.087705790997                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        76110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     87909166                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13029                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     87162692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     84555404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12363456                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2326944704                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5672082507768                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    448301389                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5640489351976                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 6164042511549                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 82867723843021                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30573.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64522.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34407.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64712.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     72899.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6702634.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         455776759200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         242251085010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        921957683640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        27598213080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     260787449520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1492131881100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12071790720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3412574862270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1032.969192                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5367508545                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 110316180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3187972303955                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         451008667200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         239716791600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        911255323440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        26484301620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     260787449520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1492208257110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12007474080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3393468264570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1027.185722                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4734158890                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 110316180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3188605653610                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1308                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          655                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7565194.656489                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10201007.062546                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          655    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69404500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            655                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3298700790000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   4955202500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    270516611                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       270516611                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    270516611                       # number of overall hits
system.cpu1.icache.overall_hits::total      270516611                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22063                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22063                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22063                       # number of overall misses
system.cpu1.icache.overall_misses::total        22063                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1373546500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1373546500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1373546500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1373546500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    270538674                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    270538674                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    270538674                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    270538674                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000082                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000082                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62255.654263                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62255.654263                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62255.654263                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62255.654263                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     9.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        20237                       # number of writebacks
system.cpu1.icache.writebacks::total            20237                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1826                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1826                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1826                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1826                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        20237                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        20237                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        20237                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        20237                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1244913000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1244913000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1244913000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1244913000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61516.677373                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61516.677373                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61516.677373                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61516.677373                       # average overall mshr miss latency
system.cpu1.icache.replacements                 20237                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    270516611                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      270516611                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22063                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22063                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1373546500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1373546500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    270538674                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    270538674                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62255.654263                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62255.654263                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1826                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1826                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        20237                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        20237                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1244913000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1244913000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61516.677373                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61516.677373                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          271352322                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            20269                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13387.553505                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        541097585                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       541097585                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    382925161                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       382925161                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    382925161                       # number of overall hits
system.cpu1.dcache.overall_hits::total      382925161                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    274974887                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     274974887                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    274974887                       # number of overall misses
system.cpu1.dcache.overall_misses::total    274974887                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 22956294433748                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 22956294433748                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 22956294433748                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 22956294433748                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    657900048                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    657900048                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    657900048                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    657900048                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.417958                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.417958                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.417958                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.417958                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83485.058160                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83485.058160                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83485.058160                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83485.058160                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3700188758                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1559187                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         63082978                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          22106                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.655899                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.532299                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     98253043                       # number of writebacks
system.cpu1.dcache.writebacks::total         98253043                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    176236447                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    176236447                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    176236447                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    176236447                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     98738440                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     98738440                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     98738440                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     98738440                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 10478463454678                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 10478463454678                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 10478463454678                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 10478463454678                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150081                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150081                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150081                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150081                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 106123.445486                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106123.445486                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 106123.445486                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106123.445486                       # average overall mshr miss latency
system.cpu1.dcache.replacements              98252946                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    340054207                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      340054207                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    238499075                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    238499075                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 20429168302000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 20429168302000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    578553282                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    578553282                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.412234                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.412234                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85657.222369                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85657.222369                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    143880906                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    143880906                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     94618169                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     94618169                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 10068363957000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 10068363957000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.163543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.163543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106410.471302                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106410.471302                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     42870954                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      42870954                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     36475812                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     36475812                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 2527126131748                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2527126131748                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     79346766                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     79346766                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.459701                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.459701                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69282.244676                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69282.244676                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     32355541                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     32355541                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4120271                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4120271                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 410099497678                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 410099497678                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051927                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051927                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99532.166131                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99532.166131                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3845                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3845                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          831                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          831                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     35322500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     35322500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.177716                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.177716                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42506.016847                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42506.016847                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          781                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          781                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010693                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010693                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3640                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3640                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2376                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2376                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1722                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1722                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     10598500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     10598500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4098                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4098                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.420205                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.420205                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6154.761905                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6154.761905                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1721                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1721                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      8877500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8877500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.419961                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.419961                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5158.338175                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5158.338175                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2071                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2071                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       583034                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       583034                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  24381288998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  24381288998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       585105                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       585105                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.996460                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.996460                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 41817.954010                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 41817.954010                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       583031                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       583031                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  23798254998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  23798254998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.996455                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.996455                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 40818.164039                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 40818.164039                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.933704                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          482472663                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         98963686                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.875250                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.933704                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997928                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997928                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1415951510                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1415951510                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3303655992500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         190116411                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     26669665                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    183153153                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       402087317                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        154217691                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             932                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          845226                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2956                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         848182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8738498                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8738498                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109533                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    190006879                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       267886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    298546209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        60711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    296050480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             594925286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11429760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12684587648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2590336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12578537280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25277145024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       570610589                       # Total snoops (count)
system.tol2bus.snoopTraffic                 878348800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        768764229                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.230355                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.433611                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              595798816     77.50%     77.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1              168842120     21.96%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4123293      0.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          768764229                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       397062176415                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      150082965835                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         134118646                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      148852972739                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30527156                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1398795                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
