<stg><name>viterbi</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="64">
<![CDATA[
entry:0 %min_s_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="min_s_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64">
<![CDATA[
entry:13 %llike = alloca i64 1

]]></Node>
<StgValue><ssdm name="llike"/><MemPortTyVec>2 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %obs_addr = getelementptr i8 %obs, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="obs_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8">
<![CDATA[
entry:16 %obs_load = load i8 %obs_addr

]]></Node>
<StgValue><ssdm name="obs_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8">
<![CDATA[
entry:16 %obs_load = load i8 %obs_addr

]]></Node>
<StgValue><ssdm name="obs_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="64">
<![CDATA[
entry:17 %call_ln0 = call void @viterbi_Pipeline_L_init, i64 %llike, i64 %init, i8 %obs_load, i64 %emission

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="64">
<![CDATA[
entry:17 %call_ln0 = call void @viterbi_Pipeline_L_init, i64 %llike, i64 %init, i8 %obs_load, i64 %emission

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="20" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:18 %call_ln0 = call void @viterbi_Pipeline_L_timestep_L_curr_state, i64 %llike, i8 %obs, i64 %transition, i64 %emission

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="21" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:18 %call_ln0 = call void @viterbi_Pipeline_L_timestep_L_curr_state, i64 %llike, i8 %obs, i64 %transition, i64 %emission

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="22" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %llike_addr_1 = getelementptr i64 %llike, i64 0, i64 8896

]]></Node>
<StgValue><ssdm name="llike_addr_1"/></StgValue>
</operation>

<operation id="23" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="14" op_1_bw="0">
<![CDATA[
entry:19 %min_p = load i14 %llike_addr_1

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="24" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="14" op_1_bw="0">
<![CDATA[
entry:19 %min_p = load i14 %llike_addr_1

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="25" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:20 %call_ln39 = call void @viterbi_Pipeline_L_end, i64 %min_p, i64 %llike, i8 %min_s_loc

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="26" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:20 %call_ln39 = call void @viterbi_Pipeline_L_end, i64 %min_p, i64 %llike, i8 %min_s_loc

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="27" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:21 %min_s_loc_load = load i8 %min_s_loc

]]></Node>
<StgValue><ssdm name="min_s_loc_load"/></StgValue>
</operation>

<operation id="28" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %path_addr = getelementptr i8 %path, i64 0, i64 139

]]></Node>
<StgValue><ssdm name="path_addr"/></StgValue>
</operation>

<operation id="29" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:23 %store_ln47 = store i8 %min_s_loc_load, i8 %path_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="30" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:24 %call_ln0 = call void @viterbi_Pipeline_L_backtrack, i64 %llike, i8 %path, i64 %transition

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="31" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="33" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %obs, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %obs

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %init, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %init

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %transition, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %transition

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %emission, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %emission

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %path, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %path

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:24 %call_ln0 = call void @viterbi_Pipeline_L_backtrack, i64 %llike, i8 %path, i64 %transition

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="44" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32">
<![CDATA[
entry:25 %ret_ln63 = ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="56" name="obs" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="obs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="init" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="init"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="transition" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="transition"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="emission" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="emission"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="path" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="path"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="62" from="StgValue_61" to="min_s_loc" fromId="61" toId="13">
</dataflow>
<dataflow id="63" from="StgValue_61" to="llike" fromId="61" toId="14">
</dataflow>
<dataflow id="64" from="obs" to="obs_addr" fromId="56" toId="15">
</dataflow>
<dataflow id="66" from="StgValue_65" to="obs_addr" fromId="65" toId="15">
</dataflow>
<dataflow id="67" from="StgValue_65" to="obs_addr" fromId="65" toId="15">
</dataflow>
<dataflow id="68" from="obs_addr" to="obs_load" fromId="15" toId="16">
</dataflow>
<dataflow id="69" from="obs_addr" to="obs_load" fromId="15" toId="17">
</dataflow>
<dataflow id="71" from="viterbi_Pipeline_L_init" to="call_ln0" fromId="70" toId="18">
</dataflow>
<dataflow id="72" from="llike" to="call_ln0" fromId="14" toId="18">
</dataflow>
<dataflow id="73" from="init" to="call_ln0" fromId="57" toId="18">
</dataflow>
<dataflow id="74" from="obs_load" to="call_ln0" fromId="17" toId="18">
</dataflow>
<dataflow id="75" from="emission" to="call_ln0" fromId="59" toId="18">
</dataflow>
<dataflow id="76" from="viterbi_Pipeline_L_init" to="call_ln0" fromId="70" toId="19">
</dataflow>
<dataflow id="77" from="llike" to="call_ln0" fromId="14" toId="19">
</dataflow>
<dataflow id="78" from="init" to="call_ln0" fromId="57" toId="19">
</dataflow>
<dataflow id="79" from="obs_load" to="call_ln0" fromId="17" toId="19">
</dataflow>
<dataflow id="80" from="emission" to="call_ln0" fromId="59" toId="19">
</dataflow>
<dataflow id="82" from="viterbi_Pipeline_L_timestep_L_curr_state" to="call_ln0" fromId="81" toId="20">
</dataflow>
<dataflow id="83" from="llike" to="call_ln0" fromId="14" toId="20">
</dataflow>
<dataflow id="84" from="obs" to="call_ln0" fromId="56" toId="20">
</dataflow>
<dataflow id="85" from="transition" to="call_ln0" fromId="58" toId="20">
</dataflow>
<dataflow id="86" from="emission" to="call_ln0" fromId="59" toId="20">
</dataflow>
<dataflow id="87" from="viterbi_Pipeline_L_timestep_L_curr_state" to="call_ln0" fromId="81" toId="21">
</dataflow>
<dataflow id="88" from="llike" to="call_ln0" fromId="14" toId="21">
</dataflow>
<dataflow id="89" from="obs" to="call_ln0" fromId="56" toId="21">
</dataflow>
<dataflow id="90" from="transition" to="call_ln0" fromId="58" toId="21">
</dataflow>
<dataflow id="91" from="emission" to="call_ln0" fromId="59" toId="21">
</dataflow>
<dataflow id="92" from="llike" to="llike_addr_1" fromId="14" toId="22">
</dataflow>
<dataflow id="93" from="StgValue_65" to="llike_addr_1" fromId="65" toId="22">
</dataflow>
<dataflow id="95" from="StgValue_94" to="llike_addr_1" fromId="94" toId="22">
</dataflow>
<dataflow id="96" from="llike_addr_1" to="min_p" fromId="22" toId="23">
</dataflow>
<dataflow id="97" from="llike_addr_1" to="min_p" fromId="22" toId="24">
</dataflow>
<dataflow id="99" from="viterbi_Pipeline_L_end" to="call_ln39" fromId="98" toId="25">
</dataflow>
<dataflow id="100" from="min_p" to="call_ln39" fromId="24" toId="25">
</dataflow>
<dataflow id="101" from="llike" to="call_ln39" fromId="14" toId="25">
</dataflow>
<dataflow id="102" from="min_s_loc" to="call_ln39" fromId="13" toId="25">
</dataflow>
<dataflow id="103" from="viterbi_Pipeline_L_end" to="call_ln39" fromId="98" toId="26">
</dataflow>
<dataflow id="104" from="min_p" to="call_ln39" fromId="24" toId="26">
</dataflow>
<dataflow id="105" from="llike" to="call_ln39" fromId="14" toId="26">
</dataflow>
<dataflow id="106" from="min_s_loc" to="call_ln39" fromId="13" toId="26">
</dataflow>
<dataflow id="107" from="min_s_loc" to="min_s_loc_load" fromId="13" toId="27">
</dataflow>
<dataflow id="108" from="path" to="path_addr" fromId="60" toId="28">
</dataflow>
<dataflow id="109" from="StgValue_65" to="path_addr" fromId="65" toId="28">
</dataflow>
<dataflow id="111" from="StgValue_110" to="path_addr" fromId="110" toId="28">
</dataflow>
<dataflow id="112" from="min_s_loc_load" to="store_ln47" fromId="27" toId="29">
</dataflow>
<dataflow id="113" from="path_addr" to="store_ln47" fromId="28" toId="29">
</dataflow>
<dataflow id="115" from="viterbi_Pipeline_L_backtrack" to="call_ln0" fromId="114" toId="30">
</dataflow>
<dataflow id="116" from="llike" to="call_ln0" fromId="14" toId="30">
</dataflow>
<dataflow id="117" from="path" to="call_ln0" fromId="60" toId="30">
</dataflow>
<dataflow id="118" from="transition" to="call_ln0" fromId="58" toId="30">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="119" toId="31">
</dataflow>
<dataflow id="122" from="StgValue_121" to="specbitsmap_ln0" fromId="121" toId="31">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="123" toId="32">
</dataflow>
<dataflow id="126" from="empty_1" to="spectopmodule_ln3" fromId="125" toId="32">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="33">
</dataflow>
<dataflow id="129" from="obs" to="specinterface_ln0" fromId="56" toId="33">
</dataflow>
<dataflow id="131" from="empty" to="specinterface_ln0" fromId="130" toId="33">
</dataflow>
<dataflow id="132" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="33">
</dataflow>
<dataflow id="133" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="33">
</dataflow>
<dataflow id="135" from="empty_0" to="specinterface_ln0" fromId="134" toId="33">
</dataflow>
<dataflow id="137" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="33">
</dataflow>
<dataflow id="138" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="33">
</dataflow>
<dataflow id="139" from="empty_0" to="specinterface_ln0" fromId="134" toId="33">
</dataflow>
<dataflow id="140" from="empty_0" to="specinterface_ln0" fromId="134" toId="33">
</dataflow>
<dataflow id="141" from="empty_0" to="specinterface_ln0" fromId="134" toId="33">
</dataflow>
<dataflow id="142" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="33">
</dataflow>
<dataflow id="143" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="33">
</dataflow>
<dataflow id="144" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="33">
</dataflow>
<dataflow id="145" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="33">
</dataflow>
<dataflow id="146" from="empty_0" to="specinterface_ln0" fromId="134" toId="33">
</dataflow>
<dataflow id="147" from="empty_0" to="specinterface_ln0" fromId="134" toId="33">
</dataflow>
<dataflow id="148" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="33">
</dataflow>
<dataflow id="149" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="33">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="119" toId="34">
</dataflow>
<dataflow id="151" from="obs" to="specbitsmap_ln0" fromId="56" toId="34">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="35">
</dataflow>
<dataflow id="153" from="init" to="specinterface_ln0" fromId="57" toId="35">
</dataflow>
<dataflow id="154" from="empty" to="specinterface_ln0" fromId="130" toId="35">
</dataflow>
<dataflow id="155" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="35">
</dataflow>
<dataflow id="156" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="35">
</dataflow>
<dataflow id="157" from="empty_0" to="specinterface_ln0" fromId="134" toId="35">
</dataflow>
<dataflow id="158" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="35">
</dataflow>
<dataflow id="159" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="35">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="134" toId="35">
</dataflow>
<dataflow id="161" from="empty_0" to="specinterface_ln0" fromId="134" toId="35">
</dataflow>
<dataflow id="162" from="empty_0" to="specinterface_ln0" fromId="134" toId="35">
</dataflow>
<dataflow id="163" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="35">
</dataflow>
<dataflow id="164" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="35">
</dataflow>
<dataflow id="165" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="35">
</dataflow>
<dataflow id="166" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="35">
</dataflow>
<dataflow id="167" from="empty_0" to="specinterface_ln0" fromId="134" toId="35">
</dataflow>
<dataflow id="168" from="empty_0" to="specinterface_ln0" fromId="134" toId="35">
</dataflow>
<dataflow id="169" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="35">
</dataflow>
<dataflow id="170" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="35">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="119" toId="36">
</dataflow>
<dataflow id="172" from="init" to="specbitsmap_ln0" fromId="57" toId="36">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="37">
</dataflow>
<dataflow id="174" from="transition" to="specinterface_ln0" fromId="58" toId="37">
</dataflow>
<dataflow id="175" from="empty" to="specinterface_ln0" fromId="130" toId="37">
</dataflow>
<dataflow id="176" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="37">
</dataflow>
<dataflow id="177" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="37">
</dataflow>
<dataflow id="178" from="empty_0" to="specinterface_ln0" fromId="134" toId="37">
</dataflow>
<dataflow id="179" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="37">
</dataflow>
<dataflow id="180" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="37">
</dataflow>
<dataflow id="181" from="empty_0" to="specinterface_ln0" fromId="134" toId="37">
</dataflow>
<dataflow id="182" from="empty_0" to="specinterface_ln0" fromId="134" toId="37">
</dataflow>
<dataflow id="183" from="empty_0" to="specinterface_ln0" fromId="134" toId="37">
</dataflow>
<dataflow id="184" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="37">
</dataflow>
<dataflow id="185" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="37">
</dataflow>
<dataflow id="186" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="37">
</dataflow>
<dataflow id="187" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="37">
</dataflow>
<dataflow id="188" from="empty_0" to="specinterface_ln0" fromId="134" toId="37">
</dataflow>
<dataflow id="189" from="empty_0" to="specinterface_ln0" fromId="134" toId="37">
</dataflow>
<dataflow id="190" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="37">
</dataflow>
<dataflow id="191" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="37">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="119" toId="38">
</dataflow>
<dataflow id="193" from="transition" to="specbitsmap_ln0" fromId="58" toId="38">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="39">
</dataflow>
<dataflow id="195" from="emission" to="specinterface_ln0" fromId="59" toId="39">
</dataflow>
<dataflow id="196" from="empty" to="specinterface_ln0" fromId="130" toId="39">
</dataflow>
<dataflow id="197" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="39">
</dataflow>
<dataflow id="198" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="39">
</dataflow>
<dataflow id="199" from="empty_0" to="specinterface_ln0" fromId="134" toId="39">
</dataflow>
<dataflow id="200" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="39">
</dataflow>
<dataflow id="201" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="39">
</dataflow>
<dataflow id="202" from="empty_0" to="specinterface_ln0" fromId="134" toId="39">
</dataflow>
<dataflow id="203" from="empty_0" to="specinterface_ln0" fromId="134" toId="39">
</dataflow>
<dataflow id="204" from="empty_0" to="specinterface_ln0" fromId="134" toId="39">
</dataflow>
<dataflow id="205" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="39">
</dataflow>
<dataflow id="206" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="39">
</dataflow>
<dataflow id="207" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="39">
</dataflow>
<dataflow id="208" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="39">
</dataflow>
<dataflow id="209" from="empty_0" to="specinterface_ln0" fromId="134" toId="39">
</dataflow>
<dataflow id="210" from="empty_0" to="specinterface_ln0" fromId="134" toId="39">
</dataflow>
<dataflow id="211" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="39">
</dataflow>
<dataflow id="212" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="39">
</dataflow>
<dataflow id="213" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="119" toId="40">
</dataflow>
<dataflow id="214" from="emission" to="specbitsmap_ln0" fromId="59" toId="40">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="41">
</dataflow>
<dataflow id="216" from="path" to="specinterface_ln0" fromId="60" toId="41">
</dataflow>
<dataflow id="217" from="empty" to="specinterface_ln0" fromId="130" toId="41">
</dataflow>
<dataflow id="218" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="41">
</dataflow>
<dataflow id="219" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="41">
</dataflow>
<dataflow id="220" from="empty_0" to="specinterface_ln0" fromId="134" toId="41">
</dataflow>
<dataflow id="221" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="41">
</dataflow>
<dataflow id="222" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="41">
</dataflow>
<dataflow id="223" from="empty_0" to="specinterface_ln0" fromId="134" toId="41">
</dataflow>
<dataflow id="224" from="empty_0" to="specinterface_ln0" fromId="134" toId="41">
</dataflow>
<dataflow id="225" from="empty_0" to="specinterface_ln0" fromId="134" toId="41">
</dataflow>
<dataflow id="226" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="41">
</dataflow>
<dataflow id="227" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="41">
</dataflow>
<dataflow id="228" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="41">
</dataflow>
<dataflow id="229" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="41">
</dataflow>
<dataflow id="230" from="empty_0" to="specinterface_ln0" fromId="134" toId="41">
</dataflow>
<dataflow id="231" from="empty_0" to="specinterface_ln0" fromId="134" toId="41">
</dataflow>
<dataflow id="232" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="41">
</dataflow>
<dataflow id="233" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="41">
</dataflow>
<dataflow id="234" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="119" toId="42">
</dataflow>
<dataflow id="235" from="path" to="specbitsmap_ln0" fromId="60" toId="42">
</dataflow>
<dataflow id="236" from="viterbi_Pipeline_L_backtrack" to="call_ln0" fromId="114" toId="43">
</dataflow>
<dataflow id="237" from="llike" to="call_ln0" fromId="14" toId="43">
</dataflow>
<dataflow id="238" from="path" to="call_ln0" fromId="60" toId="43">
</dataflow>
<dataflow id="239" from="transition" to="call_ln0" fromId="58" toId="43">
</dataflow>
<dataflow id="240" from="StgValue_121" to="ret_ln63" fromId="121" toId="44">
</dataflow>
</dataflows>


</stg>
