// Seed: 3610004337
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  bit
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21;
  byte [1 'b0 : -1 'b0] id_22;
  ;
  wire id_23;
  parameter id_24 = 1;
  always
    if (!-1) begin : LABEL_0
      if (1)
        if (-1)
          case (-1)
            id_10: begin : LABEL_1
              id_11 <= 1;
            end
            default: begin : LABEL_2
              id_9 = 1;
            end
          endcase
        else begin : LABEL_3
          id_19 <= -1;
          id_8 = id_21;
          id_10 <= id_22;
        end
      else begin : LABEL_4
        $clog2(30);
        ;
        id_3 <= id_12++;
      end
    end else begin : LABEL_5
      SystemTFIdentifier(-1);
    end
endmodule
module module_1 #(
    parameter id_1 = 32'd51
) (
    _id_1
);
  output wire _id_1;
  parameter id_2 = 1;
  logic [-1 : id_1] id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
