// Seed: 1333622477
module module_0;
  reg   id_0;
  reg   id_1;
  logic id_2;
  assign id_0 = id_0;
  logic id_3;
  reg   id_4;
  reg   id_5;
  assign id_0 = 1;
  always @(1 or posedge 1) begin
    if (id_5) begin : id_6
      if (id_5) begin
        id_0 <= id_1;
      end
      id_4 <= id_5;
    end
  end
endmodule
