
*** Running vivado
    with args -log lab8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab8.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source lab8.tcl -notrace
Command: synth_design -top lab8 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5948
WARNING: [Synth 8-992] data_in is already implicitly declared earlier [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:95]
WARNING: [Synth 8-992] enable is already implicitly declared earlier [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:112]
WARNING: [Synth 8-6901] identifier 'data_in' is used before its declaration [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:60]
WARNING: [Synth 8-6901] identifier 'data_in' is used before its declaration [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:61]
WARNING: [Synth 8-6901] identifier 'data_in' is used before its declaration [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:62]
WARNING: [Synth 8-6901] identifier 'data_in' is used before its declaration [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:63]
WARNING: [Synth 8-6901] identifier 'data_in' is used before its declaration [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:64]
WARNING: [Synth 8-6901] identifier 'data_in' is used before its declaration [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:65]
WARNING: [Synth 8-6901] identifier 'data_in' is used before its declaration [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:66]
WARNING: [Synth 8-6901] identifier 'data_in' is used before its declaration [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:67]
WARNING: [Synth 8-6901] identifier 'passwd_try' is used before its declaration [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:96]
WARNING: [Synth 8-6901] identifier 'passwd_try' is used before its declaration [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:97]
WARNING: [Synth 8-6901] identifier 'passwd_try' is used before its declaration [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:98]
WARNING: [Synth 8-6901] identifier 'passwd_try' is used before its declaration [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:99]
WARNING: [Synth 8-6901] identifier 'passwd_try' is used before its declaration [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:100]
WARNING: [Synth 8-6901] identifier 'passwd_try' is used before its declaration [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:101]
WARNING: [Synth 8-6901] identifier 'passwd_try' is used before its declaration [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:102]
WARNING: [Synth 8-6901] identifier 'passwd_try' is used before its declaration [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:103]
WARNING: [Synth 8-6901] identifier 'passwd_try' is used before its declaration [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:132]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1128.512 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab8' [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:33]
INFO: [Synth 8-6157] synthesizing module 'md5_cal' [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/md5_cal.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/md5_cal.v:75]
INFO: [Synth 8-6155] done synthesizing module 'md5_cal' (1#1) [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/md5_cal.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'enable' does not match port width (1) of module 'md5_cal' [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:70]
WARNING: [Synth 8-7071] port 'passwd_hash' of module 'md5_cal' is unconnected for instance 'hash0' [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:70]
WARNING: [Synth 8-7023] instance 'hash0' of module 'md5_cal' has 7 connections declared, but only 6 given [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:70]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/imports/debounce.v:21]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/imports/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'LCD_module' [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/imports/LCD_module.v:13]
INFO: [Synth 8-6155] done synthesizing module 'LCD_module' (3#1) [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/imports/LCD_module.v:13]
INFO: [Synth 8-6155] done synthesizing module 'lab8' (4#1) [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/lab9.v:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1128.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1128.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1128.512 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1128.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/constrs_1/new/lab8.xdc]
WARNING: [Vivado 12-584] No ports matched 'spi_miso'. [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/constrs_1/new/lab8.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/constrs_1/new/lab8.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_mosi'. [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/constrs_1/new/lab8.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/constrs_1/new/lab8.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_sck'. [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/constrs_1/new/lab8.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/constrs_1/new/lab8.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_ss'. [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/constrs_1/new/lab8.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/constrs_1/new/lab8.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/constrs_1/new/lab8.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/constrs_1/new/lab8.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1128.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1128.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1128.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1128.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1128.512 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'P_reg' in module 'lab8'
WARNING: [Synth 8-327] inferring latch for variable 'P_next_reg' [D:/109550134/lab9_frame/lab9_1205_2/lab9.srcs/sources_1/new/md5_cal.v:77]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             S_MAIN_IDLE |                             0001 |                              001
              S_MAIN_CAL |                             1000 |                              010
             S_MAIN_NEXT |                             0100 |                              100
             S_MAIN_SHOW |                             0010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'P_reg' using encoding 'one-hot' in module 'lab8'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1128.512 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   4 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 6     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 91    
	               17 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 4     
	   3 Input  128 Bit        Muxes := 1     
	   4 Input   56 Bit        Muxes := 1     
	  16 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 8     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	  64 Input    4 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	  16 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 20    
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 2     
	  69 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1172.152 ; gain = 43.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1172.152 ; gain = 43.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1231.422 ; gain = 102.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1300.383 ; gain = 171.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1314.195 ; gain = 185.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1314.195 ; gain = 185.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1314.195 ; gain = 185.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1314.195 ; gain = 185.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1314.195 ; gain = 185.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1314.195 ; gain = 185.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1903|
|3     |LUT1   |   218|
|4     |LUT2   |  2241|
|5     |LUT3   |  3098|
|6     |LUT4   |  3064|
|7     |LUT5   |   737|
|8     |LUT6   |  2038|
|9     |MUXF7  |    11|
|10    |MUXF8  |     2|
|11    |FDRE   |   703|
|12    |FDSE   |   110|
|13    |LD     |     3|
|14    |IBUF   |     3|
|15    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1314.195 ; gain = 185.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1314.195 ; gain = 185.684
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1314.195 ; gain = 185.684
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1314.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1919 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab8' is not ideal for floorplanning, since the cellview 'lab8' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1317.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

Synth Design complete, checksum: 9aa1a902
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 28 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1317.746 ; gain = 189.234
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/109550134/lab9_frame/lab9_1205_2/lab9.runs/synth_1/lab8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab8_utilization_synth.rpt -pb lab8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  6 01:17:47 2021...
