$date
	Mon Jun 27 02:26:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PRNG_tb $end
$var reg 1 ! clk_tb $end
$var reg 1 " set_tb $end
$scope module PRNG_1 $end
$var wire 1 ! clk $end
$var wire 1 " set $end
$var reg 3 # Q [3:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 #
0"
1!
$end
#10
0!
#20
b111 #
1!
#30
0!
#40
b110 #
1!
#50
0!
#60
b101 #
1!
#70
0!
#80
b110 #
1!
1"
#90
0!
0"
#100
b101 #
1!
#110
0!
#120
b10 #
1!
#130
0!
#140
b100 #
1!
#150
0!
#160
b1 #
1!
#170
0!
#180
b11 #
1!
#190
0!
#200
b111 #
1!
#210
0!
#220
b110 #
1!
#230
0!
#240
b101 #
1!
#250
0!
#260
b10 #
1!
#270
0!
#280
b100 #
1!
#290
0!
#300
b1 #
1!
#310
0!
#320
b11 #
1!
#330
0!
#340
b111 #
1!
#350
0!
#360
b110 #
1!
#370
0!
#380
b101 #
1!
#390
0!
#400
b10 #
1!
