# CMOS-NAND Gate Schematic & Layut
Excited to share my latest project â€“ a CMOS NAND Gate schematic and layout in the VLSI domain. This design showcases my skills in digital design and chip layout, serving as a valuable resource for VLSI enthusiasts


# Schematic

![Sample Image](https://github.com/suryakiran69/CMOS-NAND-Gate/blob/main/Img-1.png)


# Test Bench

![Sample Image](https://github.com/suryakiran69/CMOS-NAND-Gate/blob/main/Img-2.png)

# Analyses and Output

Truth Table.

| Va | Vb | PM0 | PM1 | NM0 | NM1 | Vout |
| ---------| ---------| ---------| ---------| ---------| ---------| ---------|
| 0 | 0 | ON | ON | OFF | OFF | 1 |
| 0 | 1 | ON | OFF | OFF | ON | 1 |
| 1 | 0 | OFF | ON | ON | OFF | 1 |
| 1 | 1 | OFF | OFF | ON | ON | 0 |

![Sample Image](https://github.com/suryakiran69/CMOS-NAND-Gate/blob/main/Img-4.png)

# layout

![Sample Image](https://github.com/suryakiran69/CMOS-NAND-Gate/blob/main/Img-5.png)
