<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 205505 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 2069 / 2076 [100.00%] @ &quot;205565000&quot;&#xA;// RTL Simulation : 2070 / 2076 [100.00%] @ &quot;205695000&quot;&#xA;// RTL Simulation : 2071 / 2076 [100.00%] @ &quot;205725000&quot;&#xA;// RTL Simulation : 2072 / 2076 [100.00%] @ &quot;205755000&quot;&#xA;// RTL Simulation : 2073 / 2076 [100.00%] @ &quot;205815000&quot;&#xA;// RTL Simulation : 2074 / 2076 [100.00%] @ &quot;205855000&quot;&#xA;// RTL Simulation : 2075 / 2076 [100.00%] @ &quot;205925000&quot;&#xA;// RTL Simulation : 2076 / 2076 [100.00%] @ &quot;205965000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 206025 ns : File &quot;/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw/solution1/sim/verilog/ban_interface.autotb.v&quot; Line 443&#xA;run: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:07 . Memory (MB): peak = 2714.719 ; gain = 0.000 ; free physical = 6584 ; free virtual = 29599&#xA;## quit" projectName="bans3hw" solutionName="solution1" date="2022-03-17T18:50:53.006+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 205405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 2068 / 2076 [100.00%] @ &quot;205495000&quot;" projectName="bans3hw" solutionName="solution1" date="2022-03-17T18:50:52.981+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 204855 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 2059 / 2076 [100.00%] @ &quot;204915000&quot;&#xA;// RTL Simulation : 2060 / 2076 [100.00%] @ &quot;205045000&quot;&#xA;// RTL Simulation : 2061 / 2076 [100.00%] @ &quot;205075000&quot;&#xA;// RTL Simulation : 2062 / 2076 [100.00%] @ &quot;205105000&quot;&#xA;// RTL Simulation : 2063 / 2076 [100.00%] @ &quot;205155000&quot;&#xA;// RTL Simulation : 2064 / 2076 [100.00%] @ &quot;205195000&quot;&#xA;// RTL Simulation : 2065 / 2076 [100.00%] @ &quot;205265000&quot;&#xA;// RTL Simulation : 2066 / 2076 [100.00%] @ &quot;205305000&quot;&#xA;// RTL Simulation : 2067 / 2076 [100.00%] @ &quot;205395000&quot;" projectName="bans3hw" solutionName="solution1" date="2022-03-17T18:50:52.979+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 204755 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 2058 / 2076 [100.00%] @ &quot;204845000&quot;" projectName="bans3hw" solutionName="solution1" date="2022-03-17T18:50:52.965+0100" type="Warning"/>
      </simLog>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="bans3hw" solutionName="solution1" date="2022-03-17T18:51:57.689+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="bans3hw" solutionName="solution1" date="2022-03-17T18:51:57.373+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="bans3hw" solutionName="solution1" date="2022-03-17T18:51:57.035+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="bans3hw" solutionName="solution1" date="2022-03-17T18:51:56.729+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="bans3hw" solutionName="solution1" date="2022-03-17T18:51:56.396+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="bans3hw" solutionName="solution1" date="2022-03-17T18:51:56.076+0100" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
