// Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
// Date        : Wed Jul 27 02:34:55 2016
// Host        : LinuxBox running 64-bit Debian GNU/Linux 8.5 (jessie)
// Command     : write_verilog -force -mode funcsim
//               /home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/input_memory/input_memory_sim_netlist.v
// Design      : input_memory
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "input_memory,blk_mem_gen_v8_3_1,{}" *) (* core_generation_info = "input_memory,blk_mem_gen_v8_3_1,{x_ipProduct=Vivado 2015.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.3,x_ipCoreRevision=1,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=artix7,C_XDEVICEFAMILY=artix7,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=2,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=input_memory.mif,C_INIT_FILE=input_memory.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=NO_CHANGE,C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=2048,C_READ_DEPTH_A=2048,C_ADDRA_WIDTH=11,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=1,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=2048,C_READ_DEPTH_B=2048,C_ADDRB_WIDTH=11,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=1,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_USE_URAM=0,C_EN_RDADDRA_CHG=0,C_EN_RDADDRB_CHG=0,C_EN_DEEPSLEEP_PIN=0,C_EN_SHUTDOWN_PIN=0,C_EN_SAFETY_CKT=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=1,C_COUNT_18K_BRAM=1,C_EST_POWER_SUMMARY=Estimated Power for IP     _     7.57195 mW}" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "blk_mem_gen_v8_3_1,Vivado 2015.4" *) 
(* NotValidForBitStream *)
module input_memory
   (clka,
    ena,
    wea,
    addra,
    dina,
    douta,
    clkb,
    enb,
    web,
    addrb,
    dinb,
    doutb);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [10:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [23:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [23:0]douta;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) input enb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB WE" *) input [0:0]web;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [10:0]addrb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN" *) input [23:0]dinb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [23:0]doutb;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [23:0]dina;
  wire [23:0]dinb;
  wire [23:0]douta;
  wire [23:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [10:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [10:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [23:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "11" *) 
  (* C_ADDRB_WIDTH = "11" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     7.57195 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "1" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "1" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "input_memory.mem" *) 
  (* C_INIT_FILE_NAME = "input_memory.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "2" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "2048" *) 
  (* C_READ_DEPTH_B = "2048" *) 
  (* C_READ_WIDTH_A = "24" *) 
  (* C_READ_WIDTH_B = "24" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "2048" *) 
  (* C_WRITE_DEPTH_B = "2048" *) 
  (* C_WRITE_MODE_A = "NO_CHANGE" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "24" *) 
  (* C_WRITE_WIDTH_B = "24" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* DONT_TOUCH *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  input_memory_blk_mem_gen_v8_3_1 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(enb),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[10:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[10:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[23:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module input_memory_blk_mem_gen_generic_cstr
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [23:0]douta;
  output [23:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [23:0]dina;
  input [23:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [23:0]dina;
  wire [23:0]dinb;
  wire [23:0]douta;
  wire [23:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  input_memory_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .douta(douta[8:0]),
        .doutb(doutb[8:0]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
  input_memory_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[23:9]),
        .dinb(dinb[23:9]),
        .douta(douta[23:9]),
        .doutb(doutb[23:9]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module input_memory_blk_mem_gen_prim_width
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [8:0]douta;
  output [8:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [8:0]douta;
  wire [8:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  input_memory_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module input_memory_blk_mem_gen_prim_width__parameterized0
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [14:0]douta;
  output [14:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [14:0]dina;
  input [14:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [14:0]dina;
  wire [14:0]dinb;
  wire [14:0]douta;
  wire [14:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  input_memory_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module input_memory_blk_mem_gen_prim_wrapper_init
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [8:0]douta;
  output [8:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [8:0]douta;
  wire [8:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h5D59C4C8EB71378A610A8CBEBFC10A6ADBDAEB8F1B62977AF1381CE23F01B65D),
    .INITP_01(256'h1415C3A0CB27DA5E16D3C917FDA9E8081AD930612C5C55286BCB9EA9E72D80F9),
    .INITP_02(256'h7CF9FBAF47EEA4DAFEEA95E9A84D2DF87FF5FD2B99301EE7C501F90E0BD9C14F),
    .INITP_03(256'h838D24925B1EB5060BCF1662474A104A82901301E2C86A819FCD57CF0A5BFC49),
    .INITP_04(256'h8C916042237494807D0FF660B6AD933BF27E4F3027EF48F93A0965029EEBBC67),
    .INITP_05(256'h0838D971E3358B6D83F2D36760B244D90F3AC6909EEAFAB6E1265DB541743C7C),
    .INITP_06(256'h30DDCA972DC9118AA152C6CC94EB600EA546DB6168DC33F705F848CC841CA951),
    .INITP_07(256'h1B6FDC192068FC56C22CE2FE43FAB02D7544F08CF0C8A2040EC0AC2D3D7BC979),
    .INIT_00(256'h5F5D9B696D5960606061605C50506E6E6261876B6F5A6263626363615556707A),
    .INIT_01(256'h515C896E74585C625D635E5C4F4A726D645D9F6A72585F6060615E5C4F4E716D),
    .INIT_02(256'h4253606B745A5C5D735F5F5A4F49677040546A6E755A5D6555605E5B50496C6F),
    .INIT_03(256'h418261636F555FAB9579665950476A71436C606772596074A07C5D594F48676F),
    .INIT_04(256'h433A67656C569AA78C6E555850436B70415166616D5451A692715E5A51446A74),
    .INIT_05(256'h4C416B6C724FC2BE846D5D5A52476B4D443F67696F55D1AD8A6D5C5A52466A60),
    .INIT_06(256'h764251407369BBB098715B6151496C4C5A406960733FBEB47E705B5C50466B4A),
    .INIT_07(256'h7D3F6BB36FCDB6AA966062654F446B4C7D424A6773AFB8B19C695E6954486D4D),
    .INIT_08(256'h7E415CB78FB3A19C95795E594C436C4F7E3C6CBC61C0AFA09A785F5D4E456B4E),
    .INIT_09(256'h80703BADB197A28C8C775E644B466A4E805945B9B2A6A69390715C5D4C436B50),
    .INIT_0A(256'h7D7F3E68B7A884867D706A6D4B446C4F7F7E3B97AF9C94868A726C674B476C4D),
    .INIT_0B(256'h82843F9191A79271636E6A774C456D537F813D56BAAA7C786D6D65714C436B50),
    .INIT_0C(256'h8382413680A99E7A4F61688D4B446D5681833C5F7AA7A162476D67864C456C55),
    .INIT_0D(256'h83815D415CAF95966B4266814E446F5683824E3E76AB9988545A6C844C436E55),
    .INIT_0E(256'h7D8176473CB18CA3574E535A514B7252837E6C4546B3829A6846636D4F4A6F53),
    .INIT_0F(256'h847D79443A9B68657B49675B4E4B71537F83784836A9939F58445A54514A7450),
    .INIT_10(256'h7D797C3C3A4C554DA93F814D43466E4F817A7B3E3A675F38915E766A48466F50),
    .INIT_11(256'h827A7A393A806B7D533E968E84457050787A7B3B3F745E65973A937364476F52),
    .INIT_12(256'h81797B3A3E866D90575A3F617547704989797B373D8870934E4D757A81436F4D),
    .INIT_13(256'h957376484383607950885D6E7A4A6F4C8376793F41866283547A55697C46704B),
    .INIT_14(256'h9D727A6048796B74534360996C4578459D737954427C58774E685C8B70517249),
    .INIT_15(256'h9F6F7967476A5E684E3B9B715B527C3F9B717A634875796B533A8A836D427A42),
    .INIT_16(256'hA9777B724940666A44427080534E763EA673796E4852736D493B7B7F4E647A3F),
    .INIT_17(256'hA1877E76504A8C5E4241469F5247713EA37C7D754B3F806940415491524A713E),
    .INIT_18(256'h6E8C60685591736640438D8951656C5395917C63544C835E4142617B506B733E),
    .INIT_19(256'h499673793E997A674B4680635A7E6A86408760774CAA77634443747F66716886),
    .INIT_1A(256'h57A17173A69472634D44905C5C616641539F7675689476664E42946A4D686958),
    .INIT_1B(256'h4F8C6774C6936D665C53814F57616236559E6A74C195706357409A476F5B6339),
    .INIT_1C(256'h5563725FBF856A694F396B504D635C354D786B77C28B6B675A4882514B626037),
    .INIT_1D(256'h503C5E56BA7C5F674B3A7844485E5A44574C6848BD806367453765484D605831),
    .INIT_1E(256'h6A4C5F4FB1776565593E62544D505A49583F6456B87A63665842684E455E5B56),
    .INIT_1F(256'h5E575653A4736A62584E6D705B47603A71585449AA72696258496B6350495D3F),
    .INIT_20(256'h615D686B6C6B605F5D625F5F5652736C5E5C586B6D6F61616066626258587874),
    .INIT_21(256'h405CA36E6F655E5D5C5A5F5D534E6F6C515E8C6C70655F5F5D60605E544E706B),
    .INIT_22(256'h465E876B6F5F5C5F6E615F5D544F6F72445E9C6F6F625D5F5559605D54506C6E),
    .INIT_23(256'h413A5E63735C5D929A7D735A544D6E6E434B6964725E5D5B9C82605C544E7072),
    .INIT_24(256'h45406A655F5D58A89A705C59544D7154403B65646C5A55B19A74645B534B6E64),
    .INIT_25(256'h673F60685E59CFBA8E715D5A524F71484F416E64585C99B69B6E5F5A544C7049),
    .INIT_26(256'h7A423A6A5E49BCB8A7706151524B734C793F43665D54C3B398725F58514D754B),
    .INIT_27(256'h7E403CC05379B8AD9A826450514A754C7E423FAE5F4CBCB29E656651544A734B),
    .INIT_28(256'h7B653FB8ACBAA79E977B5F524E4C734D7C453DB968C0ABAA9D866450514B744D),
    .INIT_29(256'h7E803F8DB39EA08C8D7A6E584B4A774D7F7D3FAFB5A1AC9B8C7C63534C49754D),
    .INIT_2A(256'h7B80426EBCA68B8980766961454C754E7D7F407FB5A7928B8E776B5D494D764B),
    .INIT_2B(256'h7E8348605AACA45D5F746B5F4849744E7D823B94AAAB9C6F6D746C58454A7550),
    .INIT_2C(256'h8182663E87929B815665727A4C4977527F83563879A8A064666B666E4A4A7451),
    .INIT_2D(256'h8180774587B38FA13B596778514A795280826F4287A6979A436671844E487851),
    .INIT_2E(256'h7B7E7F4177BC969F6B4B565E55507A4F7F7D7B4483BC92A545475070554B7A51),
    .INIT_2F(256'h827C7D3E667486609945685F4F4F7B527D817F3F6EB49270824E625A524F7D4E),
    .INIT_30(256'h79797A3D5F74686C9A42465B6E4A7B4D7F797B3C60477041B04453506749784F),
    .INIT_31(256'h86787A4A5A66647D665664606B487E4B7A787843607F657F623F5C64854B7D4E),
    .INIT_32(256'h8674795E4A755E9264A069436A517C4685777C545170609368796343664C7D48),
    .INIT_33(256'h9C787A713C6F5D7F604F4C4772677E4897737A6A437459886291734470667D4B),
    .INIT_34(256'hA17C79753963767C5B417B63644C7A43A27C7975396B507B5C333B4871517E44),
    .INIT_35(256'hA88879783B466A58594065855B637E3FA17D787639559E735C3F858C555A7940),
    .INIT_36(256'h9EA37A794241716C4B434C916D6F7D39AA977878423E875F5341647967637D3E),
    .INIT_37(256'h9AA97B7B4647886D3C3E469E5A5B7C40A0A87C7C4244806E3F4042835F6A7D3D),
    .INIT_38(256'h409366634A60886B4140538D5B5B7C406E9F7C664B438569403F439D4D6C7D3C),
    .INIT_39(256'h51A06D7840A8856B45477A6D58417E95449A587544AE896B43436B796D517C68),
    .INIT_3A(256'h5186677334A37A6444416E7B65447E96579A6E7532A17D6844427271623B7F9D),
    .INIT_3B(256'h545676727AA276634A406E5651417E865169717354A3786248419A6659467E8D),
    .INIT_3C(256'h57495B6DB9966F644F3A896A50447B71584F66779C9D73644C3D69604C3F7C7A),
    .INIT_3D(256'h6242774DC48864685D4A3D474D447A6B59426447C48F6A6559404A6C4F477A69),
    .INIT_3E(256'h655D645BBF8061675C443D5A55417B70694D8656C08261675E483D5450437B7C),
    .INIT_3F(256'h3D505856B27C6C655952526266437854544C515FB87D68655A503B5C5A437A5D),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,dina[8]}),
        .DIPBDIP({1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:8],douta[7:0]}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:8],doutb[7:0]}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1],douta[8]}),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1],doutb[8]}),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wea,wea}),
        .WEBWE({1'b0,1'b0,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module input_memory_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [14:0]douta;
  output [14:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [14:0]dina;
  input [14:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_37 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_69 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_91 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [14:0]dina;
  wire [14:0]dinb;
  wire [14:0]douta;
  wire [14:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h61AF5E2F73D86EC16EC0602C6630673366336833683366B15925511E71437143),
    .INIT_01(256'h64305F2E7E6A6F4070C25927663067B166B268B268B267305924511D72C57141),
    .INIT_02(256'h6A34602E7F6D6F3F7244572566B067B266B1693168B167B05923509E73C77141),
    .INIT_03(256'h4E1E5FAD795D6FC071445926662F673166AF69B268B066AF59A3511C73C871C1),
    .INIT_04(256'h2B085B27704670C170435BA6662E66B164AB692F692F65AE5922509C74467243),
    .INIT_05(256'h2E0C57256BB871406EC05C2766AE64AC643A692E682E65AE59234F9B73C27244),
    .INIT_06(256'h328E68BF6AB6703E6D3C5B2666AE63BA68D464BA692E67AE5BA34F9A72C173C3),
    .INIT_07(256'h308C6DD16C386E396CBA5924642C6F5E684E60B9683266AC5A234C9874437547),
    .INIT_08(256'h2F8C41206D396E386D3958A358A26F5C68CE5F345FAC64AC58224A1775C5774B),
    .INIT_09(256'h2F8C27056EB970396FBB572264CD6F5B684A62345CA6642B5722499676457746),
    .INIT_0A(256'h2E0D300B6FB970BB723D532079716DDB69C862345E2964AB57A24B17764470B9),
    .INIT_0B(256'h3111338D74BC70BA723E4E9D736772E46AC664B65F2B652C57A24A9875435EA5),
    .INIT_0C(256'h3C1A320C733A682F72BF451371E470DF674066375EAA65AD57A24A9874424F1C),
    .INIT_0D(256'h5AB4308C52A14A1572BE4F2D71636F5C6C5166375F2967B457A24A9873C2501D),
    .INIT_0E(256'h66BE308D329243A872BF68DA7062705E6F55643360AB6A3C56A2491774424F1E),
    .INIT_0F(256'h67412F8B3E286E5F733F726B70E16ED96CD05F2C62AE69B95821471574424F9D),
    .INIT_10(256'h6B452F0A42AB72E56FBA6FE46F5D6DD56ED268BD62AC66335AA24B1773C254A0),
    .INIT_11(256'h6B45310B389E70E26ECE6D5C6C556E536CCE6ABF61AA65AF59214C1773C25721),
    .INIT_12(256'h6AC440192F0F716271616A556C576D4E6C4A66B8622A6B3557A04B9774C456A1),
    .INIT_13(256'h6AC557AE2A076FDD705F694F6CD56C496D486A3C602B71BE58204C1875445520),
    .INIT_14(256'h69C569BE2A886C506EDD6F576CCC6BC66D45673867B473C357A04B98754554A0),
    .INIT_15(256'h69C46AC12D8A5AB370E170DD5FBB66C15B32643463B2754958204B1675455520),
    .INIT_16(256'h684369C32F0B522373E56EDD53354022502565345E2C785059A04A1675C65621),
    .INIT_17(256'h67C46AC8300C6FD062C96DDB6B4E3C9E3E1968B466327AD458A04A17754658A3),
    .INIT_18(256'h67C46BCA2E8A492A4FAF6E5B6E5832162E8B5FAE63307DDE57204A17754559A5),
    .INIT_19(256'h68456B49300B2B0551326F5A6A5539A1318F479D5FAD79DD579F499675C55A25),
    .INIT_1A(256'h69466AC93793338D4B2B75DA685146AA3513391460AE704E57A0499574C45AA5),
    .INIT_1B(256'h69466A494521350E3E1B77DD684E5ABF3C9D2C8A622D6FCC58204A96744358A4),
    .INIT_1C(256'h68C664C155303610308C79616FC462C8379B308C5DA968BB58204B18744358A4),
    .INIT_1D(256'h623F66C660BA36122A8678E07449644F321434104317652E59A24B9873C358A3),
    .INIT_1E(256'h5FBF694963BD36132903785D74CD6A54459F2F0C3212582959A24B9873C45822),
    .INIT_1F(256'h64C5674565C034102F8878D6633064B26740310F3617532A59A14B9874435822),
    .INIT_20(256'h6443684368C4320D3109572F682B3B8B71D236973E206134579C4C17744355A1),
    .INIT_21(256'h603F684269C5308C2E083D146425411670DC2E0A41A739124C164E1874C45520),
    .INIT_22(256'h5B3966C268C42E8A2F8A603067AA60A968D12C0846AF389D4DA4519A744357A3),
    .INIT_23(256'h684A64C067C32D8931896EBE6BB1703D5B25290946B044AC5DB7521A73C35621),
    .INIT_24(256'h77DF623F66C32C07340B6FC56E3574CD602035943CA33FA4492A511973424F1C),
    .INIT_25(256'h77DC613E6643300A330C6FC56E3575CC66284EA5318C369840A1501A73424798),
    .INIT_26(256'h775C5EBB66C2320D360F6FC46BAF744463A665BE449A399D45A64E9872C14517),
    .INIT_27(256'h77E25CB865C13A9539916F436B2D72BD61A468C85227399E41224F9972C14799),
    .INIT_28(256'h77E45D3964C14AA33C126EBE67A971BB64244E2F3D1B442E3F1E511C73424919),
    .INIT_29(256'h77E45F3C63C05BB040976F3B6E34713966262D0D3E1D48333A9B4F1973444817),
    .INIT_2A(256'h786461BE62C0653743986DB7703E70B4652630895D3E3FA63B9E4E9872C44494),
    .INIT_2B(256'h7865633F6240693C4298622F68AD70B55FA2340C68D03A1D3495519D72453C10),
    .INIT_2C(256'h7867664361C06AC04398471D703170B8551D330B634040242E8F54247346368E),
    .INIT_2D(256'h78E9664462C369C245992E0B6EAE6EB34716320D61BE3D242F904C997243340D),
    .INIT_2E(256'h796763C661C36843479B290971416DB23C11318D3C9D42AD2E904D9870C0310B),
    .INIT_2F(256'h7A6867CE60C26441491E2C0F7448652B3911318D2B0D473330114B1771C12E8A),
    .INIT_30(256'h7B6271595E3F58B048A02A0F70435E2A3610310D339B3D23329152AB72422E0A),
    .INIT_31(256'h634074DC522B5BB4471F5D486C3A68B1340E310D4DB7412B329150296FBD409C),
    .INIT_32(256'h3C1273D8522B61BE40197BE36E3D66AE3992328E43283FA8389A57AE6CB9553C),
    .INIT_33(256'h461879E3583761C0348D76DB70416A31481A341044AC3498379759B76CBA51BA),
    .INIT_34(256'h51227C6959B9624048AB7559703F6D3256A136104D37389B2F8F4D296C3A3B1B),
    .INIT_35(256'h59277D6B583763406BD873576FBD6E325C233A124935339534164AA66ABA2C0B),
    .INIT_36(256'h5AA87DEB553361BF7B6B72D66F3B6F3367AB37904DB92C0C3CA145206AB92886),
    .INIT_37(256'h54A27AE255B25FBF7DED72546EB96F35692D3E1A45AB2F8F3596451F69B72605),
    .INIT_38(256'h4E1E76555A36603F7AE971506F386FB5632B3894422930112F0F4A2268B52605),
    .INIT_39(256'h4FA3714664C052AD796670CC6EB7703654A12E09381D2F912F90502767322504),
    .INIT_3A(256'h4C225CAA603B461A786570C96E35703641952B873C1D2C8E2F914C22642F2402),
    .INIT_3B(256'h451C3F1054B250A676E370466E346FB54E9D338B43262C8D2D8E4820632F3D14),
    .INIT_3C(256'h48A03A905CB650A775E26FC36EB5703569AE44163BA030912C8D459F62B04821),
    .INIT_3D(256'h50AC461A5EB14821745F6FC16F366FB56A2F3F93391C32132F10391562303916),
    .INIT_3E(256'h523049A15B27429D72DC6FBF70396FB56AAF5C233A9F361A301232906332300E),
    .INIT_3F(256'h46A4429E61AC4520725A70C070B96FB36BAF65283B1F3CA13596300D64352C8B),
    .INIT_40(256'h622F602E55266DC06FC06CBD643066B167B267B369B266325D2955A375CA70C2),
    .INIT_41(256'h67B25FAE62BB6D3F71C26836653066B1673168316A3267315DA856A175CA7141),
    .INIT_42(256'h4E205FAE76DD6DBF7245612F66B0673067316931693267B15E28572173C77242),
    .INIT_43(256'h2B8A602E7FEF6E4070C3602D66AF66B0662F68AE693167305E2756A171C472C2),
    .INIT_44(256'h2F0D60AE7E6C7041704261AC66AF663063AA682D67AF66AF5DA756A172437243),
    .INIT_45(256'h3310602D77D9703F6FC1612A67AE66AE633767AF682F662E5EA7562073447345),
    .INIT_46(256'h308E491A6EC16EBB6F3F602A66AD61AA6853623D68AF672E60A8561F73C67548),
    .INIT_47(256'h2F8B2A866AB56E396DBD612A642C684C6953633C643666AD5F26521D75C776C7),
    .INIT_48(256'h2E8B27866CB96EB96BB860A85EA670616AD461375EAE662C5CA54F1C75C7733D),
    .INIT_49(256'h300E308C70BC6FB9652E5F2855A56DDC6BD362365EAA65AB5B25509D764865AC),
    .INIT_4A(256'h3413328D75BE70385EA95DA764CD70616DD563B55FAC662D5BA6519D76C9541D),
    .INIT_4B(256'h44A22F8B65B070B9602B5DA676EF71E36ACD66B95D2A64AD5BA5511E76484E1A),
    .INIT_4C(256'h5F38310B3E137239632C5BA473E86FDF69CF67395DAB60AA5BA5511E7548511D),
    .INIT_4D(256'h64BD310D29866B3863AD541D70E3716170DC663660AD5B235C25501C74C7511E),
    .INIT_4E(256'h67C3310D2C896EDD63AE4F1D70E4705F6E555D2C64B158A15B254F1B74C64F9D),
    .INIT_4F(256'h6BC62E8B2B0774685D275CBA6FE26EDB6D52674162AF571F5BA44E1B75C8531E),
    .INIT_50(256'h6AC4310D2B0772635C316E626D5A6FDB6E546CC762AD561F5E25509C75C95621),
    .INIT_51(256'h6A444F252D0A71626FDE6C606C586DD46CD067BD62AB58215C24519D76CA5721),
    .INIT_52(256'h6A44673B2F0B705D71E167526CDA6D516C4A69BF61AC5CA45A22519C77CD56A0),
    .INIT_53(256'h69C46AC02F0B69CB6FDF6C566BD36B496E4C68BD683567AE59A1529D774C54A0),
    .INIT_54(256'h694469C12F0C6641706070DD69486BC86BC6673B65336C34571F521D764B539F),
    .INIT_55(256'h68C36AC5300D5CB272636DDA6946674257B26839613071BD561C509D76CC54A0),
    .INIT_56(256'h67C26AC62D096BCE6E5B6D5C6FD34121431E673767356DB6579D501C77CD5521),
    .INIT_57(256'h67C36AC72F0E482A53276D5C6F592F13391561B163B169B3581E509C76CC5721),
    .INIT_58(256'h67446AC83B982A8668BE6D5B6BD5351B3B995226602D6FC25920501C764C5822),
    .INIT_59(256'h68456AC84B25328C6B446D4E69D34FB137133C1A5FAE73CD5A224F1B76CC5823),
    .INIT_5A(256'h68C56A4856B1359064C078DA685060C6308C3D9A62AF79D95B224D9A76CC5923),
    .INIT_5B(256'h69456A485F3A35915EBC7AE16CCA6A5429063694622D734D5BA34E9B76CC5823),
    .INIT_5C(256'h684465C365C135105A387BE674CE67522F8F308D3F156CC15DA64F9B76CD57A2),
    .INIT_5D(256'h644065436845328E54317B6675D068D1562E310E321169B55E26501D764E56A1),
    .INIT_5E(256'h5F3D684769C7308C4D2A7BE4764E60B669C5318F341751A55EA54F1C76CE5720),
    .INIT_5F(256'h624267C66BC7300C46A4663C7446622C70D62F8C381A469F5BA24F9D77CE57A3),
    .INIT_60(256'h614067C469C42E0A44A03E9370373A0F7260300C30923D1660B24F9B784F55A0),
    .INIT_61(256'h5B3967C268432D0A442049A86DB145246AD42A8A2D0D31925A34539C77D0531F),
    .INIT_62(256'h6040664166C2330F429F5FB66C2E63B862AD2F0C351736185F3A579F785154A0),
    .INIT_63(256'h745A633F66413A15401C67AE6CAC6DBB6A2D4C22371B33964221579F7851501D),
    .INIT_64(256'h775E5FBC6541459E3D976EB56D2B744C6D3064BC45232B0A379A561E78504B19),
    .INIT_65(256'h765D5BB864C053AA3A926EB76C2C754E6DAF7256532C2D8B3D1B541F76CF4596),
    .INIT_66(256'h77E25CB964C15F35378F6EB76A2974C86DAF5FCB5BB42E0C3A9E55A6764D4196),
    .INIT_67(256'h77E46645644167BE348C6F356AAC73426D2E3A1B3E992E0D399C562576CD4397),
    .INIT_68(256'h76E5705063C06AC3340A6D3360A372BF6D2C29852B88300F391D549F764C4716),
    .INIT_69(256'h7765755763406A43348B5F2B6F3B72BE6CAC308D56B5389B3699529D764A4795),
    .INIT_6A(256'h776577DA623F68C3360B469C75D4723A6DAC370F63C54B31301154A0764B4413),
    .INIT_6B(256'h7766795F61BF6744380E310E6DB466AA6DAD3990583040A9311356A576CD3F11),
    .INIT_6C(256'h78687B65614066C43C122A89733C6CAF692938904E2D3A2035975624774F3C8F),
    .INIT_6D(256'h78667CEA60C065453F942E0B70336FB55EA23791319346AF369A56A976D0370B),
    .INIT_6E(256'h78E67D6C5F4165464195310F71C06E354B96340E2A8A482932954FA376CE310A),
    .INIT_6F(256'h7BE67D6E5D3F63434418339272C56AB3398E308B2E8E4BB43012469D764E2D8A),
    .INIT_70(256'h65417CEA5C3F59B2451A2F0D6F4364303E93308C2B8B45332A8C47A775CD2A08),
    .INIT_71(256'h370F7C65522E5A3043983D22704A6A343C92308C329441AC36953C1D75CB330D),
    .INIT_72(256'h40147CE74B245FBC3F9477E3714D6BB43992300E40223AA13E9F3616764B4D2B),
    .INIT_73(256'h50A17DEA5332603E3A107AE271496D353C93300F482D371B35152B8A76CE5946),
    .INIT_74(256'h57267DEA56B460BE2E04785F71456E3542152F8D4327399D399B270777D05ACA),
    .INIT_75(256'h52A2795F5A34613E2B85775E70C36EB446162F8C3DA23E233A9D290B77D157C5),
    .INIT_76(256'h4FA06F48643F603D3B9D75DD70416EB34A99328E4DB9369A34972B8B785153BF),
    .INIT_77(256'h50A266336B475E3C5339745B6FBF6EB34A1A338E3FA631133394298977D0503B),
    .INIT_78(256'h50A4612869BF5FBF6AD2735A6F3D6F34499B300C3B9F34173111290877D04A32),
    .INIT_79(256'h4C22571F653759B77A6672566FBB7035501F318B46B0381C32132B0B77CE442C),
    .INIT_7A(256'h4B2246146A43439A7C6B71D26FB9703661AB40133392361B31122E8D764D41A7),
    .INIT_7B(256'h4DA6411378DB479D7BEA71CE6E3670376EB355202D8B2D8D31112C8B75CE4A2C),
    .INIT_7C(256'h4E29479B7E634DA5796670C96E3570376DB2541F2C0B331430922B0B75CE5237),
    .INIT_7D(256'h4AA84D2661394EA9776570C76EB670376C314717298A33173294290B764E4A2E),
    .INIT_7E(256'h411D421B54224E2A75E270C56FB970366C3065292809349733962B0C76CD3E9F),
    .INIT_7F(256'h320E429C673049A5745F70C570BB70356D3067AB3795371B3A1D2B8C764C3919),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:16],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_37 ,douta}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_69 ,doutb}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:2],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_87 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_91 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module input_memory_blk_mem_gen_top
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [23:0]douta;
  output [23:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [23:0]dina;
  input [23:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [23:0]dina;
  wire [23:0]dinb;
  wire [23:0]douta;
  wire [23:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  input_memory_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* C_ADDRA_WIDTH = "11" *) (* C_ADDRB_WIDTH = "11" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     7.57195 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "1" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "1" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "input_memory.mem" *) 
(* C_INIT_FILE_NAME = "input_memory.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "2" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "2048" *) (* C_READ_DEPTH_B = "2048" *) (* C_READ_WIDTH_A = "24" *) 
(* C_READ_WIDTH_B = "24" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "2048" *) (* C_WRITE_DEPTH_B = "2048" *) (* C_WRITE_MODE_A = "NO_CHANGE" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "24" *) (* C_WRITE_WIDTH_B = "24" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module input_memory_blk_mem_gen_v8_3_1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [23:0]dina;
  output [23:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [23:0]dinb;
  output [23:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [10:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [23:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [23:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [10:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [23:0]dina;
  wire [23:0]dinb;
  wire [23:0]douta;
  wire [23:0]doutb;
  wire eccpipece;
  wire ena;
  wire enb;
  wire injectdbiterr;
  wire injectsbiterr;
  wire regcea;
  wire regceb;
  wire rsta;
  wire rstb;
  wire s_aclk;
  wire s_aresetn;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_injectdbiterr;
  wire s_axi_injectsbiterr;
  wire s_axi_rready;
  wire [23:0]s_axi_wdata;
  wire s_axi_wlast;
  wire [0:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;

  assign dbiterr = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  input_memory_blk_mem_gen_v8_3_1_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1_synth" *) 
module input_memory_blk_mem_gen_v8_3_1_synth
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [23:0]douta;
  output [23:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [23:0]dina;
  input [23:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [23:0]dina;
  wire [23:0]dinb;
  wire [23:0]douta;
  wire [23:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  input_memory_blk_mem_gen_top \gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
