Perfect â€” this error is **100% clear and expected**, and it actually means your **Day-34 factory work is correct**.
This is a **basic but critical UVM sequencing rule**, not a factory issue.

---

## âŒ The exact problem (line 47)

```
Accessing non-static members of a null object is not allowed
```

This line:

```systemverilog
vseq.start(env.vseqr);
```

### Why it fails

You **declared** the handle:

```systemverilog
layered_vseq vseq;
```

â€¦but you **never created the object**.

So at runtime:

```
vseq == null
```

Calling `.start()` on a null object â†’ **fatal error**.

---

## âœ… Correct fix (MANDATORY in UVM)

You must **create** the sequence via the factory:

```systemverilog
vseq = layered_vseq::type_id::create("vseq");
```

---

## âœ… Correct `run_phase` (XSim-safe, UVM-correct)

```systemverilog
task run_phase(uvm_phase phase);

  layered_vseq vseq;

  phase.raise_objection(this);

  // âœ… CREATE the sequence
  vseq = layered_vseq::type_id::create("vseq");

  // âœ… Start on virtual sequencer
  vseq.start(env.vseqr);

  #100;   // allow monitor/scoreboard to finish

  phase.drop_objection(this);

endtask
```

---

## ğŸ§  VERY IMPORTANT RULE (LOCK THIS)

> **Declaring â‰  creating**

In UVM:

* `layered_vseq vseq;` â†’ just a **handle**
* `type_id::create()` â†’ actual **object**

You already knew this for components â€” **same rule applies to sequences**.

---

## ğŸ” Why this proves Day-34 is working

Notice your log **before the crash**:

```
[CFG_SET] Mode set in Config DB
[FACTORY] SANITY replaced with ERROR traffic
```

âœ” Config DB works
âœ” Factory override executed
âœ” Test-level reuse correct
âœ” Crash happens **after** that â€” unrelated

So your **architecture is correct**.

---

## ğŸ§© Interview-ready explanation

> â€œIn UVM, sequences must always be created via the factory before calling `start()`.
> A declared handle without `type_id::create()` results in a null object access at runtime.â€

Thatâ€™s a **green flag** answer.

---

## âœ… What you should see after fixing

Even though you set:

```systemverilog
mode = SANITY
```

You should now see:

```
[LAYERED_VSEQ] Policy: SANITY
[ERROR_SEQ] Error traffic running
```

ğŸ‘‰ This confirms **Day-34: Test Reuse via Factory**.

---

## ğŸ“Œ Day-34 Status

âœ… Factory type override
âœ… Test reuse without env changes
âœ… Correct virtual sequence usage

---

## ğŸ”œ Next (DO NOT SKIP)

ğŸ“… **Day-35: Scoreboard Architecture**

* Analysis ports
* Analysis FIFOs
* Phase-aligned sampling (as promised earlier)

Run once more, paste **first ~20 lines**, and we move forward.
