
//////////////////////////////////////////////////////

`timescale 1 ps/ 1 ps
module mul2x4_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg [3:0] a;
reg [3:0] b;
// wires                                               
wire [7:0]  y;

// assign statements (if any)                          
mul2x4 i1 (
// port map - connection between master ports and signals/registers   
	.a(a),
	.b(b),
	.y(y)
);
initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin                          
a = 0001;
b = 1001;     
#500
a = 0010;
b = 1001;         
#500
a = 0100;
b = 1001;
#500
a = 0101;
b = 1001;
#500
a = 1011;
b = 1001;
#500
a = 0010;
b = 1111;
                                
// --> end                                             
$display("Running testbench");                       
end                                                    
always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
begin                                                  
// code executes for every event on sensitivity list   
// insert code here --> begin                          
                                                       
@eachvec;                                              
// --> end                                             
end                                                    
endmodule

