Replace Part C1 CAP_0402_10uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_10uF from myIntlib.IntLib
Replace Part C2 CAP_0402_10uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_10uF from myIntlib.IntLib
Replace Part C3 CAP_0402_10uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_10uF from myIntlib.IntLib
Replace Part C4 CAP_0402_10uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_10uF from myIntlib.IntLib
Replace Part C5 CAP_0402_10uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_10uF from myIntlib.IntLib
Replace Part C6 CAP_0402_10uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_10uF from myIntlib.IntLib
Replace Part C7 CAP_0402_10uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_10uF from myIntlib.IntLib
Replace Part C8 CAP_0402_10uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_10uF from myIntlib.IntLib
Replace Part C9 CAP_0402_4.7uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_4.7uF from myIntlib.IntLib
Replace Part C10 CAP_0402_10uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_10uF from myIntlib.IntLib
Replace Part C11 CAP_0402_0.1uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_0.1uF from myIntlib.IntLib
Replace Part C12 CAP_0402_0.1uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_0.1uF from myIntlib.IntLib
Replace Part C13 CAP_0402_0.1uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_0.1uF from myIntlib.IntLib
Replace Part C14 CAP_0402_0.1uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_0.1uF from myIntlib.IntLib
Replace Part C15 CAP_0402_10uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_10uF from myIntlib.IntLib
Replace Part C16 CAP_0402_1uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_1uF from myIntlib.IntLib
Replace Part C17 CAP_0402_0.1uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_0.1uF from myIntlib.IntLib
Replace Part C18 CAP_0402_0.1uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_0.1uF from myIntlib.IntLib
Replace Part C19 CAP_0402_0.1uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_0.1uF from myIntlib.IntLib
Replace Part C20 CAP_0402_0.1uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_0.1uF from myIntlib.IntLib
Replace Part C21 CAP_0402_0.1uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_0.1uF from myIntlib.IntLib
Replace Part C22 CAP_0402_0.1uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_0.1uF from myIntlib.IntLib
Replace Part C23 CAP_0402_0.1uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_0.1uF from myIntlib.IntLib
Replace Part C24 CAP_0402_0.1uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_0.1uF from myIntlib.IntLib
Replace Part C25 CAP_0402_15pF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_15pF from myIntlib.IntLib
Replace Part C26 CAP_0402_15pF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_15pF from myIntlib.IntLib
Replace Part C27 CAP_0402_1uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_1uF from myIntlib.IntLib
Replace Part C28 CAP_0402_10uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_10uF from myIntlib.IntLib
Replace Part C29 CAP_0402_0.1uF in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CAP_0402_0.1uF from myIntlib.IntLib
Replace Part J1 mini PCI-E in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with mini PCI-E from myIntlib.IntLib
Replace Part L1 IND_0603_2.2uH in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with IND_0603_2.2uH from myIntlib.IntLib
Replace Part L2 IND_0603_2.2uH in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with IND_0603_2.2uH from myIntlib.IntLib
Replace Part L3 IND_0603_2.2uH in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with IND_0603_2.2uH from myIntlib.IntLib
Replace Part R1 RES_0402_150K in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with RES_0402_150K from myIntlib.IntLib
Replace Part R2 RES_0402_200K in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with RES_0402_200K from myIntlib.IntLib
Replace Part R3 RES_0402_200K in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with RES_0402_200K from myIntlib.IntLib
Replace Part R4 RES_0402_680K in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with RES_0402_680K from myIntlib.IntLib
Replace Part R5 RES_0402_150K in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with RES_0402_150K from myIntlib.IntLib
Replace Part R6 RES_0402_470K in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with RES_0402_470K from myIntlib.IntLib
Replace Part R7 RES_0402_150K in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with RES_0402_150K from myIntlib.IntLib
Replace Part R8 RES_0402_150K in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with RES_0402_150K from myIntlib.IntLib
Replace Part R9 RES_0402_10K in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with RES_0402_10K from myIntlib.IntLib
Replace Part R10 RES_0402_2.2K in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with RES_0402_2.2K from myIntlib.IntLib
Replace Part R11 RES_0402_2.2K in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with RES_0402_2.2K from myIntlib.IntLib
Replace Part R12 RES_0402_10K in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with RES_0402_10K from myIntlib.IntLib
Replace Part R13 RES_0402_10K in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with RES_0402_10K from myIntlib.IntLib
Replace Part R14 RES_0402_10K in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with RES_0402_10K from myIntlib.IntLib
Replace Part R15 RES_0402_10K in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with RES_0402_10K from myIntlib.IntLib
Replace Part R16 RES_0402_10K in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with RES_0402_10K from myIntlib.IntLib
Replace Part R17 RES_0402_10K in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with RES_0402_10K from myIntlib.IntLib
Replace Part SD1 TF×ù£¨¶Ì£© in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with TF×ù£¨¶Ì£© from myIntlib.IntLib
Replace Part SW1 ÌùÆ¬°´Å¥ in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with ÌùÆ¬°´Å¥ from myIntlib.IntLib
Replace Part U1 SY8088AAC in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with SY8088AAC from myIntlib.IntLib
Replace Part U2 SY8088AAC in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with SY8088AAC from myIntlib.IntLib
Replace Part U3 SY8088AAC in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with SY8088AAC from myIntlib.IntLib
Replace Part U4 F1c200s in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with F1c200s from myIntlib.IntLib
Replace Part U5 XC6206-3.0V in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with XC6206-3.0V from myIntlib.IntLib
Replace Part U6 CH340E in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with CH340E from myIntlib.IntLib
Replace Part USB1 MicroUSB in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with MicroUSB from myIntlib.IntLib
Replace Part USB2 MicroUSB in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with MicroUSB from myIntlib.IntLib
Replace Part X1 24MHz Crystal in D:\GitHub\F1-chip\1.Hardware\F1-chip\F1-chip\F1-chip.SchDoc with 24MHz Crystal from myIntlib.IntLib
