<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>AMEVTYPER1&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">AMEVTYPER1&lt;n&gt;, Activity Monitors Event Type Registers 1, n =
      0 - 15</h1><p>The AMEVTYPER1&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
        <p>Provides information on the events that an auxiliary activity monitor event counter <a href="ext-amevcntr1n.html">AMEVCNTR1&lt;n&gt;</a> counts.</p>
      <h2>Configuration</h2><p>External register AMEVTYPER1&lt;n&gt; bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-amevtyper1n_el0.html">AMEVTYPER1&lt;n&gt;_EL0[31:0]
            </a>.
          </p><p>External register AMEVTYPER1&lt;n&gt; bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-amevtyper1n.html">AMEVTYPER1&lt;n&gt;[31:0]
            </a>.
          </p><p>
        The power domain of AMEVTYPER1&lt;n&gt; is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
      </p><p>This register is present only
    when AMUv1 is implemented.
      
    Otherwise, direct accesses to AMEVTYPER1&lt;n&gt; are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
            <p>AMEVTYPER1&lt;n&gt; is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The AMEVTYPER1&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7"><a href="#0_31">RAZ</a></td><td class="lr" colspan="9"><a href="#0_24">RES0</a></td><td class="lr" colspan="16"><a href="#evtCount_15">evtCount</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="0_31">
                Bits [31:25]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RAZ</span>.</p>
        <h4 id="0_24">
                Bits [24:16]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="evtCount_15">evtCount, bits [15:0]
                  </h4>
          
  <p>Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter <a href="ext-amevcntr1n.html">AMEVCNTR1&lt;n&gt;</a>.</p>
<p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> what values are supported by each counter.</p>
<p>If software writes a value to this field which is not supported by the corresponding counter <a href="ext-amevcntr1n.html">AMEVCNTR1&lt;n&gt;</a>, then:</p>
<ul>
<li>It is <span class="arm-defined-word">UNPREDICTABLE</span> which event will be counted.
</li><li>The value read back is <span class="arm-defined-word">UNKNOWN</span>.
</li></ul>
<div class="note"><span class="note-header">Note</span><p>The event counted by <a href="ext-amevcntr1n.html">AMEVCNTR1&lt;n&gt;</a> might be fixed at implementation. In this case, the field is read-only and writes are <span class="arm-defined-word">UNDEFINED</span>.</p></div><p>If the corresponding counter <a href="ext-amevcntr1n.html">AMEVCNTR1&lt;n&gt;</a> is enabled, writes to this register have <span class="arm-defined-word">UNPREDICTABLE</span> results.</p>

        <div class="text_after_fields">
    
  

    </div><h2>Accessing the AMEVTYPER1&lt;n&gt;</h2>
        <p>If &lt;n&gt; is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER1&lt;n&gt; are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, and accesses to the register behave as RAZ/WI.</p>

      
        <div class="note"><span class="note-header">Note</span><p><a href="ext-amcgcr.html">AMCGCR</a>.CG1NC identifies the number of auxiliary activity monitor event counters.</p></div>
      <h4>AMEVTYPER1&lt;n&gt; can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>AMU</td><td><span class="hexnumber">0x480</span> + 4n</td><td>AMEVTYPER1&lt;n&gt;</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
