Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun May  4 12:37:42 2025
| Host         : Roland running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             226 |          112 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              70 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | monopulse1/eqOp             |                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | inst_IF/instruction__6_2[0] |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | inst_IF/instruction__4_0[0] |                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | inst_IF/instruction__6_1[0] |                  |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | inst_IF/instruction__6_0[0] |                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | inst_IF/instruction__4_2[0] |                  |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | inst_IF/instruction__4_1[0] |                  |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | monopulse1/reg_file[0]_0    | monopulse2/SR[0] |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | inst_IF/E[0]                |                  |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG |                             |                  |               12 |             37 |         3.08 |
|  clk_IBUF_BUFG | monopulse1/Q3_reg_0[0]      | monopulse2/SR[0] |               21 |             38 |         1.81 |
+----------------+-----------------------------+------------------+------------------+----------------+--------------+


