Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan 21 23:02:35 2024
| Host         : LAPTOP-SB4MQM2L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file buttons_control_sets_placed.rpt
| Design       : buttons
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    58 |
|    Minimum number of control sets                        |    58 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   369 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    58 |
| >= 0 to < 4        |    50 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              64 |           40 |
| No           | Yes                   | No                     |              48 |           24 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |              16 |            7 |
| Yes          | Yes                   | No                     |              17 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+----------------------+--------------------------------+------------------+----------------+--------------+
|           Clock Signal          |     Enable Signal    |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+----------------------+--------------------------------+------------------+----------------+--------------+
|  clk_enable_BUFG                |                      | shifty_out_reg[12]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[13]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[0]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[2]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[14]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[1]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[14]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[15]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[15]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[10]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[11]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[6]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[7]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[8]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[4]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[5]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[9]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_enable_BUFG                |                      | shifty_out_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_100Mhz_IBUF_BUFG           | btnR_IBUF            | btnL_IBUF                      |                1 |              1 |         1.00 |
|  shifty_out_reg[12]_LDC_i_1_n_0 |                      | shifty_out_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  shifty_out_reg[13]_LDC_i_1_n_0 |                      | shifty_out_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  shifty_out_reg[0]_LDC_i_1_n_0  |                      | shifty_out_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  shifty_out_reg[2]_LDC_i_1_n_0  |                      | shifty_out_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  shifty_out_reg[14]_LDC_i_1_n_0 |                      | shifty_out_reg[14]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  shifty_out_reg[1]_LDC_i_1_n_0  |                      | shifty_out_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  shifty_out_reg[15]_LDC_i_1_n_0 |                      | shifty_out_reg[15]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  shifty_out_reg[3]_LDC_i_1_n_0  |                      | shifty_out_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  shifty_out_reg[10]_LDC_i_1_n_0 |                      | shifty_out_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  shifty_out_reg[11]_LDC_i_1_n_0 |                      | shifty_out_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  shifty_out_reg[6]_LDC_i_1_n_0  |                      | shifty_out_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  shifty_out_reg[7]_LDC_i_1_n_0  |                      | shifty_out_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  shifty_out_reg[8]_LDC_i_1_n_0  |                      | shifty_out_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  shifty_out_reg[4]_LDC_i_1_n_0  |                      | shifty_out_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  shifty_out_reg[5]_LDC_i_1_n_0  |                      | shifty_out_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  shifty_out_reg[9]_LDC_i_1_n_0  |                      | shifty_out_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_100Mhz_IBUF_BUFG           |                      |                                |                2 |              2 |         1.00 |
|  clk_100Mhz_IBUF_BUFG           | time_s_d10           | time_s_d20                     |                1 |              4 |         4.00 |
|  clk_100Mhz_IBUF_BUFG           | time_s_d20           | time_s_d30                     |                1 |              4 |         4.00 |
|  clk_100Mhz_IBUF_BUFG           | segDrive/clear       |                                |                1 |              4 |         4.00 |
|  clk_100Mhz_IBUF_BUFG           | time_s_d00           | time_s_d0[3]_i_1_n_0           |                1 |              4 |         4.00 |
|  clk_100Mhz_IBUF_BUFG           | time_s_d0[3]_i_1_n_0 | time_s_d10                     |                1 |              4 |         4.00 |
|  clk_enable_BUFG                | p_0_in               | btnC_IBUF                      |                7 |             16 |         2.29 |
|  clk_100Mhz_IBUF_BUFG           |                      | segDrive/clear                 |                8 |             32 |         4.00 |
|  clk_100Mhz_IBUF_BUFG           |                      | btnC_IBUF                      |                8 |             32 |         4.00 |
+---------------------------------+----------------------+--------------------------------+------------------+----------------+--------------+


