// Seed: 653784621
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  input id_2;
  inout id_1;
  type_5(
      id_2, 1'h0
  );
  logic id_4;
  assign id_3 = 1'd0;
endmodule
