Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/Full_CPU_HDL/register_file_tb_isim_beh.exe -prj /home/ise/Full_CPU_HDL/register_file_tb_beh.prj work.register_file_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/Full_CPU_HDL/Three_to_8_decoder.v" into library work
Analyzing Verilog file "/home/ise/Full_CPU_HDL/sixteen_bit_dff.v" into library work
Analyzing Verilog file "/home/ise/Full_CPU_HDL/sixteen_bit_8_to_1_MUX.v" into library work
Analyzing Verilog file "/home/ise/Full_CPU_HDL/register_file.v" into library work
Analyzing Verilog file "/home/ise/Full_CPU_HDL/register_file_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94928 KB
Fuse CPU Usage: 1030 ms
Compiling module Three_to_8_decoder
Compiling module sixteen_bit_8_to_1_MUX
Compiling module sixteen_bit_dff
Compiling module register_file
Compiling module register_file_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable /home/ise/Full_CPU_HDL/register_file_tb_isim_beh.exe
Fuse Memory Usage: 98068 KB
Fuse CPU Usage: 1040 ms
GCC CPU Usage: 200 ms
