#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfa7d90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfa7f20 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xfb4220 .functor NOT 1, L_0xfdf560, C4<0>, C4<0>, C4<0>;
L_0xfdf2c0 .functor XOR 1, L_0xfdf160, L_0xfdf220, C4<0>, C4<0>;
L_0xfdf450 .functor XOR 1, L_0xfdf2c0, L_0xfdf380, C4<0>, C4<0>;
v0xfdaff0_0 .net *"_ivl_10", 0 0, L_0xfdf380;  1 drivers
v0xfdb0f0_0 .net *"_ivl_12", 0 0, L_0xfdf450;  1 drivers
v0xfdb1d0_0 .net *"_ivl_2", 0 0, L_0xfdd2d0;  1 drivers
v0xfdb290_0 .net *"_ivl_4", 0 0, L_0xfdf160;  1 drivers
v0xfdb370_0 .net *"_ivl_6", 0 0, L_0xfdf220;  1 drivers
v0xfdb4a0_0 .net *"_ivl_8", 0 0, L_0xfdf2c0;  1 drivers
v0xfdb580_0 .net "a", 0 0, v0xfd7b30_0;  1 drivers
v0xfdb620_0 .net "b", 0 0, v0xfd7bd0_0;  1 drivers
v0xfdb6c0_0 .net "c", 0 0, v0xfd7c70_0;  1 drivers
v0xfdb760_0 .var "clk", 0 0;
v0xfdb800_0 .net "d", 0 0, v0xfd7db0_0;  1 drivers
v0xfdb8a0_0 .net "q_dut", 0 0, L_0xfdf000;  1 drivers
v0xfdb940_0 .net "q_ref", 0 0, L_0xfdbfe0;  1 drivers
v0xfdb9e0_0 .var/2u "stats1", 159 0;
v0xfdba80_0 .var/2u "strobe", 0 0;
v0xfdbb20_0 .net "tb_match", 0 0, L_0xfdf560;  1 drivers
v0xfdbbe0_0 .net "tb_mismatch", 0 0, L_0xfb4220;  1 drivers
v0xfdbca0_0 .net "wavedrom_enable", 0 0, v0xfd7ea0_0;  1 drivers
v0xfdbd40_0 .net "wavedrom_title", 511 0, v0xfd7f40_0;  1 drivers
L_0xfdd2d0 .concat [ 1 0 0 0], L_0xfdbfe0;
L_0xfdf160 .concat [ 1 0 0 0], L_0xfdbfe0;
L_0xfdf220 .concat [ 1 0 0 0], L_0xfdf000;
L_0xfdf380 .concat [ 1 0 0 0], L_0xfdbfe0;
L_0xfdf560 .cmp/eeq 1, L_0xfdd2d0, L_0xfdf450;
S_0xfa80b0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xfa7f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xf93ea0 .functor NOT 1, v0xfd7b30_0, C4<0>, C4<0>, C4<0>;
L_0xfa8810 .functor XOR 1, L_0xf93ea0, v0xfd7bd0_0, C4<0>, C4<0>;
L_0xfb4290 .functor XOR 1, L_0xfa8810, v0xfd7c70_0, C4<0>, C4<0>;
L_0xfdbfe0 .functor XOR 1, L_0xfb4290, v0xfd7db0_0, C4<0>, C4<0>;
v0xfb4490_0 .net *"_ivl_0", 0 0, L_0xf93ea0;  1 drivers
v0xfb4530_0 .net *"_ivl_2", 0 0, L_0xfa8810;  1 drivers
v0xf93ff0_0 .net *"_ivl_4", 0 0, L_0xfb4290;  1 drivers
v0xf94090_0 .net "a", 0 0, v0xfd7b30_0;  alias, 1 drivers
v0xfd6ef0_0 .net "b", 0 0, v0xfd7bd0_0;  alias, 1 drivers
v0xfd7000_0 .net "c", 0 0, v0xfd7c70_0;  alias, 1 drivers
v0xfd70c0_0 .net "d", 0 0, v0xfd7db0_0;  alias, 1 drivers
v0xfd7180_0 .net "q", 0 0, L_0xfdbfe0;  alias, 1 drivers
S_0xfd72e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xfa7f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xfd7b30_0 .var "a", 0 0;
v0xfd7bd0_0 .var "b", 0 0;
v0xfd7c70_0 .var "c", 0 0;
v0xfd7d10_0 .net "clk", 0 0, v0xfdb760_0;  1 drivers
v0xfd7db0_0 .var "d", 0 0;
v0xfd7ea0_0 .var "wavedrom_enable", 0 0;
v0xfd7f40_0 .var "wavedrom_title", 511 0;
E_0xfa2cf0/0 .event negedge, v0xfd7d10_0;
E_0xfa2cf0/1 .event posedge, v0xfd7d10_0;
E_0xfa2cf0 .event/or E_0xfa2cf0/0, E_0xfa2cf0/1;
E_0xfa2f40 .event posedge, v0xfd7d10_0;
E_0xf8c9f0 .event negedge, v0xfd7d10_0;
S_0xfd7630 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xfd72e0;
 .timescale -12 -12;
v0xfd7830_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xfd7930 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xfd72e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xfd80a0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xfa7f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xfdc110 .functor AND 1, v0xfd7b30_0, v0xfd7bd0_0, C4<1>, C4<1>;
L_0xfdc180 .functor AND 1, L_0xfdc110, v0xfd7c70_0, C4<1>, C4<1>;
L_0xfdc210 .functor AND 1, L_0xfdc180, v0xfd7db0_0, C4<1>, C4<1>;
L_0xfdc2d0 .functor NOT 1, v0xfd7bd0_0, C4<0>, C4<0>, C4<0>;
L_0xfdc370 .functor AND 1, v0xfd7b30_0, L_0xfdc2d0, C4<1>, C4<1>;
L_0xfdc430 .functor AND 1, L_0xfdc370, v0xfd7c70_0, C4<1>, C4<1>;
L_0xfdc530 .functor NOT 1, v0xfd7db0_0, C4<0>, C4<0>, C4<0>;
L_0xfdc5a0 .functor AND 1, L_0xfdc430, L_0xfdc530, C4<1>, C4<1>;
L_0xfdc700 .functor OR 1, L_0xfdc210, L_0xfdc5a0, C4<0>, C4<0>;
L_0xfdc810 .functor AND 1, v0xfd7b30_0, v0xfd7bd0_0, C4<1>, C4<1>;
L_0xfdc8e0 .functor NOT 1, v0xfd7c70_0, C4<0>, C4<0>, C4<0>;
L_0xfdc950 .functor AND 1, L_0xfdc810, L_0xfdc8e0, C4<1>, C4<1>;
L_0xfdca80 .functor NOT 1, v0xfd7db0_0, C4<0>, C4<0>, C4<0>;
L_0xfdcaf0 .functor AND 1, L_0xfdc950, L_0xfdca80, C4<1>, C4<1>;
L_0xfdca10 .functor OR 1, L_0xfdc700, L_0xfdcaf0, C4<0>, C4<0>;
L_0xfdcd20 .functor NOT 1, v0xfd7b30_0, C4<0>, C4<0>, C4<0>;
L_0xfdcf30 .functor AND 1, L_0xfdcd20, v0xfd7bd0_0, C4<1>, C4<1>;
L_0xfdd100 .functor AND 1, L_0xfdcf30, v0xfd7c70_0, C4<1>, C4<1>;
L_0xfdd370 .functor NOT 1, v0xfd7db0_0, C4<0>, C4<0>, C4<0>;
L_0xfdd4f0 .functor AND 1, L_0xfdd100, L_0xfdd370, C4<1>, C4<1>;
L_0xfdd6b0 .functor OR 1, L_0xfdca10, L_0xfdd4f0, C4<0>, C4<0>;
L_0xfdd7c0 .functor NOT 1, v0xfd7b30_0, C4<0>, C4<0>, C4<0>;
L_0xfdd8f0 .functor AND 1, L_0xfdd7c0, v0xfd7bd0_0, C4<1>, C4<1>;
L_0xfdd9b0 .functor NOT 1, v0xfd7c70_0, C4<0>, C4<0>, C4<0>;
L_0xfddaf0 .functor AND 1, L_0xfdd8f0, L_0xfdd9b0, C4<1>, C4<1>;
L_0xfddc00 .functor AND 1, L_0xfddaf0, v0xfd7db0_0, C4<1>, C4<1>;
L_0xfddda0 .functor OR 1, L_0xfdd6b0, L_0xfddc00, C4<0>, C4<0>;
L_0xfddeb0 .functor NOT 1, v0xfd7b30_0, C4<0>, C4<0>, C4<0>;
L_0xfde010 .functor NOT 1, v0xfd7bd0_0, C4<0>, C4<0>, C4<0>;
L_0xfde080 .functor AND 1, L_0xfddeb0, L_0xfde010, C4<1>, C4<1>;
L_0xfde290 .functor AND 1, L_0xfde080, v0xfd7c70_0, C4<1>, C4<1>;
L_0xfde350 .functor AND 1, L_0xfde290, v0xfd7db0_0, C4<1>, C4<1>;
L_0xfde520 .functor OR 1, L_0xfddda0, L_0xfde350, C4<0>, C4<0>;
L_0xfde630 .functor NOT 1, v0xfd7b30_0, C4<0>, C4<0>, C4<0>;
L_0xfde7c0 .functor NOT 1, v0xfd7bd0_0, C4<0>, C4<0>, C4<0>;
L_0xfde830 .functor AND 1, L_0xfde630, L_0xfde7c0, C4<1>, C4<1>;
L_0xfdea70 .functor NOT 1, v0xfd7c70_0, C4<0>, C4<0>, C4<0>;
L_0xfdeae0 .functor AND 1, L_0xfde830, L_0xfdea70, C4<1>, C4<1>;
L_0xfded30 .functor NOT 1, v0xfd7db0_0, C4<0>, C4<0>, C4<0>;
L_0xfdeda0 .functor AND 1, L_0xfdeae0, L_0xfded30, C4<1>, C4<1>;
L_0xfdf000 .functor OR 1, L_0xfde520, L_0xfdeda0, C4<0>, C4<0>;
v0xfd8390_0 .net *"_ivl_0", 0 0, L_0xfdc110;  1 drivers
v0xfd8470_0 .net *"_ivl_10", 0 0, L_0xfdc430;  1 drivers
v0xfd8550_0 .net *"_ivl_12", 0 0, L_0xfdc530;  1 drivers
v0xfd8640_0 .net *"_ivl_14", 0 0, L_0xfdc5a0;  1 drivers
v0xfd8720_0 .net *"_ivl_16", 0 0, L_0xfdc700;  1 drivers
v0xfd8850_0 .net *"_ivl_18", 0 0, L_0xfdc810;  1 drivers
v0xfd8930_0 .net *"_ivl_2", 0 0, L_0xfdc180;  1 drivers
v0xfd8a10_0 .net *"_ivl_20", 0 0, L_0xfdc8e0;  1 drivers
v0xfd8af0_0 .net *"_ivl_22", 0 0, L_0xfdc950;  1 drivers
v0xfd8bd0_0 .net *"_ivl_24", 0 0, L_0xfdca80;  1 drivers
v0xfd8cb0_0 .net *"_ivl_26", 0 0, L_0xfdcaf0;  1 drivers
v0xfd8d90_0 .net *"_ivl_28", 0 0, L_0xfdca10;  1 drivers
v0xfd8e70_0 .net *"_ivl_30", 0 0, L_0xfdcd20;  1 drivers
v0xfd8f50_0 .net *"_ivl_32", 0 0, L_0xfdcf30;  1 drivers
v0xfd9030_0 .net *"_ivl_34", 0 0, L_0xfdd100;  1 drivers
v0xfd9110_0 .net *"_ivl_36", 0 0, L_0xfdd370;  1 drivers
v0xfd91f0_0 .net *"_ivl_38", 0 0, L_0xfdd4f0;  1 drivers
v0xfd92d0_0 .net *"_ivl_4", 0 0, L_0xfdc210;  1 drivers
v0xfd93b0_0 .net *"_ivl_40", 0 0, L_0xfdd6b0;  1 drivers
v0xfd9490_0 .net *"_ivl_42", 0 0, L_0xfdd7c0;  1 drivers
v0xfd9570_0 .net *"_ivl_44", 0 0, L_0xfdd8f0;  1 drivers
v0xfd9650_0 .net *"_ivl_46", 0 0, L_0xfdd9b0;  1 drivers
v0xfd9730_0 .net *"_ivl_48", 0 0, L_0xfddaf0;  1 drivers
v0xfd9810_0 .net *"_ivl_50", 0 0, L_0xfddc00;  1 drivers
v0xfd98f0_0 .net *"_ivl_52", 0 0, L_0xfddda0;  1 drivers
v0xfd99d0_0 .net *"_ivl_54", 0 0, L_0xfddeb0;  1 drivers
v0xfd9ab0_0 .net *"_ivl_56", 0 0, L_0xfde010;  1 drivers
v0xfd9b90_0 .net *"_ivl_58", 0 0, L_0xfde080;  1 drivers
v0xfd9c70_0 .net *"_ivl_6", 0 0, L_0xfdc2d0;  1 drivers
v0xfd9d50_0 .net *"_ivl_60", 0 0, L_0xfde290;  1 drivers
v0xfd9e30_0 .net *"_ivl_62", 0 0, L_0xfde350;  1 drivers
v0xfd9f10_0 .net *"_ivl_64", 0 0, L_0xfde520;  1 drivers
v0xfd9ff0_0 .net *"_ivl_66", 0 0, L_0xfde630;  1 drivers
v0xfda2e0_0 .net *"_ivl_68", 0 0, L_0xfde7c0;  1 drivers
v0xfda3c0_0 .net *"_ivl_70", 0 0, L_0xfde830;  1 drivers
v0xfda4a0_0 .net *"_ivl_72", 0 0, L_0xfdea70;  1 drivers
v0xfda580_0 .net *"_ivl_74", 0 0, L_0xfdeae0;  1 drivers
v0xfda660_0 .net *"_ivl_76", 0 0, L_0xfded30;  1 drivers
v0xfda740_0 .net *"_ivl_78", 0 0, L_0xfdeda0;  1 drivers
v0xfda820_0 .net *"_ivl_8", 0 0, L_0xfdc370;  1 drivers
v0xfda900_0 .net "a", 0 0, v0xfd7b30_0;  alias, 1 drivers
v0xfda9a0_0 .net "b", 0 0, v0xfd7bd0_0;  alias, 1 drivers
v0xfdaa90_0 .net "c", 0 0, v0xfd7c70_0;  alias, 1 drivers
v0xfdab80_0 .net "d", 0 0, v0xfd7db0_0;  alias, 1 drivers
v0xfdac70_0 .net "q", 0 0, L_0xfdf000;  alias, 1 drivers
S_0xfdadd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xfa7f20;
 .timescale -12 -12;
E_0xfa2a90 .event anyedge, v0xfdba80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfdba80_0;
    %nor/r;
    %assign/vec4 v0xfdba80_0, 0;
    %wait E_0xfa2a90;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfd72e0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd7db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd7c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd7bd0_0, 0;
    %assign/vec4 v0xfd7b30_0, 0;
    %wait E_0xf8c9f0;
    %wait E_0xfa2f40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd7db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd7c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd7bd0_0, 0;
    %assign/vec4 v0xfd7b30_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfa2cf0;
    %load/vec4 v0xfd7b30_0;
    %load/vec4 v0xfd7bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xfd7c70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xfd7db0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfd7db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd7c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd7bd0_0, 0;
    %assign/vec4 v0xfd7b30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xfd7930;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfa2cf0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xfd7db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd7c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd7bd0_0, 0;
    %assign/vec4 v0xfd7b30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xfa7f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfdb760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfdba80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xfa7f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xfdb760_0;
    %inv;
    %store/vec4 v0xfdb760_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xfa7f20;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfd7d10_0, v0xfdbbe0_0, v0xfdb580_0, v0xfdb620_0, v0xfdb6c0_0, v0xfdb800_0, v0xfdb940_0, v0xfdb8a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xfa7f20;
T_7 ;
    %load/vec4 v0xfdb9e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xfdb9e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfdb9e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xfdb9e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfdb9e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfdb9e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfdb9e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xfa7f20;
T_8 ;
    %wait E_0xfa2cf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfdb9e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdb9e0_0, 4, 32;
    %load/vec4 v0xfdbb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xfdb9e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdb9e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfdb9e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdb9e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xfdb940_0;
    %load/vec4 v0xfdb940_0;
    %load/vec4 v0xfdb8a0_0;
    %xor;
    %load/vec4 v0xfdb940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xfdb9e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdb9e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xfdb9e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdb9e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/circuit2/iter0/response47/top_module.sv";
