//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_89
.address_size 64

	// .globl	implicit_conv3d_kernel  // -- Begin function implicit_conv3d_kernel
.extern .shared .align 16 .b8 global_smem[];
                                        // @implicit_conv3d_kernel
.visible .entry implicit_conv3d_kernel(
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_0,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_1,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_2,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_3,
	.param .u32 implicit_conv3d_kernel_param_4,
	.param .u32 implicit_conv3d_kernel_param_5,
	.param .u32 implicit_conv3d_kernel_param_6,
	.param .u32 implicit_conv3d_kernel_param_7,
	.param .u32 implicit_conv3d_kernel_param_8,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_9
)
.reqntid 64, 1, 1
{
	.reg .pred 	%p<109>;
	.reg .b16 	%rs<147>;
	.reg .b32 	%r<395>;
	.reg .b64 	%rd<287>;
	.loc	1 32 0                          // triton_spconv.py:32:0
$L__func_begin0:
	.loc	1 32 0                          // triton_spconv.py:32:0

// %bb.0:
	ld.param.u32 	%r77, [implicit_conv3d_kernel_param_7];
	ld.param.u32 	%r75, [implicit_conv3d_kernel_param_5];
	ld.param.u64 	%rd132, [implicit_conv3d_kernel_param_3];
$L__tmp0:
	.loc	1 47 24                         // triton_spconv.py:47:24
	mov.u32 	%r78, %ctaid.x;
$L__tmp1:
	.loc	2 40 22                         // standard.py:40:22
	add.s32 	%r79, %r75, 15;
	.loc	2 40 28                         // standard.py:40:28
	shr.s32 	%r80, %r79, 31;
	shr.u32 	%r81, %r80, 28;
	add.s32 	%r82, %r79, %r81;
	shr.s32 	%r83, %r82, 4;
$L__tmp2:
	.loc	1 51 20                         // triton_spconv.py:51:20
	div.s32 	%r1, %r78, %r83;
	.loc	1 50 18                         // triton_spconv.py:50:18
	mul.lo.s32 	%r85, %r1, %r83;
	sub.s32 	%r86, %r78, %r85;
	ld.param.u32 	%r87, [implicit_conv3d_kernel_param_8];
	.loc	1 53 19                         // triton_spconv.py:53:19
	mul.lo.s32 	%r88, %r87, %r87;
	.loc	1 53 23                         // triton_spconv.py:53:23
	mul.lo.s32 	%r2, %r88, %r87;
	.loc	1 56 38                         // triton_spconv.py:56:38
	mov.u32 	%r3, %tid.x;
	and.b32  	%r4, %r3, 32;
	bfe.u32 	%r5, %r3, 5, 1;
	or.b32  	%r6, %r5, 2;
	or.b32  	%r7, %r5, 4;
	or.b32  	%r8, %r5, 6;
	or.b32  	%r9, %r5, 8;
	or.b32  	%r10, %r5, 10;
	or.b32  	%r11, %r5, 12;
	or.b32  	%r12, %r5, 14;
	.loc	1 56 57                         // triton_spconv.py:56:57
	shl.b32 	%r89, %r86, 4;
	.loc	1 56 49                         // triton_spconv.py:56:49
	or.b32  	%r14, %r89, %r5;
	or.b32  	%r15, %r89, %r6;
	or.b32  	%r16, %r89, %r7;
	or.b32  	%r17, %r89, %r8;
	or.b32  	%r18, %r89, %r9;
	or.b32  	%r19, %r89, %r10;
	or.b32  	%r20, %r89, %r11;
	or.b32  	%r21, %r89, %r12;
	.loc	1 58 19                         // triton_spconv.py:58:19
	setp.gt.s32 	%p1, %r2, 0;
	mov.u32 	%r392, global_smem;
	setp.lt.s32 	%p101, %r21, %r75;
	setp.lt.s32 	%p102, %r20, %r75;
	setp.lt.s32 	%p103, %r19, %r75;
	setp.lt.s32 	%p104, %r18, %r75;
	setp.lt.s32 	%p105, %r17, %r75;
	setp.lt.s32 	%p106, %r16, %r75;
	setp.lt.s32 	%p107, %r15, %r75;
	setp.lt.s32 	%p108, %r14, %r75;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %.lr.ph32
	.loc	1 0 19                          // triton_spconv.py:0:19
	ld.param.u32 	%r76, [implicit_conv3d_kernel_param_6];
	ld.param.u32 	%r74, [implicit_conv3d_kernel_param_4];
	ld.param.u64 	%rd131, [implicit_conv3d_kernel_param_2];
	ld.param.u64 	%rd130, [implicit_conv3d_kernel_param_1];
	ld.param.u64 	%rd129, [implicit_conv3d_kernel_param_0];
	.loc	1 56 0                          // triton_spconv.py:56:0
	and.b32  	%r13, %r3, 15;
	or.b32  	%r22, %r89, %r13;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r93, %r22, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd133, %r93, 4;
	add.s64 	%rd268, %rd130, %rd133;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r94, %r21, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd134, %r94, 4;
	add.s64 	%rd260, %rd130, %rd134;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r95, %r20, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd135, %r95, 4;
	add.s64 	%rd261, %rd130, %rd135;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r96, %r19, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd136, %r96, 4;
	add.s64 	%rd262, %rd130, %rd136;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r97, %r18, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd137, %r97, 4;
	add.s64 	%rd263, %rd130, %rd137;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r98, %r17, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd138, %r98, 4;
	add.s64 	%rd264, %rd130, %rd138;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r99, %r16, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd139, %r99, 4;
	add.s64 	%rd265, %rd130, %rd139;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r100, %r15, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd140, %r100, 4;
	add.s64 	%rd266, %rd130, %rd140;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r101, %r14, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd141, %r101, 4;
	add.s64 	%rd267, %rd130, %rd141;
	.loc	1 56 38                         // triton_spconv.py:56:38
	and.b32  	%r102, %r3, 8;
	add.s32 	%r24, %r76, 31;
	shr.s32 	%r103, %r24, 31;
	shr.u32 	%r104, %r103, 27;
	add.s32 	%r105, %r24, %r104;
	shr.s32 	%r106, %r105, 5;
	and.b32  	%r107, %r3, 16;
	and.b32  	%r108, %r3, 31;
	or.b32  	%r109, %r5, 16;
	or.b32  	%r110, %r5, 18;
	or.b32  	%r111, %r5, 20;
	or.b32  	%r112, %r5, 22;
	or.b32  	%r113, %r5, 24;
	or.b32  	%r114, %r5, 26;
	or.b32  	%r115, %r5, 28;
	or.b32  	%r116, %r5, 30;
	shl.b32 	%r117, %r1, 5;
	mul.lo.s32 	%r25, %r2, %r76;
	or.b32  	%r394, %r117, %r108;
	add.s32 	%r119, %r392, 2048;
	shl.b32 	%r120, %r3, 1;
	and.b32  	%r121, %r120, 126;
	add.s32 	%r27, %r119, %r121;
	and.b32  	%r122, %r3, 7;
	or.b32  	%r123, %r122, 8;
	xor.b32  	%r124, %r123, %r102;
	or.b32  	%r125, %r124, %r107;
	shl.b32 	%r126, %r6, 6;
	shl.b32 	%r127, %r125, 1;
	or.b32  	%r128, %r126, %r127;
	add.s32 	%r28, %r119, %r128;
	or.b32  	%r129, %r13, 16;
	xor.b32  	%r130, %r129, %r107;
	shl.b32 	%r131, %r7, 6;
	shl.b32 	%r132, %r130, 1;
	or.b32  	%r133, %r131, %r132;
	add.s32 	%r29, %r119, %r133;
	or.b32  	%r134, %r122, 24;
	and.b32  	%r135, %r3, 24;
	xor.b32  	%r136, %r134, %r135;
	shl.b32 	%r137, %r8, 6;
	shl.b32 	%r138, %r136, 1;
	or.b32  	%r139, %r137, %r138;
	add.s32 	%r30, %r119, %r139;
	shl.b32 	%r140, %r9, 6;
	shl.b32 	%r141, %r108, 1;
	or.b32  	%r142, %r140, %r141;
	add.s32 	%r31, %r119, %r142;
	shl.b32 	%r143, %r10, 6;
	or.b32  	%r144, %r143, %r127;
	add.s32 	%r32, %r119, %r144;
	shl.b32 	%r145, %r11, 6;
	or.b32  	%r146, %r145, %r132;
	add.s32 	%r33, %r119, %r146;
	shl.b32 	%r147, %r12, 6;
	or.b32  	%r148, %r147, %r138;
	add.s32 	%r34, %r119, %r148;
	add.s32 	%r35, %r392, %r121;
	add.s32 	%r36, %r392, %r128;
	add.s32 	%r37, %r392, %r133;
	add.s32 	%r38, %r392, %r139;
	add.s32 	%r39, %r392, %r142;
	add.s32 	%r40, %r392, %r144;
	add.s32 	%r41, %r392, %r146;
	add.s32 	%r42, %r392, %r148;
	shl.b32 	%r149, %r109, 6;
	or.b32  	%r150, %r149, %r141;
	add.s32 	%r43, %r392, %r150;
	shl.b32 	%r151, %r110, 6;
	or.b32  	%r152, %r151, %r127;
	add.s32 	%r44, %r392, %r152;
	shl.b32 	%r153, %r111, 6;
	or.b32  	%r154, %r153, %r132;
	add.s32 	%r45, %r392, %r154;
	shl.b32 	%r155, %r112, 6;
	or.b32  	%r156, %r155, %r138;
	add.s32 	%r46, %r392, %r156;
	shl.b32 	%r157, %r113, 6;
	or.b32  	%r158, %r157, %r141;
	add.s32 	%r47, %r392, %r158;
	shl.b32 	%r159, %r114, 6;
	or.b32  	%r160, %r159, %r127;
	add.s32 	%r48, %r392, %r160;
	shl.b32 	%r161, %r115, 6;
	or.b32  	%r162, %r161, %r132;
	add.s32 	%r49, %r392, %r162;
	shl.b32 	%r163, %r116, 6;
	or.b32  	%r164, %r163, %r138;
	add.s32 	%r50, %r392, %r164;
	shl.b32 	%r165, %r3, 2;
	and.b32  	%r166, %r165, 8;
	and.b32  	%r167, %r165, 16;
	and.b32  	%r168, %r165, 24;
	shr.u32 	%r169, %r107, 1;
	xor.b32  	%r170, %r168, %r169;
	shl.b32 	%r171, %r13, 5;
	or.b32  	%r172, %r170, %r171;
	shl.b32 	%r173, %r172, 1;
	add.s32 	%r247, %r119, %r173;
	or.b32  	%r174, %r166, 16;
	xor.b32  	%r175, %r174, %r167;
	xor.b32  	%r176, %r175, %r169;
	or.b32  	%r177, %r176, %r171;
	shl.b32 	%r178, %r177, 1;
	add.s32 	%r252, %r119, %r178;
	shr.u32 	%r179, %r4, 2;
	xor.b32  	%r180, %r168, %r179;
	shl.b32 	%r181, %r108, 5;
	or.b32  	%r182, %r180, %r181;
	shl.b32 	%r183, %r182, 1;
	add.s32 	%r257, %r392, %r183;
	xor.b32  	%r184, %r175, %r179;
	or.b32  	%r185, %r184, %r181;
	shl.b32 	%r186, %r185, 1;
	add.s32 	%r262, %r392, %r186;
	.loc	1 58 19                         // triton_spconv.py:58:19
	cvt.u64.u32 	%rd10, %r108;
	cvt.s64.s32 	%rd11, %r76;
	cvt.u64.u32 	%rd12, %r106;
	shr.u32 	%r187, %r3, 5;
	cvt.u64.u32 	%rd142, %r187;
	and.b64  	%rd259, %rd142, 1;
	cvt.u64.u32 	%rd14, %r76;
	mad.lo.s32 	%r188, %r77, %r116, %r117;
	cvt.u64.u32 	%rd258, %r188;
	mul.lo.s32 	%r189, %r77, %r76;
	cvt.u64.u32 	%rd16, %r189;
	shl.b32 	%r190, %r77, 5;
	cvt.u64.u32 	%rd17, %r190;
	mad.lo.s32 	%r191, %r77, %r115, %r117;
	cvt.u64.u32 	%rd257, %r191;
	mad.lo.s32 	%r192, %r77, %r114, %r117;
	cvt.u64.u32 	%rd256, %r192;
	mad.lo.s32 	%r193, %r77, %r113, %r117;
	cvt.u64.u32 	%rd255, %r193;
	mad.lo.s32 	%r194, %r77, %r112, %r117;
	cvt.u64.u32 	%rd254, %r194;
	mad.lo.s32 	%r195, %r77, %r111, %r117;
	cvt.u64.u32 	%rd253, %r195;
	mad.lo.s32 	%r196, %r77, %r110, %r117;
	cvt.u64.u32 	%rd252, %r196;
	mad.lo.s32 	%r197, %r77, %r109, %r117;
	cvt.u64.u32 	%rd251, %r197;
	mad.lo.s32 	%r199, %r77, %r12, %r117;
	cvt.u64.u32 	%rd250, %r199;
	mad.lo.s32 	%r201, %r77, %r11, %r117;
	cvt.u64.u32 	%rd249, %r201;
	mad.lo.s32 	%r203, %r77, %r10, %r117;
	cvt.u64.u32 	%rd248, %r203;
	mad.lo.s32 	%r205, %r77, %r9, %r117;
	cvt.u64.u32 	%rd247, %r205;
	mad.lo.s32 	%r207, %r77, %r8, %r117;
	cvt.u64.u32 	%rd246, %r207;
	mad.lo.s32 	%r209, %r77, %r7, %r117;
	cvt.u64.u32 	%rd245, %r209;
	mad.lo.s32 	%r211, %r77, %r6, %r117;
	cvt.u64.u32 	%rd244, %r211;
	mad.lo.s32 	%r212, %r77, %r5, %r117;
	cvt.u64.u32 	%rd243, %r212;
	mov.b32 	%r393, 0;
	mov.b16 	%rs131, 0x0000;
	setp.lt.s32 	%p10, %r22, %r75;
	mov.u16 	%rs132, %rs131;
	mov.u16 	%rs133, %rs131;
	mov.u16 	%rs134, %rs131;
	mov.u16 	%rs135, %rs131;
	mov.u16 	%rs136, %rs131;
	mov.u16 	%rs137, %rs131;
	mov.u16 	%rs138, %rs131;
	bra.uni 	$L__BB0_3;
$L__BB0_7:                              // %.loopexit
                                        //   in Loop: Header=BB0_3 Depth=1
	.loc	1 82 19                         // triton_spconv.py:82:19
	add.s64 	%rd267, %rd267, 4;
	add.s64 	%rd266, %rd266, 4;
	add.s64 	%rd265, %rd265, 4;
	add.s64 	%rd264, %rd264, 4;
	add.s64 	%rd263, %rd263, 4;
	add.s64 	%rd262, %rd262, 4;
	add.s64 	%rd261, %rd261, 4;
	add.s64 	%rd260, %rd260, 4;
	add.s64 	%rd268, %rd268, 4;
	.loc	1 58 19                         // triton_spconv.py:58:19
	add.s32 	%r393, %r393, 1;
	add.s64 	%rd259, %rd259, %rd14;
	add.s64 	%rd258, %rd258, %rd16;
	add.s64 	%rd257, %rd257, %rd16;
	add.s64 	%rd256, %rd256, %rd16;
	add.s64 	%rd255, %rd255, %rd16;
	add.s64 	%rd254, %rd254, %rd16;
	add.s64 	%rd253, %rd253, %rd16;
	add.s64 	%rd252, %rd252, %rd16;
	add.s64 	%rd251, %rd251, %rd16;
	add.s64 	%rd250, %rd250, %rd16;
	add.s64 	%rd249, %rd249, %rd16;
	add.s64 	%rd248, %rd248, %rd16;
	add.s64 	%rd247, %rd247, %rd16;
	add.s64 	%rd246, %rd246, %rd16;
	add.s64 	%rd245, %rd245, %rd16;
	add.s64 	%rd244, %rd244, %rd16;
	add.s64 	%rd243, %rd243, %rd16;
	setp.ne.s32 	%p75, %r393, %r2;
	@%p75 bra 	$L__BB0_3;
	bra.uni 	$L__BB0_8;
$L__BB0_3:                              // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_6 Depth 2
	.loc	1 60 23                         // triton_spconv.py:60:23
	// begin inline asm
	mov.u32 %r213, 0xffffffffffffffff;
	@%p108 ld.global.b32 { %r213 }, [ %rd267 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r214, 0xffffffffffffffff;
	@%p107 ld.global.b32 { %r214 }, [ %rd266 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r215, 0xffffffffffffffff;
	@%p106 ld.global.b32 { %r215 }, [ %rd265 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r216, 0xffffffffffffffff;
	@%p105 ld.global.b32 { %r216 }, [ %rd264 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r217, 0xffffffffffffffff;
	@%p104 ld.global.b32 { %r217 }, [ %rd263 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r218, 0xffffffffffffffff;
	@%p103 ld.global.b32 { %r218 }, [ %rd262 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r219, 0xffffffffffffffff;
	@%p102 ld.global.b32 { %r219 }, [ %rd261 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r220, 0xffffffffffffffff;
	@%p101 ld.global.b32 { %r220 }, [ %rd260 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r221, 0xffffffffffffffff;
	@%p10 ld.global.b32 { %r221 }, [ %rd268 + 0 ];
	// end inline asm
	.loc	1 62 27                         // triton_spconv.py:62:27
	setp.gt.s32 	%p11, %r221, -1;
	.loc	1 62 43                         // triton_spconv.py:62:43
	setp.lt.s32 	%p12, %r221, %r74;
	.loc	1 62 36                         // triton_spconv.py:62:36
	and.pred  	%p13, %p11, %p12;
	.loc	1 62 50                         // triton_spconv.py:62:50
	selp.u32 	%r222, 1, 0, %p13;
	shfl.sync.bfly.b32	%r223, %r222, 8, 31, -1;
	and.b32  	%r224, %r223, 1;
	setp.eq.b32 	%p14, %r224, 1;
$L__tmp3:
	.loc	1 13 15                         // triton_spconv.py:13:15
	or.pred  	%p15, %p13, %p14;
$L__tmp4:
	.loc	1 62 50                         // triton_spconv.py:62:50
	selp.u32 	%r225, 1, 0, %p15;
	shfl.sync.bfly.b32	%r226, %r225, 4, 31, -1;
	and.b32  	%r227, %r226, 1;
	setp.eq.b32 	%p16, %r227, 1;
$L__tmp5:
	.loc	1 13 15                         // triton_spconv.py:13:15
	or.pred  	%p17, %p15, %p16;
$L__tmp6:
	.loc	1 62 50                         // triton_spconv.py:62:50
	selp.u32 	%r228, 1, 0, %p17;
	shfl.sync.bfly.b32	%r229, %r228, 2, 31, -1;
	and.b32  	%r230, %r229, 1;
	setp.eq.b32 	%p18, %r230, 1;
$L__tmp7:
	.loc	1 13 15                         // triton_spconv.py:13:15
	or.pred  	%p19, %p17, %p18;
$L__tmp8:
	.loc	1 62 50                         // triton_spconv.py:62:50
	selp.u32 	%r231, 1, 0, %p19;
	shfl.sync.bfly.b32	%r232, %r231, 1, 31, -1;
	and.b32  	%r233, %r232, 1;
	setp.eq.b32 	%p20, %r233, 1;
$L__tmp9:
	.loc	1 13 15                         // triton_spconv.py:13:15
	or.pred  	%p21, %p19, %p20;
$L__tmp10:
	.loc	1 62 11                         // triton_spconv.py:62:11
	not.pred 	%p22, %p21;
	@%p22 bra 	$L__BB0_7;
// %bb.4:                               //   in Loop: Header=BB0_3 Depth=1
	.loc	1 0 11                          // triton_spconv.py:0:11
	setp.lt.s32 	%p23, %r24, 32;
	.loc	1 63 28                         // triton_spconv.py:63:28
	@%p23 bra 	$L__BB0_7;
// %bb.5:                               // %.lr.ph.preheader
                                        //   in Loop: Header=BB0_3 Depth=1
	.loc	1 0 28                          // triton_spconv.py:0:28
	mul.lo.s32 	%r64, %r213, %r76;
	mul.lo.s32 	%r65, %r214, %r76;
	mul.lo.s32 	%r66, %r215, %r76;
	mul.lo.s32 	%r67, %r216, %r76;
	mul.lo.s32 	%r68, %r217, %r76;
	mul.lo.s32 	%r69, %r218, %r76;
	mul.lo.s32 	%r70, %r219, %r76;
	mul.lo.s32 	%r71, %r220, %r76;
	cvt.u32.u64 	%r234, %rd10;
	.loc	1 63 28                         // triton_spconv.py:63:28
	add.s32 	%r235, %r234, %r71;
	cvt.u64.u32 	%rd59, %r235;
	add.s32 	%r236, %r234, %r70;
	cvt.u64.u32 	%rd60, %r236;
	add.s32 	%r237, %r234, %r69;
	cvt.u64.u32 	%rd61, %r237;
	add.s32 	%r238, %r234, %r68;
	cvt.u64.u32 	%rd62, %r238;
	add.s32 	%r239, %r234, %r67;
	cvt.u64.u32 	%rd63, %r239;
	add.s32 	%r240, %r234, %r66;
	cvt.u64.u32 	%rd64, %r240;
	add.s32 	%r241, %r234, %r65;
	cvt.u64.u32 	%rd65, %r241;
	add.s32 	%r242, %r234, %r64;
	cvt.u64.u32 	%rd66, %r242;
	mov.b64 	%rd285, 0;
	mov.u64 	%rd269, %rd243;
	mov.u64 	%rd270, %rd244;
	mov.u64 	%rd271, %rd245;
	mov.u64 	%rd272, %rd246;
	mov.u64 	%rd273, %rd247;
	mov.u64 	%rd274, %rd248;
	mov.u64 	%rd275, %rd249;
	mov.u64 	%rd276, %rd250;
	mov.u64 	%rd277, %rd251;
	mov.u64 	%rd278, %rd252;
	mov.u64 	%rd279, %rd253;
	mov.u64 	%rd280, %rd254;
	mov.u64 	%rd281, %rd255;
	mov.u64 	%rd282, %rd256;
	mov.u64 	%rd283, %rd257;
	mov.u64 	%rd284, %rd258;
	mov.u64 	%rd286, %rd12;
$L__BB0_6:                              // %.lr.ph
                                        //   Parent Loop BB0_3 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	.loc	1 67 43                         // triton_spconv.py:67:43
	setp.ne.s32 	%p48, %r220, -1;
	setp.ne.s32 	%p49, %r219, -1;
	setp.ne.s32 	%p50, %r218, -1;
	setp.ne.s32 	%p51, %r217, -1;
	setp.ne.s32 	%p52, %r216, -1;
	setp.ne.s32 	%p53, %r215, -1;
	setp.ne.s32 	%p54, %r214, -1;
	setp.ne.s32 	%p55, %r213, -1;
	setp.lt.s32 	%p56, %r394, %r77;
	.loc	1 66 89                         // triton_spconv.py:66:89
	add.s64 	%rd177, %rd66, %rd285;
	add.s64 	%rd178, %rd65, %rd285;
	add.s64 	%rd179, %rd64, %rd285;
	add.s64 	%rd180, %rd63, %rd285;
	add.s64 	%rd181, %rd62, %rd285;
	add.s64 	%rd182, %rd61, %rd285;
	add.s64 	%rd183, %rd60, %rd285;
	.loc	1 66 36                         // triton_spconv.py:66:36
	add.s64 	%rd184, %rd59, %rd285;
	cvt.u32.u64 	%r303, %rd177;
	mul.wide.s32 	%rd185, %r303, 2;
	add.s64 	%rd153, %rd129, %rd185;
	cvt.u32.u64 	%r304, %rd178;
	mul.wide.s32 	%rd186, %r304, 2;
	add.s64 	%rd154, %rd129, %rd186;
	cvt.u32.u64 	%r305, %rd179;
	mul.wide.s32 	%rd187, %r305, 2;
	add.s64 	%rd155, %rd129, %rd187;
	cvt.u32.u64 	%r306, %rd180;
	mul.wide.s32 	%rd188, %r306, 2;
	add.s64 	%rd156, %rd129, %rd188;
	cvt.u32.u64 	%r307, %rd181;
	mul.wide.s32 	%rd189, %r307, 2;
	add.s64 	%rd157, %rd129, %rd189;
	cvt.u32.u64 	%r308, %rd182;
	mul.wide.s32 	%rd190, %r308, 2;
	add.s64 	%rd158, %rd129, %rd190;
	cvt.u32.u64 	%r309, %rd183;
	mul.wide.s32 	%rd191, %r309, 2;
	add.s64 	%rd159, %rd129, %rd191;
	cvt.u32.u64 	%r310, %rd184;
	mul.wide.s32 	%rd192, %r310, 2;
	add.s64 	%rd160, %rd129, %rd192;
	.loc	1 67 98                         // triton_spconv.py:67:98
	add.s64 	%rd193, %rd10, %rd285;
	setp.lt.s64 	%p57, %rd193, %rd11;
	.loc	1 67 50                         // triton_spconv.py:67:50
	and.pred  	%p24, %p55, %p57;
	and.pred  	%p25, %p54, %p57;
	and.pred  	%p26, %p53, %p57;
	and.pred  	%p27, %p52, %p57;
	and.pred  	%p28, %p51, %p57;
	and.pred  	%p29, %p50, %p57;
	and.pred  	%p30, %p49, %p57;
	and.pred  	%p31, %p48, %p57;
	.loc	1 70 54                         // triton_spconv.py:70:54
	add.s64 	%rd194, %rd259, %rd285;
	.loc	1 72 22                         // triton_spconv.py:72:22
	add.s64 	%rd195, %rd10, %rd269;
	add.s64 	%rd196, %rd10, %rd270;
	add.s64 	%rd197, %rd10, %rd271;
	add.s64 	%rd198, %rd10, %rd272;
	add.s64 	%rd199, %rd10, %rd273;
	add.s64 	%rd200, %rd10, %rd274;
	add.s64 	%rd201, %rd10, %rd275;
	add.s64 	%rd202, %rd10, %rd276;
	add.s64 	%rd203, %rd10, %rd277;
	add.s64 	%rd204, %rd10, %rd278;
	add.s64 	%rd205, %rd10, %rd279;
	add.s64 	%rd206, %rd10, %rd280;
	add.s64 	%rd207, %rd10, %rd281;
	add.s64 	%rd208, %rd10, %rd282;
	add.s64 	%rd209, %rd10, %rd283;
	.loc	1 70 20                         // triton_spconv.py:70:20
	add.s64 	%rd210, %rd10, %rd284;
	cvt.u32.u64 	%r311, %rd195;
	mul.wide.s32 	%rd211, %r311, 2;
	add.s64 	%rd161, %rd131, %rd211;
	cvt.u32.u64 	%r312, %rd196;
	mul.wide.s32 	%rd212, %r312, 2;
	add.s64 	%rd162, %rd131, %rd212;
	cvt.u32.u64 	%r313, %rd197;
	mul.wide.s32 	%rd213, %r313, 2;
	add.s64 	%rd163, %rd131, %rd213;
	cvt.u32.u64 	%r314, %rd198;
	mul.wide.s32 	%rd214, %r314, 2;
	add.s64 	%rd164, %rd131, %rd214;
	cvt.u32.u64 	%r315, %rd199;
	mul.wide.s32 	%rd215, %r315, 2;
	add.s64 	%rd165, %rd131, %rd215;
	cvt.u32.u64 	%r316, %rd200;
	mul.wide.s32 	%rd216, %r316, 2;
	add.s64 	%rd166, %rd131, %rd216;
	cvt.u32.u64 	%r317, %rd201;
	mul.wide.s32 	%rd217, %r317, 2;
	add.s64 	%rd167, %rd131, %rd217;
	cvt.u32.u64 	%r318, %rd202;
	mul.wide.s32 	%rd218, %r318, 2;
	add.s64 	%rd168, %rd131, %rd218;
	cvt.u32.u64 	%r319, %rd203;
	mul.wide.s32 	%rd219, %r319, 2;
	add.s64 	%rd169, %rd131, %rd219;
	cvt.u32.u64 	%r320, %rd204;
	mul.wide.s32 	%rd220, %r320, 2;
	add.s64 	%rd170, %rd131, %rd220;
	cvt.u32.u64 	%r321, %rd205;
	mul.wide.s32 	%rd221, %r321, 2;
	add.s64 	%rd171, %rd131, %rd221;
	cvt.u32.u64 	%r322, %rd206;
	mul.wide.s32 	%rd222, %r322, 2;
	add.s64 	%rd172, %rd131, %rd222;
	cvt.u32.u64 	%r323, %rd207;
	mul.wide.s32 	%rd223, %r323, 2;
	add.s64 	%rd173, %rd131, %rd223;
	cvt.u32.u64 	%r324, %rd208;
	mul.wide.s32 	%rd224, %r324, 2;
	add.s64 	%rd174, %rd131, %rd224;
	cvt.u32.u64 	%r325, %rd209;
	mul.wide.s32 	%rd225, %r325, 2;
	add.s64 	%rd175, %rd131, %rd225;
	cvt.u32.u64 	%r326, %rd210;
	mul.wide.s32 	%rd226, %r326, 2;
	add.s64 	%rd176, %rd131, %rd226;
	cvt.u32.u64 	%r327, %rd194;
	.loc	1 74 72                         // triton_spconv.py:74:72
	setp.lt.s32 	%p58, %r327, %r25;
	add.s32 	%r328, %r327, 2;
	setp.lt.s32 	%p59, %r328, %r25;
	add.s32 	%r329, %r327, 4;
	setp.lt.s32 	%p60, %r329, %r25;
	add.s32 	%r330, %r327, 6;
	setp.lt.s32 	%p61, %r330, %r25;
	add.s32 	%r331, %r327, 8;
	setp.lt.s32 	%p62, %r331, %r25;
	add.s32 	%r332, %r327, 10;
	setp.lt.s32 	%p63, %r332, %r25;
	add.s32 	%r333, %r327, 12;
	setp.lt.s32 	%p64, %r333, %r25;
	add.s32 	%r334, %r327, 14;
	setp.lt.s32 	%p65, %r334, %r25;
	add.s32 	%r335, %r327, 16;
	setp.lt.s32 	%p66, %r335, %r25;
	add.s32 	%r336, %r327, 18;
	setp.lt.s32 	%p67, %r336, %r25;
	add.s32 	%r337, %r327, 20;
	setp.lt.s32 	%p68, %r337, %r25;
	add.s32 	%r338, %r327, 22;
	setp.lt.s32 	%p69, %r338, %r25;
	add.s32 	%r339, %r327, 24;
	setp.lt.s32 	%p70, %r339, %r25;
	add.s32 	%r340, %r327, 26;
	setp.lt.s32 	%p71, %r340, %r25;
	add.s32 	%r341, %r327, 28;
	setp.lt.s32 	%p72, %r341, %r25;
	add.s32 	%r342, %r327, 30;
	setp.lt.s32 	%p73, %r342, %r25;
	.loc	1 75 20                         // triton_spconv.py:75:20
	and.pred  	%p32, %p56, %p58;
	and.pred  	%p33, %p56, %p59;
	and.pred  	%p34, %p56, %p60;
	and.pred  	%p35, %p56, %p61;
	and.pred  	%p36, %p56, %p62;
	and.pred  	%p37, %p56, %p63;
	and.pred  	%p38, %p56, %p64;
	and.pred  	%p39, %p56, %p65;
	and.pred  	%p40, %p56, %p66;
	and.pred  	%p41, %p56, %p67;
	and.pred  	%p42, %p56, %p68;
	and.pred  	%p43, %p56, %p69;
	and.pred  	%p44, %p56, %p70;
	and.pred  	%p45, %p56, %p71;
	and.pred  	%p46, %p56, %p72;
	and.pred  	%p47, %p56, %p73;
	mov.b16 	%rs52, 0;
	.loc	1 78 39                         // triton_spconv.py:78:39
	// begin inline asm
	mov.u16 %rs51, %rs52;
	@%p24 ld.global.b16 { %rs51 }, [ %rd153 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs53, %rs52;
	@%p25 ld.global.b16 { %rs53 }, [ %rd154 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs55, %rs52;
	@%p26 ld.global.b16 { %rs55 }, [ %rd155 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs57, %rs52;
	@%p27 ld.global.b16 { %rs57 }, [ %rd156 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs59, %rs52;
	@%p28 ld.global.b16 { %rs59 }, [ %rd157 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs61, %rs52;
	@%p29 ld.global.b16 { %rs61 }, [ %rd158 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs63, %rs52;
	@%p30 ld.global.b16 { %rs63 }, [ %rd159 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs65, %rs52;
	@%p31 ld.global.b16 { %rs65 }, [ %rd160 + 0 ];
	// end inline asm
	bar.sync 	0;
	st.shared.u16 	[%r27], %rs51;
	st.shared.u16 	[%r28], %rs53;
	st.shared.u16 	[%r29], %rs55;
	st.shared.u16 	[%r30], %rs57;
	st.shared.u16 	[%r31], %rs59;
	st.shared.u16 	[%r32], %rs61;
	st.shared.u16 	[%r33], %rs63;
	st.shared.u16 	[%r34], %rs65;
	.loc	1 79 36                         // triton_spconv.py:79:36
	// begin inline asm
	mov.u16 %rs67, %rs52;
	@%p32 ld.global.b16 { %rs67 }, [ %rd161 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs69, %rs52;
	@%p33 ld.global.b16 { %rs69 }, [ %rd162 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs71, %rs52;
	@%p34 ld.global.b16 { %rs71 }, [ %rd163 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs73, %rs52;
	@%p35 ld.global.b16 { %rs73 }, [ %rd164 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs75, %rs52;
	@%p36 ld.global.b16 { %rs75 }, [ %rd165 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs77, %rs52;
	@%p37 ld.global.b16 { %rs77 }, [ %rd166 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs79, %rs52;
	@%p38 ld.global.b16 { %rs79 }, [ %rd167 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs81, %rs52;
	@%p39 ld.global.b16 { %rs81 }, [ %rd168 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs83, %rs52;
	@%p40 ld.global.b16 { %rs83 }, [ %rd169 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs85, %rs52;
	@%p41 ld.global.b16 { %rs85 }, [ %rd170 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs87, %rs52;
	@%p42 ld.global.b16 { %rs87 }, [ %rd171 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs89, %rs52;
	@%p43 ld.global.b16 { %rs89 }, [ %rd172 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs91, %rs52;
	@%p44 ld.global.b16 { %rs91 }, [ %rd173 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs93, %rs52;
	@%p45 ld.global.b16 { %rs93 }, [ %rd174 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs95, %rs52;
	@%p46 ld.global.b16 { %rs95 }, [ %rd175 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u16 %rs97, %rs52;
	@%p47 ld.global.b16 { %rs97 }, [ %rd176 + 0 ];
	// end inline asm
	st.shared.u16 	[%r35], %rs67;
	st.shared.u16 	[%r36], %rs69;
	st.shared.u16 	[%r37], %rs71;
	st.shared.u16 	[%r38], %rs73;
	st.shared.u16 	[%r39], %rs75;
	st.shared.u16 	[%r40], %rs77;
	st.shared.u16 	[%r41], %rs79;
	st.shared.u16 	[%r42], %rs81;
	st.shared.u16 	[%r43], %rs83;
	st.shared.u16 	[%r44], %rs85;
	st.shared.u16 	[%r45], %rs87;
	st.shared.u16 	[%r46], %rs89;
	st.shared.u16 	[%r47], %rs91;
	st.shared.u16 	[%r48], %rs93;
	st.shared.u16 	[%r49], %rs95;
	st.shared.u16 	[%r50], %rs97;
	.loc	1 78 39                         // triton_spconv.py:78:39
	bar.sync 	0;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r267, %r268, %r269, %r270}, [%r247];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r287, %r288, %r289, %r290}, [%r252];
	// end inline asm
	.loc	1 79 36                         // triton_spconv.py:79:36
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r253, %r254, %r255, %r256}, [%r257];
	// end inline asm
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r258, %r259, %r260, %r261}, [%r262];
	// end inline asm
	.loc	1 81 37                         // triton_spconv.py:81:37
	mov.b32 	%r283, {%rs131, %rs132};
	mov.b32 	%r284, {%rs133, %rs134};
	mov.b32 	%r293, {%rs135, %rs136};
	mov.b32 	%r294, {%rs137, %rs138};
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r283, %r284 }, { %r267, %r268, %r269, %r270 }, { %r253, %r254 }, { %r283, %r284 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r293, %r294 }, { %r267, %r268, %r269, %r270 }, { %r258, %r259 }, { %r293, %r294 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r283, %r284 }, { %r287, %r288, %r289, %r290 }, { %r255, %r256 }, { %r283, %r284 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r293, %r294 }, { %r287, %r288, %r289, %r290 }, { %r260, %r261 }, { %r293, %r294 };
	// end inline asm
	mov.b32 	{%rs131, %rs132}, %r283;
	mov.b32 	{%rs133, %rs134}, %r284;
	mov.b32 	{%rs135, %rs136}, %r293;
	mov.b32 	{%rs137, %rs138}, %r294;
	.loc	1 63 28                         // triton_spconv.py:63:28
	add.s64 	%rd286, %rd286, -1;
	add.s64 	%rd285, %rd285, 32;
	add.s64 	%rd284, %rd284, %rd17;
	add.s64 	%rd283, %rd283, %rd17;
	add.s64 	%rd282, %rd282, %rd17;
	add.s64 	%rd281, %rd281, %rd17;
	add.s64 	%rd280, %rd280, %rd17;
	add.s64 	%rd279, %rd279, %rd17;
	add.s64 	%rd278, %rd278, %rd17;
	add.s64 	%rd277, %rd277, %rd17;
	add.s64 	%rd276, %rd276, %rd17;
	add.s64 	%rd275, %rd275, %rd17;
	add.s64 	%rd274, %rd274, %rd17;
	add.s64 	%rd273, %rd273, %rd17;
	add.s64 	%rd272, %rd272, %rd17;
	add.s64 	%rd271, %rd271, %rd17;
	add.s64 	%rd270, %rd270, %rd17;
	add.s64 	%rd269, %rd269, %rd17;
	setp.ne.s64 	%p74, %rd286, 0;
	@%p74 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_7;
$L__BB0_1:                              // %.._crit_edge_crit_edge
	.loc	1 85 33                         // triton_spconv.py:85:33
	and.b32  	%r90, %r3, 31;
	.loc	1 86 19                         // triton_spconv.py:86:19
	shl.b32 	%r91, %r1, 5;
	.loc	1 85 10                         // triton_spconv.py:85:10
	or.b32  	%r394, %r91, %r90;
	mov.b16 	%rs131, 0;
	mov.u16 	%rs132, %rs131;
	mov.u16 	%rs133, %rs131;
	mov.u16 	%rs134, %rs131;
	mov.u16 	%rs135, %rs131;
	mov.u16 	%rs136, %rs131;
	mov.u16 	%rs137, %rs131;
	mov.u16 	%rs138, %rs131;
$L__BB0_8:                              // %._crit_edge
	.loc	1 86 10                         // triton_spconv.py:86:10
	mad.lo.s32 	%r351, %r14, %r77, %r394;
	mad.lo.s32 	%r352, %r15, %r77, %r394;
	mad.lo.s32 	%r353, %r16, %r77, %r394;
	mad.lo.s32 	%r354, %r17, %r77, %r394;
	mad.lo.s32 	%r355, %r18, %r77, %r394;
	mad.lo.s32 	%r356, %r19, %r77, %r394;
	mad.lo.s32 	%r357, %r20, %r77, %r394;
	mad.lo.s32 	%r358, %r21, %r77, %r394;
	.loc	1 84 8                          // triton_spconv.py:84:8
	mul.wide.s32 	%rd235, %r351, 2;
	add.s64 	%rd227, %rd132, %rd235;
	mul.wide.s32 	%rd236, %r352, 2;
	add.s64 	%rd228, %rd132, %rd236;
	mul.wide.s32 	%rd237, %r353, 2;
	add.s64 	%rd229, %rd132, %rd237;
	mul.wide.s32 	%rd238, %r354, 2;
	add.s64 	%rd230, %rd132, %rd238;
	mul.wide.s32 	%rd239, %r355, 2;
	add.s64 	%rd231, %rd132, %rd239;
	mul.wide.s32 	%rd240, %r356, 2;
	add.s64 	%rd232, %rd132, %rd240;
	mul.wide.s32 	%rd241, %r357, 2;
	add.s64 	%rd233, %rd132, %rd241;
	mul.wide.s32 	%rd242, %r358, 2;
	add.s64 	%rd234, %rd132, %rd242;
	.loc	1 89 62                         // triton_spconv.py:89:62
	setp.lt.s32 	%p100, %r394, %r77;
	.loc	1 89 8                          // triton_spconv.py:89:8
	and.pred  	%p84, %p108, %p100;
	and.pred  	%p85, %p107, %p100;
	and.pred  	%p86, %p106, %p100;
	and.pred  	%p87, %p105, %p100;
	and.pred  	%p88, %p104, %p100;
	and.pred  	%p89, %p103, %p100;
	and.pred  	%p90, %p102, %p100;
	and.pred  	%p91, %p101, %p100;
	.loc	1 92 56                         // triton_spconv.py:92:56
	bar.sync 	0;
	shl.b32 	%r359, %r3, 4;
	and.b32  	%r360, %r359, 48;
	bfe.u32 	%r361, %r3, 2, 3;
	or.b32  	%r362, %r361, %r360;
	shl.b32 	%r363, %r4, 1;
	or.b32  	%r364, %r362, %r363;
	shl.b32 	%r365, %r3, 3;
	and.b32  	%r366, %r365, 248;
	or.b32  	%r367, %r366, %r5;
	shr.u32 	%r368, %r364, 2;
	and.b32  	%r369, %r368, 30;
	add.s32 	%r371, %r392, %r369;
	shl.b32 	%r372, %r364, 1;
	add.s32 	%r343, %r371, %r372;
	mov.pred 	%p76, -1;
	// begin inline asm
	@%p76 st.shared.b16 [ %r343 + 0 ], %rs131;
	// end inline asm
	or.b32  	%r373, %r364, 8;
	shr.u32 	%r374, %r373, 2;
	and.b32  	%r375, %r374, 30;
	add.s32 	%r376, %r392, %r375;
	add.s32 	%r377, %r376, %r372;
	add.s32 	%r344, %r377, 16;
	// begin inline asm
	@%p76 st.shared.b16 [ %r344 + 0 ], %rs132;
	// end inline asm
	or.b32  	%r378, %r364, 128;
	shr.u32 	%r379, %r378, 2;
	and.b32  	%r380, %r379, 62;
	add.s32 	%r381, %r392, %r380;
	add.s32 	%r382, %r381, %r372;
	add.s32 	%r345, %r382, 256;
	// begin inline asm
	@%p76 st.shared.b16 [ %r345 + 0 ], %rs135;
	// end inline asm
	or.b32  	%r383, %r364, 136;
	shr.u32 	%r384, %r383, 2;
	and.b32  	%r385, %r384, 62;
	add.s32 	%r386, %r392, %r385;
	add.s32 	%r387, %r386, %r372;
	add.s32 	%r346, %r387, 272;
	// begin inline asm
	@%p76 st.shared.b16 [ %r346 + 0 ], %rs136;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r388, %r366, 2;
	add.s32 	%r389, %r392, %r388;
	shl.b32 	%r390, %r367, 1;
	add.s32 	%r391, %r389, %r390;
	ld.shared.u16 	%rs107, [%r391];
	ld.shared.u16 	%rs108, [%r391+4];
	ld.shared.u16 	%rs109, [%r391+8];
	ld.shared.u16 	%rs110, [%r391+12];
	bar.sync 	0;
	// begin inline asm
	@%p76 st.shared.b16 [ %r343 + 0 ], %rs133;
	// end inline asm
	// begin inline asm
	@%p76 st.shared.b16 [ %r344 + 0 ], %rs134;
	// end inline asm
	// begin inline asm
	@%p76 st.shared.b16 [ %r345 + 0 ], %rs137;
	// end inline asm
	// begin inline asm
	@%p76 st.shared.b16 [ %r346 + 0 ], %rs138;
	// end inline asm
	bar.sync 	0;
	ld.shared.u16 	%rs111, [%r391];
	ld.shared.u16 	%rs112, [%r391+4];
	ld.shared.u16 	%rs113, [%r391+8];
	ld.shared.u16 	%rs114, [%r391+12];
	// begin inline asm
	@%p84 st.global.b16 [ %rd227 + 0 ], { %rs107 };
	// end inline asm
	// begin inline asm
	@%p85 st.global.b16 [ %rd228 + 0 ], { %rs108 };
	// end inline asm
	// begin inline asm
	@%p86 st.global.b16 [ %rd229 + 0 ], { %rs109 };
	// end inline asm
	// begin inline asm
	@%p87 st.global.b16 [ %rd230 + 0 ], { %rs110 };
	// end inline asm
	// begin inline asm
	@%p88 st.global.b16 [ %rd231 + 0 ], { %rs111 };
	// end inline asm
	// begin inline asm
	@%p89 st.global.b16 [ %rd232 + 0 ], { %rs112 };
	// end inline asm
	// begin inline asm
	@%p90 st.global.b16 [ %rd233 + 0 ], { %rs113 };
	// end inline asm
	// begin inline asm
	@%p91 st.global.b16 [ %rd234 + 0 ], { %rs114 };
	// end inline asm
	.loc	1 92 4                          // triton_spconv.py:92:4
	ret;
$L__tmp11:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/home/waabi-user/sparse-conv/triton_spconv.py"
	.file	2 "/home/waabi-user/.local/lib/python3.10/site-packages/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 163                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x9c DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 115
.b8 112
.b8 99
.b8 111
.b8 110
.b8 118
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 104
.b8 111
.b8 109
.b8 101
.b8 47
.b8 119
.b8 97
.b8 97
.b8 98
.b8 105
.b8 45
.b8 117
.b8 115
.b8 101
.b8 114
.b8 47
.b8 115
.b8 112
.b8 97
.b8 114
.b8 115
.b8 101
.b8 45
.b8 99
.b8 111
.b8 110
.b8 118
.b8 0
.b8 2                                   // Abbrev [2] 0x47:0x19 DW_TAG_subprogram
.b8 105                                 // DW_AT_name
.b8 109
.b8 112
.b8 108
.b8 105
.b8 99
.b8 105
.b8 116
.b8 95
.b8 99
.b8 111
.b8 110
.b8 118
.b8 51
.b8 100
.b8 95
.b8 107
.b8 101
.b8 114
.b8 110
.b8 101
.b8 108
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x60:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 71                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0x75:0x18 DW_TAG_inlined_subroutine
.b32 71                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 48                                  // DW_AT_call_line
.b8 30                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0x8d:0x18 DW_TAG_inlined_subroutine
.b32 71                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp10                          // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 62                                  // DW_AT_call_line
.b8 50                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
