#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec  9 09:42:49 2019
# Process ID: 67100
# Current directory: C:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.runs/impl_1
# Command line: vivado.exe -log Z_system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Z_system_wrapper.tcl -notrace
# Log file: C:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.runs/impl_1/Z_system_wrapper.vdi
# Journal file: C:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Z_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nbnb2/OneDrive/5SemADDpro/Ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top Z_system_wrapper -part xc7z007sclg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Netlist 29-17] Analyzing 476 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/Z_system_processing_system7_0_0.xdc] for cell 'Z_system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_processing_system7_0_0/Z_system_processing_system7_0_0.xdc] for cell 'Z_system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_rst_ps7_0_50M_0/Z_system_rst_ps7_0_50M_0_board.xdc] for cell 'Z_system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_rst_ps7_0_50M_0/Z_system_rst_ps7_0_50M_0_board.xdc] for cell 'Z_system_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_rst_ps7_0_50M_0/Z_system_rst_ps7_0_50M_0.xdc] for cell 'Z_system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_rst_ps7_0_50M_0/Z_system_rst_ps7_0_50M_0.xdc] for cell 'Z_system_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_clk_wiz_0_0/Z_system_clk_wiz_0_0_board.xdc] for cell 'Z_system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_clk_wiz_0_0/Z_system_clk_wiz_0_0_board.xdc] for cell 'Z_system_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_clk_wiz_0_0/Z_system_clk_wiz_0_0.xdc] for cell 'Z_system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_clk_wiz_0_0/Z_system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_clk_wiz_0_0/Z_system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1407.234 ; gain = 555.270
Finished Parsing XDC File [c:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_clk_wiz_0_0/Z_system_clk_wiz_0_0.xdc] for cell 'Z_system_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Z_system_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [c:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Z_system_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [c:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Z_system_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [c:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Z_system_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [C:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/constrs_1/new/constraint.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/constrs_1/new/constraint.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/constrs_1/new/constraint.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1407.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 212 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 212 instances

12 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1407.234 ; gain = 958.902
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1407.234 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ca33793d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.497 . Memory (MB): peak = 1419.359 ; gain = 12.125

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "c63881b4534fabbf".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1605.715 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 14c1e8510

Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1605.715 ; gain = 50.465

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: e97ab33d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1605.715 ; gain = 50.465
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 59 cells
INFO: [Opt 31-1021] In phase Retarget, 68 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 15551fae5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1605.715 ; gain = 50.465
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 24 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: d8ff2065

Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1605.715 ; gain = 50.465
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 350 cells
INFO: [Opt 31-1021] In phase Sweep, 1443 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: d8ff2065

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1605.715 ; gain = 50.465
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: d8ff2065

Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1605.715 ; gain = 50.465
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: d8ff2065

Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1605.715 ; gain = 50.465
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              59  |                                             68  |
|  Constant propagation         |               0  |              24  |                                             50  |
|  Sweep                        |               0  |             350  |                                           1443  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1605.715 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18068f2ad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1605.715 ; gain = 50.465

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.461 | TNS=-200.309 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 13971647b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1768.016 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13971647b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1768.016 ; gain = 162.301

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13971647b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.016 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1768.016 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1beca2056

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1768.016 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1768.016 ; gain = 360.781
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1768.016 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1768.016 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.runs/impl_1/Z_system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Z_system_wrapper_drc_opted.rpt -pb Z_system_wrapper_drc_opted.pb -rpx Z_system_wrapper_drc_opted.rpx
Command: report_drc -file Z_system_wrapper_drc_opted.rpt -pb Z_system_wrapper_drc_opted.pb -rpx Z_system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.runs/impl_1/Z_system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1768.016 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10f466e64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1768.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1608e99d1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e04f5f2c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e04f5f2c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1768.016 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e04f5f2c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 216a34b78

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1768.016 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: b983ac6c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1768.016 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 9fd764e2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1768.016 ; gain = 0.000
Phase 2 Global Placement | Checksum: 9fd764e2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16096e54c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15429397a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 175037075

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ec585ecd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b2b570c2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 67b0f964

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: bca34639

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: b0f4ed10

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1aa027bd9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1768.016 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1aa027bd9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1255e2174

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1255e2174

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1768.016 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.270. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1097a2e14

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1768.016 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1097a2e14

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1097a2e14

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1097a2e14

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1768.016 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1176a5f79

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1768.016 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1176a5f79

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1768.016 ; gain = 0.000
Ending Placer Task | Checksum: c155671e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1768.016 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1768.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1768.016 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.855 . Memory (MB): peak = 1768.016 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.runs/impl_1/Z_system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Z_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1768.016 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Z_system_wrapper_utilization_placed.rpt -pb Z_system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Z_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1768.016 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 92fcd099 ConstDB: 0 ShapeSum: 2e589685 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1ef569929

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1768.016 ; gain = 0.000
Post Restoration Checksum: NetGraph: f861a0da NumContArr: f6f4f84f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ef569929

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ef569929

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1768.016 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ef569929

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1768.016 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 23057a53e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1768.016 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.773  | TNS=0.000  | WHS=-2.863 | THS=-535.644|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 193e0ecac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1791.527 ; gain = 23.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.773  | TNS=-2.418 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 177a2b329

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1791.668 ; gain = 23.652
Phase 2 Router Initialization | Checksum: 239e3c83c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1791.668 ; gain = 23.652

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000140766 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7516
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7512
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 4


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1dad011ec

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1799.344 ; gain = 31.328
INFO: [Route 35-580] Design has 141 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_Z_system_clk_wiz_0_0 |               clk_fpga_0 |                                                Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/ZFF_X0_reg[4]/D|
| clk_out1_Z_system_clk_wiz_0_0 |               clk_fpga_0 |                                                Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/ZFF_X0_reg[7]/D|
| clk_out1_Z_system_clk_wiz_0_0 |               clk_fpga_0 |                                               Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/ZFF_X0_reg[12]/D|
| clk_out1_Z_system_clk_wiz_0_0 |               clk_fpga_0 |                                                Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/ZFF_X0_reg[0]/D|
| clk_out1_Z_system_clk_wiz_0_0 |               clk_fpga_0 |                                               Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/ZFF_X0_reg[11]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 482
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.483 | TNS=-833.115| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c17cbafb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1799.344 ; gain = 31.328

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.751 | TNS=-827.825| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10116d409

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1803.375 ; gain = 35.359
Phase 4 Rip-up And Reroute | Checksum: 10116d409

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1803.375 ; gain = 35.359

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f29cb9de

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1803.375 ; gain = 35.359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.483 | TNS=-833.115| WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1accb2f4f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1803.375 ; gain = 35.359

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1accb2f4f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1803.375 ; gain = 35.359
Phase 5 Delay and Skew Optimization | Checksum: 1accb2f4f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1803.375 ; gain = 35.359

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19a7d2db0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1803.375 ; gain = 35.359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.483 | TNS=-833.115| WHS=0.003  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10c47ef3e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1803.375 ; gain = 35.359
Phase 6 Post Hold Fix | Checksum: 10c47ef3e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1803.375 ; gain = 35.359

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.73564 %
  Global Horizontal Routing Utilization  = 4.80515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1b82239ef

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1803.375 ; gain = 35.359

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b82239ef

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1803.375 ; gain = 35.359

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1834781d8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1803.375 ; gain = 35.359

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.483 | TNS=-833.115| WHS=0.003  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1834781d8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1803.375 ; gain = 35.359
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1803.375 ; gain = 35.359

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 1803.375 ; gain = 35.359
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1803.375 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.965 . Memory (MB): peak = 1803.375 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.runs/impl_1/Z_system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Z_system_wrapper_drc_routed.rpt -pb Z_system_wrapper_drc_routed.pb -rpx Z_system_wrapper_drc_routed.rpx
Command: report_drc -file Z_system_wrapper_drc_routed.rpt -pb Z_system_wrapper_drc_routed.pb -rpx Z_system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.runs/impl_1/Z_system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Z_system_wrapper_methodology_drc_routed.rpt -pb Z_system_wrapper_methodology_drc_routed.pb -rpx Z_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Z_system_wrapper_methodology_drc_routed.rpt -pb Z_system_wrapper_methodology_drc_routed.pb -rpx Z_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.runs/impl_1/Z_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Z_system_wrapper_power_routed.rpt -pb Z_system_wrapper_power_summary_routed.pb -rpx Z_system_wrapper_power_routed.rpx
Command: report_power -file Z_system_wrapper_power_routed.rpt -pb Z_system_wrapper_power_summary_routed.pb -rpx Z_system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
110 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Z_system_wrapper_route_status.rpt -pb Z_system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Z_system_wrapper_timing_summary_routed.rpt -pb Z_system_wrapper_timing_summary_routed.pb -rpx Z_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Z_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Z_system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Z_system_wrapper_bus_skew_routed.rpt -pb Z_system_wrapper_bus_skew_routed.pb -rpx Z_system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Z_system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X0_quad0 input Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X0_quad0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X0_quad0__0 input Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X0_quad0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X1_quad0 input Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X1_quad0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X1_quad0__0 input Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X1_quad0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X2_quad0 input Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X2_quad0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X2_quad0__0 input Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X2_quad0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_Y1_quad0 input Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_Y1_quad0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_Y1_quad0__0 input Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_Y1_quad0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_Y2_quad0 input Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_Y2_quad0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_Y2_quad0__0 input Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_Y2_quad0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X0_quad0__0 output Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X0_quad0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X1_quad0__0 output Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X1_quad0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X2_quad0__0 output Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X2_quad0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_Y1_quad0__0 output Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_Y1_quad0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_Y2_quad0__0 output Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_Y2_quad0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X0_quad0__0 multiplier stage Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X0_quad0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X1_quad0__0 multiplier stage Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X1_quad0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X2_quad0__0 multiplier stage Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_X2_quad0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_Y1_quad0__0 multiplier stage Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_Y1_quad0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_Y2_quad0__0 multiplier stage Z_system_i/IIR_filter_0/U0/IIR_Biquad_inst/pgZFF_Y2_quad0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, Z_system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], Z_system_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Z_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/nbnb2/OneDrive/5SemADDpro/ZynqDesign.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Dec  9 09:45:44 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 25 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2230.328 ; gain = 417.633
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 09:45:45 2019...
