m255
K4
z2
Z0 !s99 nomlopt
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/sim/lab1_as_sim
vdrive_led_builtin
Z2 2C:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/lab1_as.sv|C:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/drive_seven_seg.sv|C:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/drive_led_builtin.sv
Z3 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z4 !s110 1756956253
!i10b 1
!s100 148]1LEah=MU@c]T3gk>z1
II]KgQ9?m6l@LA`VcOKD303
S1
R1
w1756944356
8C:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/drive_led_builtin.sv
FC:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/drive_led_builtin.sv
!i122 0
L0 10 31
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1756956253.000000
Z8 !s107 C:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/drive_led_builtin.sv|C:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/drive_seven_seg.sv|C:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/lab1_as.sv|
Z9 !s90 -reportprogress|300|-L|work|-sv|+noacc+pmi_work.*|+noacc+ovi_ice40up.*|-L|pmi_work|-L|ovi_ice40up|C:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/lab1_as.sv|C:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/drive_seven_seg.sv|C:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/drive_led_builtin.sv|-work|qrun.out/work|-statslog|qrun.out/stats_log|-writesessionid|+qrun.out/top_dus|-csession=incr|
!i113 0
Z10 o-L work -sv +noacc+pmi_work.* +noacc+ovi_ice40up.* -L pmi_work -L ovi_ice40up -work qrun.out/work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 tCvgOpt 0
vdrive_seven_seg
R2
R3
R4
!i10b 1
!s100 RE^bO_kZbk7hZC1@?8Goc3
IE^L=KMCDFd7ATiIMQXGfk1
S1
R1
w1756947214
8C:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/drive_seven_seg.sv
FC:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/drive_seven_seg.sv
!i122 0
L0 10 25
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
vlab1_as
R2
R3
R4
!i10b 1
!s100 UDn1SDMz2M1e8`LkEQ9IC0
I6A:QPU6RbI2OmM1z^MT@03
S1
R1
w1756946960
8C:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/lab1_as.sv
FC:/Users/asenapati/Documents/GitHub/E155-labs/lab1/fpga/src/lab1_as.sv
!i122 0
L0 10 16
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
Tqrun_opt
R4
Va5]GMD@jYnQQKaCQiAAmP1
04 7 4 work lab1_as fast 0
R0
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-suppress vopt-7033 -L work +acc +noacc+pmi_work.* +noacc+ovi_ice40up.* -L pmi_work -L ovi_ice40up -work qrun.out/work
R11
nqrun_opt
OL;O;2024.2;79
