// Seed: 1281571178
module module_0 ();
  wire id_1;
  wire id_2 = ~-1;
  assign module_3.type_2 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3
);
  assign id_5 = ((id_3 == id_0));
  module_0 modCall_1 ();
  wire id_6, id_7;
endmodule
module module_2;
  assign id_1 = id_1[1];
  module_0 modCall_1 ();
  wire id_2, id_3;
  assign id_1 = id_1;
endmodule
module module_3 (
    output wand id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    output tri id_4#(
        .id_10(1'b0),
        .id_11(-1),
        .id_12(1 < -1 - 1),
        .id_13(1),
        .id_14(-1)
    ),
    output tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    input wire id_8
);
  wire id_15;
  initial id_11 = id_6;
  wire id_16;
  wire id_17;
  assign id_10[-1] = -1;
  module_0 modCall_1 ();
endmodule
