Transfer Net,Driver,Receiver,R / F,Min Etch Delay (ns),Max Etch Delay (ns),AC-DC Slew Rate (V/ns),Corner,Edge #,Time (ns),Pulse Width (ns),Delay Variation (ns),Driver Probe Point,Receiver Node,Min Raw Etch Delay (ns),Max Raw Etch Delay (ns),Min Derate (ns),Max Derate (ns),Standard Load Delay (ns),Simulation,Ac Noise,Ac Noise Source,$T1:DELAY,PATTERN
CS,designator1,designator2,F,0.303,1.390,1.105,SSSE,2,23.364,10.000,1.087,SL_PAD/,designator2_pad,2.822,3.909,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.234,0.950,1.676,SSSE,3,33.233,10.000,0.716,SL_PAD/,designator2_pad,2.824,3.540,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.306,1.390,1.107,SSSE,4,43.363,10.000,1.084,SL_PAD/,designator2_pad,2.825,3.909,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.234,0.949,1.679,SSSE,5,53.233,10.000,0.715,SL_PAD/,designator2_pad,2.824,3.539,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.306,1.389,1.108,SSSE,6,63.362,10.000,1.083,SL_PAD/,designator2_pad,2.825,3.908,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.234,0.949,1.679,SSSE,7,73.233,10.000,0.715,SL_PAD/,designator2_pad,2.824,3.539,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.305,1.389,1.106,SSSE,8,83.361,10.000,1.084,SL_PAD/,designator2_pad,2.824,3.908,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.235,0.948,1.682,SSSE,9,93.233,10.000,0.713,SL_PAD/,designator2_pad,2.825,3.538,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.304,1.389,1.106,SSSE,10,103.361,10.000,1.085,SL_PAD/,designator2_pad,2.823,3.908,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.234,0.949,1.678,SSSE,11,113.233,10.000,0.715,SL_PAD/,designator2_pad,2.824,3.539,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.305,1.391,1.105,SSSE,12,123.365,10.000,1.086,SL_PAD/,designator2_pad,2.824,3.910,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.234,0.950,1.676,SSSE,13,133.233,10.000,0.716,SL_PAD/,designator2_pad,2.824,3.540,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.306,1.389,1.107,SSSE,14,143.362,10.000,1.083,SL_PAD/,designator2_pad,2.825,3.908,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.233,0.949,1.676,SSSE,15,153.233,10.000,0.716,SL_PAD/,designator2_pad,2.823,3.539,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.535,1.544,1.189,SSSE,2,23.513,10.000,1.009,SL_PAD/,designator2_pad,3.054,4.063,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.404,1.139,1.634,SSSE,3,33.421,10.000,0.735,SL_PAD/,designator2_pad,2.994,3.729,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.535,1.546,1.187,SSSE,4,43.513,10.000,1.011,SL_PAD/,designator2_pad,3.054,4.065,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.405,1.139,1.635,SSSE,5,53.421,10.000,0.734,SL_PAD/,designator2_pad,2.995,3.729,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.536,1.553,1.180,SSSE,6,63.513,10.000,1.017,SL_PAD/,designator2_pad,3.055,4.072,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.404,1.139,1.634,SSSE,7,73.422,10.000,0.735,SL_PAD/,designator2_pad,2.994,3.729,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.535,1.553,1.179,SSSE,8,83.513,10.000,1.018,SL_PAD/,designator2_pad,3.054,4.072,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.404,1.139,1.632,SSSE,9,93.422,10.000,0.735,SL_PAD/,designator2_pad,2.994,3.729,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.536,1.551,1.182,SSSE,10,103.513,10.000,1.015,SL_PAD/,designator2_pad,3.055,4.070,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.404,1.139,1.634,SSSE,11,113.422,10.000,0.735,SL_PAD/,designator2_pad,2.994,3.729,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.535,1.554,1.177,SSSE,12,123.513,10.000,1.019,SL_PAD/,designator2_pad,3.054,4.073,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.405,1.139,1.634,SSSE,13,133.421,10.000,0.734,SL_PAD/,designator2_pad,2.995,3.729,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.536,1.551,1.182,SSSE,14,143.513,10.000,1.015,SL_PAD/,designator2_pad,3.055,4.070,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.404,1.139,1.633,SSSE,15,153.422,10.000,0.735,SL_PAD/,designator2_pad,2.994,3.729,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.667,1.567,1.334,SSSE,2,23.687,10.000,0.900,SL_PAD/,designator2_pad,3.186,4.086,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.533,1.277,1.614,SSSE,3,33.552,10.000,0.744,SL_PAD/,designator2_pad,3.123,3.867,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.669,1.568,1.334,SSSE,4,43.689,10.000,0.899,SL_PAD/,designator2_pad,3.188,4.087,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.533,1.277,1.614,SSSE,5,53.552,10.000,0.744,SL_PAD/,designator2_pad,3.123,3.867,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.669,1.567,1.336,SSSE,6,63.689,10.000,0.898,SL_PAD/,designator2_pad,3.188,4.086,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.533,1.277,1.613,SSSE,7,73.552,10.000,0.744,SL_PAD/,designator2_pad,3.123,3.867,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.669,1.569,1.334,SSSE,8,83.689,10.000,0.900,SL_PAD/,designator2_pad,3.188,4.088,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.533,1.277,1.614,SSSE,9,93.552,10.000,0.744,SL_PAD/,designator2_pad,3.123,3.867,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.669,1.568,1.336,SSSE,10,103.689,10.000,0.899,SL_PAD/,designator2_pad,3.188,4.087,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.534,1.277,1.615,SSSE,11,113.552,10.000,0.743,SL_PAD/,designator2_pad,3.124,3.867,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.669,1.569,1.332,SSSE,12,123.689,10.000,0.900,SL_PAD/,designator2_pad,3.188,4.088,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.534,1.277,1.615,SSSE,13,133.553,10.000,0.743,SL_PAD/,designator2_pad,3.124,3.867,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.669,1.569,1.334,SSSE,14,143.688,10.000,0.900,SL_PAD/,designator2_pad,3.188,4.088,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.533,1.276,1.615,SSSE,15,153.553,10.000,0.743,SL_PAD/,designator2_pad,3.123,3.866,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.824,1.710,1.355,SSSE,2,23.820,10.000,0.886,SL_PAD/,designator2_pad,3.343,4.229,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.723,1.459,1.630,SSSE,3,33.739,10.000,0.736,SL_PAD/,designator2_pad,3.313,4.049,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.825,1.715,1.349,SSSE,4,43.823,10.000,0.890,SL_PAD/,designator2_pad,3.344,4.234,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.722,1.457,1.632,SSSE,5,53.738,10.000,0.735,SL_PAD/,designator2_pad,3.312,4.047,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.825,1.715,1.347,SSSE,6,63.823,10.000,0.890,SL_PAD/,designator2_pad,3.344,4.234,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.721,1.458,1.628,SSSE,7,73.737,10.000,0.737,SL_PAD/,designator2_pad,3.311,4.048,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.824,1.714,1.349,SSSE,8,83.822,10.000,0.890,SL_PAD/,designator2_pad,3.343,4.233,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.722,1.458,1.630,SSSE,9,93.739,10.000,0.736,SL_PAD/,designator2_pad,3.312,4.048,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.825,1.715,1.348,SSSE,10,103.823,10.000,0.890,SL_PAD/,designator2_pad,3.344,4.234,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.722,1.459,1.627,SSSE,11,113.738,10.000,0.737,SL_PAD/,designator2_pad,3.312,4.049,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.824,1.715,1.348,SSSE,12,123.822,10.000,0.891,SL_PAD/,designator2_pad,3.343,4.234,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.722,1.458,1.631,SSSE,13,133.738,10.000,0.736,SL_PAD/,designator2_pad,3.312,4.048,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.825,1.715,1.348,SSSE,14,143.823,10.000,0.890,SL_PAD/,designator2_pad,3.344,4.234,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.721,1.459,1.627,SSSE,15,153.737,10.000,0.738,SL_PAD/,designator2_pad,3.311,4.049,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,1.071,1.894,1.457,SSSE,2,24.042,10.000,0.823,SL_PAD/,designator2_pad,3.590,4.413,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.988,1.675,1.746,SSSE,3,33.979,10.000,0.687,SL_PAD/,designator2_pad,3.578,4.265,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,1.067,1.894,1.452,SSSE,4,44.040,10.000,0.827,SL_PAD/,designator2_pad,3.586,4.413,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.989,1.677,1.746,SSSE,5,53.978,10.000,0.688,SL_PAD/,designator2_pad,3.579,4.267,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,1.067,1.894,1.451,SSSE,6,64.040,10.000,0.827,SL_PAD/,designator2_pad,3.586,4.413,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.988,1.676,1.744,SSSE,7,73.978,10.000,0.688,SL_PAD/,designator2_pad,3.578,4.266,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,1.068,1.894,1.452,SSSE,8,84.041,10.000,0.826,SL_PAD/,designator2_pad,3.587,4.413,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.987,1.676,1.742,SSSE,9,93.978,10.000,0.689,SL_PAD/,designator2_pad,3.577,4.266,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,1.067,1.894,1.452,SSSE,10,104.041,10.000,0.827,SL_PAD/,designator2_pad,3.586,4.413,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.989,1.676,1.747,SSSE,11,113.978,10.000,0.687,SL_PAD/,designator2_pad,3.579,4.266,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,1.068,1.894,1.452,SSSE,12,124.040,10.000,0.826,SL_PAD/,designator2_pad,3.587,4.413,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.989,1.676,1.748,SSSE,13,133.978,10.000,0.687,SL_PAD/,designator2_pad,3.579,4.266,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,1.068,1.895,1.451,SSSE,14,144.041,10.000,0.827,SL_PAD/,designator2_pad,3.587,4.414,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.990,1.676,1.748,SSSE,15,153.978,10.000,0.686,SL_PAD/,designator2_pad,3.580,4.266,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,0.196,0.484,4.163,FFFE,2,21.930,10.000,0.288,SL_PAD/,designator2_pad,1.731,2.019,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.187,0.509,3.727,FFFE,3,31.867,10.000,0.322,SL_PAD/,designator2_pad,1.650,1.972,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.196,0.484,4.162,FFFE,4,41.932,10.000,0.288,SL_PAD/,designator2_pad,1.731,2.019,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.187,0.508,3.730,FFFE,5,51.867,10.000,0.321,SL_PAD/,designator2_pad,1.650,1.971,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.195,0.485,4.130,FFFE,6,61.931,10.000,0.290,SL_PAD/,designator2_pad,1.730,2.020,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.187,0.509,3.732,FFFE,7,71.868,10.000,0.322,SL_PAD/,designator2_pad,1.650,1.972,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.197,0.485,4.160,FFFE,8,81.932,10.000,0.288,SL_PAD/,designator2_pad,1.732,2.020,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.188,0.509,3.731,FFFE,9,91.868,10.000,0.321,SL_PAD/,designator2_pad,1.651,1.972,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.196,0.485,4.155,FFFE,10,101.932,10.000,0.289,SL_PAD/,designator2_pad,1.731,2.020,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.188,0.509,3.741,FFFE,11,111.868,10.000,0.321,SL_PAD/,designator2_pad,1.651,1.972,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.196,0.484,4.170,FFFE,12,121.931,10.000,0.288,SL_PAD/,designator2_pad,1.731,2.019,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.188,0.509,3.745,FFFE,13,131.868,10.000,0.321,SL_PAD/,designator2_pad,1.651,1.972,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.197,0.484,4.179,FFFE,14,141.931,10.000,0.287,SL_PAD/,designator2_pad,1.732,2.019,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,R,0.188,0.510,3.729,FFFE,15,151.867,10.000,0.322,SL_PAD/,designator2_pad,1.651,1.973,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
CS,designator1,designator2,F,0.330,0.641,3.858,FFFE,2,22.069,10.000,0.311,SL_PAD/,designator2_pad,1.865,2.176,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.329,0.666,3.561,FFFE,3,32.015,10.000,0.337,SL_PAD/,designator2_pad,1.792,2.129,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.331,0.642,3.859,FFFE,4,42.070,10.000,0.311,SL_PAD/,designator2_pad,1.866,2.177,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.329,0.666,3.565,FFFE,5,52.015,10.000,0.337,SL_PAD/,designator2_pad,1.792,2.129,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.331,0.641,3.864,FFFE,6,62.070,10.000,0.310,SL_PAD/,designator2_pad,1.866,2.176,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.330,0.667,3.562,FFFE,7,72.016,10.000,0.337,SL_PAD/,designator2_pad,1.793,2.130,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.330,0.642,3.853,FFFE,8,82.070,10.000,0.312,SL_PAD/,designator2_pad,1.865,2.177,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.329,0.666,3.559,FFFE,9,92.017,10.000,0.337,SL_PAD/,designator2_pad,1.792,2.129,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.331,0.642,3.853,FFFE,10,102.071,10.000,0.311,SL_PAD/,designator2_pad,1.866,2.177,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.329,0.666,3.562,FFFE,11,112.017,10.000,0.337,SL_PAD/,designator2_pad,1.792,2.129,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.331,0.641,3.863,FFFE,12,122.070,10.000,0.310,SL_PAD/,designator2_pad,1.866,2.176,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.331,0.667,3.576,FFFE,13,132.016,10.000,0.336,SL_PAD/,designator2_pad,1.794,2.130,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.331,0.642,3.859,FFFE,14,142.071,10.000,0.311,SL_PAD/,designator2_pad,1.866,2.177,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,R,0.329,0.666,3.560,FFFE,15,152.017,10.000,0.337,SL_PAD/,designator2_pad,1.792,2.129,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
CS,designator1,designator2,F,0.529,0.828,4.016,FFFE,2,22.268,10.000,0.299,SL_PAD/,designator2_pad,2.064,2.363,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.525,0.835,3.867,FFFE,3,32.200,10.000,0.310,SL_PAD/,designator2_pad,1.988,2.298,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.529,0.829,3.999,FFFE,4,42.269,10.000,0.300,SL_PAD/,designator2_pad,2.064,2.364,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.524,0.836,3.841,FFFE,5,52.201,10.000,0.312,SL_PAD/,designator2_pad,1.987,2.299,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.529,0.829,4.010,FFFE,6,62.269,10.000,0.300,SL_PAD/,designator2_pad,2.064,2.364,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.525,0.837,3.853,FFFE,7,72.200,10.000,0.312,SL_PAD/,designator2_pad,1.988,2.300,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.529,0.830,3.988,FFFE,8,82.270,10.000,0.301,SL_PAD/,designator2_pad,2.064,2.365,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.526,0.837,3.864,FFFE,9,92.201,10.000,0.311,SL_PAD/,designator2_pad,1.989,2.300,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.529,0.830,3.984,FFFE,10,102.269,10.000,0.301,SL_PAD/,designator2_pad,2.064,2.365,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.526,0.837,3.861,FFFE,11,112.201,10.000,0.311,SL_PAD/,designator2_pad,1.989,2.300,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.530,0.829,4.013,FFFE,12,122.269,10.000,0.299,SL_PAD/,designator2_pad,2.065,2.364,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.525,0.837,3.842,FFFE,13,132.201,10.000,0.312,SL_PAD/,designator2_pad,1.988,2.300,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.529,0.829,3.993,FFFE,14,142.270,10.000,0.300,SL_PAD/,designator2_pad,2.064,2.364,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,R,0.525,0.836,3.847,FFFE,15,152.202,10.000,0.311,SL_PAD/,designator2_pad,1.988,2.299,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
CS,designator1,designator2,F,0.701,1.004,3.953,FFFE,2,22.441,10.000,0.303,SL_PAD/,designator2_pad,2.236,2.539,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.675,1.001,3.677,FFFE,3,32.357,10.000,0.326,SL_PAD/,designator2_pad,2.138,2.464,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.699,1.006,3.900,FFFE,4,42.442,10.000,0.307,SL_PAD/,designator2_pad,2.234,2.541,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.676,1.003,3.669,FFFE,5,52.358,10.000,0.327,SL_PAD/,designator2_pad,2.139,2.466,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.700,1.005,3.927,FFFE,6,62.442,10.000,0.305,SL_PAD/,designator2_pad,2.235,2.540,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.675,1.002,3.667,FFFE,7,72.358,10.000,0.327,SL_PAD/,designator2_pad,2.138,2.465,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.700,1.006,3.925,FFFE,8,82.441,10.000,0.306,SL_PAD/,designator2_pad,2.235,2.541,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.675,1.002,3.667,FFFE,9,92.359,10.000,0.327,SL_PAD/,designator2_pad,2.138,2.465,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.699,1.005,3.922,FFFE,10,102.442,10.000,0.306,SL_PAD/,designator2_pad,2.234,2.540,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.675,1.002,3.670,FFFE,11,112.358,10.000,0.327,SL_PAD/,designator2_pad,2.138,2.465,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.700,1.006,3.919,FFFE,12,122.442,10.000,0.306,SL_PAD/,designator2_pad,2.235,2.541,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.676,1.003,3.671,FFFE,13,132.357,10.000,0.327,SL_PAD/,designator2_pad,2.139,2.466,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.700,1.005,3.928,FFFE,14,142.442,10.000,0.305,SL_PAD/,designator2_pad,2.235,2.540,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,R,0.675,1.002,3.667,FFFE,15,152.358,10.000,0.327,SL_PAD/,designator2_pad,2.138,2.465,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
CS,designator1,designator2,F,0.818,1.120,3.976,FFFE,2,22.554,10.000,0.302,SL_PAD/,designator2_pad,2.353,2.655,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.814,1.132,3.777,FFFE,3,32.489,10.000,0.318,SL_PAD/,designator2_pad,2.277,2.595,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,0.817,1.122,3.943,FFFE,4,42.554,10.000,0.305,SL_PAD/,designator2_pad,2.352,2.657,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.813,1.132,3.767,FFFE,5,52.490,10.000,0.319,SL_PAD/,designator2_pad,2.276,2.595,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,0.818,1.122,3.951,FFFE,6,62.554,10.000,0.304,SL_PAD/,designator2_pad,2.353,2.657,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.815,1.132,3.782,FFFE,7,72.490,10.000,0.317,SL_PAD/,designator2_pad,2.278,2.595,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,0.818,1.121,3.959,FFFE,8,82.554,10.000,0.303,SL_PAD/,designator2_pad,2.353,2.656,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.814,1.133,3.771,FFFE,9,92.490,10.000,0.319,SL_PAD/,designator2_pad,2.277,2.596,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,0.818,1.122,3.948,FFFE,10,102.554,10.000,0.304,SL_PAD/,designator2_pad,2.353,2.657,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.814,1.132,3.778,FFFE,11,112.490,10.000,0.318,SL_PAD/,designator2_pad,2.277,2.595,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,0.818,1.122,3.953,FFFE,12,122.554,10.000,0.304,SL_PAD/,designator2_pad,2.353,2.657,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.814,1.132,3.773,FFFE,13,132.490,10.000,0.318,SL_PAD/,designator2_pad,2.277,2.595,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,F,0.817,1.121,3.956,FFFE,14,142.554,10.000,0.304,SL_PAD/,designator2_pad,2.352,2.656,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
CS,designator1,designator2,R,0.815,1.133,3.781,FFFE,15,152.490,10.000,0.318,SL_PAD/,designator2_pad,2.278,2.596,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
