package zhujiang.device

import chisel3._
import chisel3.util._
import org.chipsalliance.cde.config.Parameters
import xijiang.{Node, NodeType}
import xijiang.router.base.{IcnRxBundle, IcnTxBundle}
import zhujiang.chi._
import zhujiang.{HasZJParams, ZJBundle, ZJModule}

package object bridge {
    class ChiUpstreamOpVec(sn: Boolean)(implicit p: Parameters) extends ZJBundle {
        val receiptResp = Bool()
        val dbidResp    = Bool()
        val wdata       = Bool()
        val rdata       = Bool()
        val compAck     = if (sn) None else Some(Bool())
        val comp        = Bool()
        def readReq(order: UInt, expCompAck: Bool): Unit = {
            receiptResp := order === 0.U
            dbidResp    := true.B
            wdata       := true.B
            rdata       := false.B
            compAck.foreach(_ := !expCompAck)
            comp := true.B
        }
        def writeReq(expCompAck: Bool): Unit = {
            receiptResp := true.B
            dbidResp    := false.B
            wdata       := false.B
            rdata       := true.B
            compAck.foreach(_ := !expCompAck)
            comp := false.B
        }
        def completed: Bool = this.asUInt.andR
        def decode(req: ReqFlit, check: Bool): Unit = {
            when(check) {
                val legalCode = Seq(ReqOpcode.ReadNoSnp, ReqOpcode.WriteNoSnpPtl, ReqOpcode.WriteNoSnpFull)
                val legal     = Cat(legalCode.map(_ === req.Opcode)).orR
                assert(legal, "opcode: 0x%x", req.Opcode)
                assert(req.Size <= 6.U)
            }
            when(req.Opcode === ReqOpcode.ReadNoSnp) {
                readReq(req.Order, req.ExpCompAck)
            }.otherwise {
                writeReq(req.ExpCompAck)
            }
        }
    }

    abstract class DownstreamOpVec(implicit p: Parameters) extends ZJBundle {
        def completed: Bool
        def issued: Bool
        def decode(req: ReqFlit, check: Bool): Unit
    }

    abstract class IcnIoDevCtrlOpVecCommon(sn: Boolean)(implicit p: Parameters) extends ZJBundle {
        val u = new ChiUpstreamOpVec(sn)
        def d: DownstreamOpVec
        def icnReadReceipt: Bool
        def icnDBID: Bool
        def icnComp: Bool

        def needIssue: Bool
        def wakeup: Bool
    }

    class IcnIoDevCtrlInfoCommon(ioDataBits: Int, val withData: Boolean, val mem: Boolean)(implicit p: Parameters) extends ZJBundle {
        val data        = if (withData) Some(UInt(ioDataBits.W)) else None
        val mask        = if (withData) Some(UInt((ioDataBits / 8).W)) else None
        val size        = UInt(3.W)
        val addr        = UInt(raw.W)
        val txnId       = UInt(12.W)
        val srcId       = UInt(niw.W)
        val returnNid   = if (mem) Some(UInt(niw.W)) else None
        val returnTxnId = if (mem) Some(UInt(12.W)) else None
        val dwt         = if (mem) Some(Bool()) else None
        val ewa         = Bool()
        val device      = Bool()
        val readCnt     = UInt(8.W)
        val qos         = UInt(4.W)
        val isSnooped   = Bool()
    }

    abstract class IcnIoDevRsEntryCommon[
        T <: IcnIoDevCtrlOpVecCommon,
        K <: IcnIoDevCtrlInfoCommon
    ](implicit p: Parameters)
        extends ZJBundle {
        def state: T
        def info: K
        def enq(req: ReqFlit, valid: Bool): Unit = {
            info.addr  := req.Addr
            info.size  := req.Size
            info.txnId := req.TxnID
            info.srcId := req.SrcID
            info.returnNid.foreach(_ := req.ReturnNID.get)
            info.returnTxnId.foreach(_ := req.ReturnTxnID.get)
            info.dwt.foreach(_ := req.Opcode =/= ReqOpcode.ReadNoSnp && req.DoDWT)
            info.ewa       := req.MemAttr(0)
            info.device    := req.MemAttr(1)
            info.readCnt   := 0.U
            info.isSnooped := true.B
            info.qos       := req.QoS
            state.u.decode(req, valid)
            state.d.decode(req, valid)
        }
    }
}
