Loading plugins phase: Elapsed time ==> 0s.132ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\AMA_EOS\Lab_Assignments\Assignment03\AMA_EOS_Lab_3\AMA_EOS_Lab_3.cydsn\AMA_EOS_Lab_3.cyprj -d CY8C5888LTI-LP097 -s D:\AMA_EOS\Lab_Assignments\Assignment03\AMA_EOS_Lab_3\AMA_EOS_Lab_3.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.323ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.074ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  AMA_EOS_Lab_3.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\AMA_EOS\Lab_Assignments\Assignment03\AMA_EOS_Lab_3\AMA_EOS_Lab_3.cydsn\AMA_EOS_Lab_3.cyprj -dcpsoc3 AMA_EOS_Lab_3.v -verilog
======================================================================

======================================================================
Compiling:  AMA_EOS_Lab_3.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\AMA_EOS\Lab_Assignments\Assignment03\AMA_EOS_Lab_3\AMA_EOS_Lab_3.cydsn\AMA_EOS_Lab_3.cyprj -dcpsoc3 AMA_EOS_Lab_3.v -verilog
======================================================================

======================================================================
Compiling:  AMA_EOS_Lab_3.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\AMA_EOS\Lab_Assignments\Assignment03\AMA_EOS_Lab_3\AMA_EOS_Lab_3.cydsn\AMA_EOS_Lab_3.cyprj -dcpsoc3 -verilog AMA_EOS_Lab_3.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Jan 26 01:06:59 2026


======================================================================
Compiling:  AMA_EOS_Lab_3.v
Program  :   vpp
Options  :    -yv2 -q10 AMA_EOS_Lab_3.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Jan 26 01:06:59 2026

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'AMA_EOS_Lab_3.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  AMA_EOS_Lab_3.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\AMA_EOS\Lab_Assignments\Assignment03\AMA_EOS_Lab_3\AMA_EOS_Lab_3.cydsn\AMA_EOS_Lab_3.cyprj -dcpsoc3 -verilog AMA_EOS_Lab_3.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Jan 26 01:07:00 2026

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\AMA_EOS\Lab_Assignments\Assignment03\AMA_EOS_Lab_3\AMA_EOS_Lab_3.cydsn\codegentemp\AMA_EOS_Lab_3.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\AMA_EOS\Lab_Assignments\Assignment03\AMA_EOS_Lab_3\AMA_EOS_Lab_3.cydsn\codegentemp\AMA_EOS_Lab_3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  AMA_EOS_Lab_3.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\AMA_EOS\Lab_Assignments\Assignment03\AMA_EOS_Lab_3\AMA_EOS_Lab_3.cydsn\AMA_EOS_Lab_3.cyprj -dcpsoc3 -verilog AMA_EOS_Lab_3.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Jan 26 01:07:01 2026

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\AMA_EOS\Lab_Assignments\Assignment03\AMA_EOS_Lab_3\AMA_EOS_Lab_3.cydsn\codegentemp\AMA_EOS_Lab_3.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\AMA_EOS\Lab_Assignments\Assignment03\AMA_EOS_Lab_3\AMA_EOS_Lab_3.cydsn\codegentemp\AMA_EOS_Lab_3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_LOG:BUART:reset_sr\
	Net_3201
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_3192
	\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_LOG:BUART:sRX:MODULE_5:lt\
	\UART_LOG:BUART:sRX:MODULE_5:eq\
	\UART_LOG:BUART:sRX:MODULE_5:gt\
	\UART_LOG:BUART:sRX:MODULE_5:gte\
	\UART_LOG:BUART:sRX:MODULE_5:lte\
	\RGB_PWM_green:PWMUDB:km_run\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_green:PWMUDB:capt_rising\
	\RGB_PWM_green:PWMUDB:capt_falling\
	\RGB_PWM_green:PWMUDB:trig_rise\
	\RGB_PWM_green:PWMUDB:trig_fall\
	\RGB_PWM_green:PWMUDB:sc_kill\
	\RGB_PWM_green:PWMUDB:min_kill\
	\RGB_PWM_green:PWMUDB:km_tc\
	\RGB_PWM_green:PWMUDB:db_tc\
	\RGB_PWM_green:PWMUDB:dith_sel\
	\RGB_PWM_green:PWMUDB:compare2\
	\RGB_PWM_green:Net_101\
	Net_3209
	Net_3210
	\RGB_PWM_green:PWMUDB:MODULE_6:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_31\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_30\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_29\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_28\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_27\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_26\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_25\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_24\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_31\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_30\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_29\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_28\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_27\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_26\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_25\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_24\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_23\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_22\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_21\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_20\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_19\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_18\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_17\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_16\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_15\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_14\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_13\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_12\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_11\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_10\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_9\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_8\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_7\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_6\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_5\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_4\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_3\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_2\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3205
	Net_3212
	\RGB_PWM_green:Net_113\
	\RGB_PWM_green:Net_107\
	\RGB_PWM_green:Net_114\
	\RGB_PWM_blue:PWMUDB:km_run\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_blue:PWMUDB:capt_rising\
	\RGB_PWM_blue:PWMUDB:capt_falling\
	\RGB_PWM_blue:PWMUDB:trig_rise\
	\RGB_PWM_blue:PWMUDB:trig_fall\
	\RGB_PWM_blue:PWMUDB:sc_kill\
	\RGB_PWM_blue:PWMUDB:min_kill\
	\RGB_PWM_blue:PWMUDB:km_tc\
	\RGB_PWM_blue:PWMUDB:db_tc\
	\RGB_PWM_blue:PWMUDB:dith_sel\
	\RGB_PWM_blue:PWMUDB:compare2\
	\RGB_PWM_blue:Net_101\
	Net_3221
	Net_3222
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_31\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_30\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_29\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_28\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_27\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_26\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_25\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_24\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_31\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_30\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_29\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_28\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_27\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_26\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_25\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_24\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_23\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_22\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_21\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_20\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_19\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_18\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_17\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_16\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_15\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_14\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_13\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_12\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_11\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_10\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_9\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_8\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_7\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_6\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_5\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_4\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_3\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_2\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3217
	Net_3224
	\RGB_PWM_blue:Net_113\
	\RGB_PWM_blue:Net_107\
	\RGB_PWM_blue:Net_114\
	\RGB_PWM_red:PWMUDB:km_run\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_red:PWMUDB:capt_rising\
	\RGB_PWM_red:PWMUDB:capt_falling\
	\RGB_PWM_red:PWMUDB:trig_rise\
	\RGB_PWM_red:PWMUDB:trig_fall\
	\RGB_PWM_red:PWMUDB:sc_kill\
	\RGB_PWM_red:PWMUDB:min_kill\
	\RGB_PWM_red:PWMUDB:km_tc\
	\RGB_PWM_red:PWMUDB:db_tc\
	\RGB_PWM_red:PWMUDB:dith_sel\
	\RGB_PWM_red:PWMUDB:compare2\
	\RGB_PWM_red:Net_101\
	Net_3233
	Net_3234
	\RGB_PWM_red:PWMUDB:MODULE_8:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_31\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_30\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_29\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_28\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_27\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_26\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_25\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_24\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_31\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_30\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_29\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_28\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_27\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_26\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_25\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_24\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_23\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_22\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_21\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_20\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_19\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_18\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_17\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_16\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_15\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_14\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_13\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_12\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_11\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_10\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_9\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_8\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_7\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_6\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_5\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_4\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_3\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_2\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3229
	Net_3236
	\RGB_PWM_red:Net_113\
	\RGB_PWM_red:Net_107\
	\RGB_PWM_red:Net_114\
	\PWM_green:PWMUDB:km_run\
	\PWM_green:PWMUDB:ctrl_cmpmode2_2\
	\PWM_green:PWMUDB:ctrl_cmpmode2_1\
	\PWM_green:PWMUDB:ctrl_cmpmode2_0\
	\PWM_green:PWMUDB:ctrl_cmpmode1_2\
	\PWM_green:PWMUDB:ctrl_cmpmode1_1\
	\PWM_green:PWMUDB:ctrl_cmpmode1_0\
	\PWM_green:PWMUDB:capt_rising\
	\PWM_green:PWMUDB:capt_falling\
	\PWM_green:PWMUDB:trig_rise\
	\PWM_green:PWMUDB:trig_fall\
	\PWM_green:PWMUDB:sc_kill\
	\PWM_green:PWMUDB:min_kill\
	\PWM_green:PWMUDB:km_tc\
	\PWM_green:PWMUDB:db_tc\
	\PWM_green:PWMUDB:dith_sel\
	\PWM_green:PWMUDB:compare2\
	\PWM_green:Net_101\
	Net_3247
	Net_3248
	\PWM_green:PWMUDB:MODULE_9:b_31\
	\PWM_green:PWMUDB:MODULE_9:b_30\
	\PWM_green:PWMUDB:MODULE_9:b_29\
	\PWM_green:PWMUDB:MODULE_9:b_28\
	\PWM_green:PWMUDB:MODULE_9:b_27\
	\PWM_green:PWMUDB:MODULE_9:b_26\
	\PWM_green:PWMUDB:MODULE_9:b_25\
	\PWM_green:PWMUDB:MODULE_9:b_24\
	\PWM_green:PWMUDB:MODULE_9:b_23\
	\PWM_green:PWMUDB:MODULE_9:b_22\
	\PWM_green:PWMUDB:MODULE_9:b_21\
	\PWM_green:PWMUDB:MODULE_9:b_20\
	\PWM_green:PWMUDB:MODULE_9:b_19\
	\PWM_green:PWMUDB:MODULE_9:b_18\
	\PWM_green:PWMUDB:MODULE_9:b_17\
	\PWM_green:PWMUDB:MODULE_9:b_16\
	\PWM_green:PWMUDB:MODULE_9:b_15\
	\PWM_green:PWMUDB:MODULE_9:b_14\
	\PWM_green:PWMUDB:MODULE_9:b_13\
	\PWM_green:PWMUDB:MODULE_9:b_12\
	\PWM_green:PWMUDB:MODULE_9:b_11\
	\PWM_green:PWMUDB:MODULE_9:b_10\
	\PWM_green:PWMUDB:MODULE_9:b_9\
	\PWM_green:PWMUDB:MODULE_9:b_8\
	\PWM_green:PWMUDB:MODULE_9:b_7\
	\PWM_green:PWMUDB:MODULE_9:b_6\
	\PWM_green:PWMUDB:MODULE_9:b_5\
	\PWM_green:PWMUDB:MODULE_9:b_4\
	\PWM_green:PWMUDB:MODULE_9:b_3\
	\PWM_green:PWMUDB:MODULE_9:b_2\
	\PWM_green:PWMUDB:MODULE_9:b_1\
	\PWM_green:PWMUDB:MODULE_9:b_0\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3243
	Net_3250
	\PWM_green:Net_113\
	\PWM_green:Net_107\
	\PWM_green:Net_114\
	\PWM_red:PWMUDB:km_run\
	\PWM_red:PWMUDB:ctrl_cmpmode2_2\
	\PWM_red:PWMUDB:ctrl_cmpmode2_1\
	\PWM_red:PWMUDB:ctrl_cmpmode2_0\
	\PWM_red:PWMUDB:ctrl_cmpmode1_2\
	\PWM_red:PWMUDB:ctrl_cmpmode1_1\
	\PWM_red:PWMUDB:ctrl_cmpmode1_0\
	\PWM_red:PWMUDB:capt_rising\
	\PWM_red:PWMUDB:capt_falling\
	\PWM_red:PWMUDB:trig_rise\
	\PWM_red:PWMUDB:trig_fall\
	\PWM_red:PWMUDB:sc_kill\
	\PWM_red:PWMUDB:min_kill\
	\PWM_red:PWMUDB:km_tc\
	\PWM_red:PWMUDB:db_tc\
	\PWM_red:PWMUDB:dith_sel\
	\PWM_red:PWMUDB:compare2\
	\PWM_red:Net_101\
	Net_3259
	Net_3260
	\PWM_red:PWMUDB:MODULE_10:b_31\
	\PWM_red:PWMUDB:MODULE_10:b_30\
	\PWM_red:PWMUDB:MODULE_10:b_29\
	\PWM_red:PWMUDB:MODULE_10:b_28\
	\PWM_red:PWMUDB:MODULE_10:b_27\
	\PWM_red:PWMUDB:MODULE_10:b_26\
	\PWM_red:PWMUDB:MODULE_10:b_25\
	\PWM_red:PWMUDB:MODULE_10:b_24\
	\PWM_red:PWMUDB:MODULE_10:b_23\
	\PWM_red:PWMUDB:MODULE_10:b_22\
	\PWM_red:PWMUDB:MODULE_10:b_21\
	\PWM_red:PWMUDB:MODULE_10:b_20\
	\PWM_red:PWMUDB:MODULE_10:b_19\
	\PWM_red:PWMUDB:MODULE_10:b_18\
	\PWM_red:PWMUDB:MODULE_10:b_17\
	\PWM_red:PWMUDB:MODULE_10:b_16\
	\PWM_red:PWMUDB:MODULE_10:b_15\
	\PWM_red:PWMUDB:MODULE_10:b_14\
	\PWM_red:PWMUDB:MODULE_10:b_13\
	\PWM_red:PWMUDB:MODULE_10:b_12\
	\PWM_red:PWMUDB:MODULE_10:b_11\
	\PWM_red:PWMUDB:MODULE_10:b_10\
	\PWM_red:PWMUDB:MODULE_10:b_9\
	\PWM_red:PWMUDB:MODULE_10:b_8\
	\PWM_red:PWMUDB:MODULE_10:b_7\
	\PWM_red:PWMUDB:MODULE_10:b_6\
	\PWM_red:PWMUDB:MODULE_10:b_5\
	\PWM_red:PWMUDB:MODULE_10:b_4\
	\PWM_red:PWMUDB:MODULE_10:b_3\
	\PWM_red:PWMUDB:MODULE_10:b_2\
	\PWM_red:PWMUDB:MODULE_10:b_1\
	\PWM_red:PWMUDB:MODULE_10:b_0\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:a_31\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:a_30\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:a_29\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:a_28\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:a_27\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:a_26\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:a_25\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:a_24\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_31\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_30\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_29\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_28\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_27\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_26\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_25\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_24\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_23\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_22\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_21\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_20\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_19\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_18\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_17\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_16\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_15\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_14\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_13\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_12\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_11\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_10\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_9\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_8\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_7\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_6\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_5\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_4\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_3\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_2\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_1\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_0\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_31\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_30\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_29\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_28\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_27\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_26\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_25\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_24\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_23\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_22\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_21\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_20\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_19\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_18\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_17\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_16\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_15\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_14\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_13\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_12\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_11\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_10\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_9\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_8\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_7\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_6\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_5\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_4\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_3\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_2\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3255
	Net_3262
	\PWM_red:Net_113\
	\PWM_red:Net_107\
	\PWM_red:Net_114\
	\PWM_yellow:PWMUDB:km_run\
	\PWM_yellow:PWMUDB:ctrl_cmpmode2_2\
	\PWM_yellow:PWMUDB:ctrl_cmpmode2_1\
	\PWM_yellow:PWMUDB:ctrl_cmpmode2_0\
	\PWM_yellow:PWMUDB:ctrl_cmpmode1_2\
	\PWM_yellow:PWMUDB:ctrl_cmpmode1_1\
	\PWM_yellow:PWMUDB:ctrl_cmpmode1_0\
	\PWM_yellow:PWMUDB:capt_rising\
	\PWM_yellow:PWMUDB:capt_falling\
	\PWM_yellow:PWMUDB:trig_rise\
	\PWM_yellow:PWMUDB:trig_fall\
	\PWM_yellow:PWMUDB:sc_kill\
	\PWM_yellow:PWMUDB:min_kill\
	\PWM_yellow:PWMUDB:km_tc\
	\PWM_yellow:PWMUDB:db_tc\
	\PWM_yellow:PWMUDB:dith_sel\
	\PWM_yellow:PWMUDB:compare2\
	\PWM_yellow:Net_101\
	Net_3271
	Net_3272
	\PWM_yellow:PWMUDB:MODULE_11:b_31\
	\PWM_yellow:PWMUDB:MODULE_11:b_30\
	\PWM_yellow:PWMUDB:MODULE_11:b_29\
	\PWM_yellow:PWMUDB:MODULE_11:b_28\
	\PWM_yellow:PWMUDB:MODULE_11:b_27\
	\PWM_yellow:PWMUDB:MODULE_11:b_26\
	\PWM_yellow:PWMUDB:MODULE_11:b_25\
	\PWM_yellow:PWMUDB:MODULE_11:b_24\
	\PWM_yellow:PWMUDB:MODULE_11:b_23\
	\PWM_yellow:PWMUDB:MODULE_11:b_22\
	\PWM_yellow:PWMUDB:MODULE_11:b_21\
	\PWM_yellow:PWMUDB:MODULE_11:b_20\
	\PWM_yellow:PWMUDB:MODULE_11:b_19\
	\PWM_yellow:PWMUDB:MODULE_11:b_18\
	\PWM_yellow:PWMUDB:MODULE_11:b_17\
	\PWM_yellow:PWMUDB:MODULE_11:b_16\
	\PWM_yellow:PWMUDB:MODULE_11:b_15\
	\PWM_yellow:PWMUDB:MODULE_11:b_14\
	\PWM_yellow:PWMUDB:MODULE_11:b_13\
	\PWM_yellow:PWMUDB:MODULE_11:b_12\
	\PWM_yellow:PWMUDB:MODULE_11:b_11\
	\PWM_yellow:PWMUDB:MODULE_11:b_10\
	\PWM_yellow:PWMUDB:MODULE_11:b_9\
	\PWM_yellow:PWMUDB:MODULE_11:b_8\
	\PWM_yellow:PWMUDB:MODULE_11:b_7\
	\PWM_yellow:PWMUDB:MODULE_11:b_6\
	\PWM_yellow:PWMUDB:MODULE_11:b_5\
	\PWM_yellow:PWMUDB:MODULE_11:b_4\
	\PWM_yellow:PWMUDB:MODULE_11:b_3\
	\PWM_yellow:PWMUDB:MODULE_11:b_2\
	\PWM_yellow:PWMUDB:MODULE_11:b_1\
	\PWM_yellow:PWMUDB:MODULE_11:b_0\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_31\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_30\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_29\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_28\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_27\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_26\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_25\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_24\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_31\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_30\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_29\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_28\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_27\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_26\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_25\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_24\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_23\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_22\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_21\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_20\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_19\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_18\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_17\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_16\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_15\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_14\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_13\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_12\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_11\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_10\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_9\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_8\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_7\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_6\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_5\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_4\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_3\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_2\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_1\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_0\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_31\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_30\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_29\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_28\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_27\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_26\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_25\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_24\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_23\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_22\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_21\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_20\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_19\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_18\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_17\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_16\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_15\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_14\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_13\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_12\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_11\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_10\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_9\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_8\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_7\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_6\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_5\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_4\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_3\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_2\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3267
	Net_3274
	\PWM_yellow:Net_113\
	\PWM_yellow:Net_107\
	\PWM_yellow:Net_114\
	\TFT_SPI:BSPIM:mosi_after_ld\
	\TFT_SPI:BSPIM:so_send\
	\TFT_SPI:BSPIM:mosi_fin\
	\TFT_SPI:BSPIM:mosi_cpha_0\
	\TFT_SPI:BSPIM:mosi_cpha_1\
	\TFT_SPI:BSPIM:pre_mosi\
	\TFT_SPI:BSPIM:dpcounter_zero\
	\TFT_SPI:BSPIM:control_7\
	\TFT_SPI:BSPIM:control_6\
	\TFT_SPI:BSPIM:control_5\
	\TFT_SPI:BSPIM:control_4\
	\TFT_SPI:BSPIM:control_3\
	\TFT_SPI:BSPIM:control_2\
	\TFT_SPI:BSPIM:control_1\
	\TFT_SPI:BSPIM:control_0\
	\TFT_SPI:Net_294\
	\TFT_BackLight:PWMUDB:km_run\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode2_2\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode2_1\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode2_0\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode1_2\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode1_1\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode1_0\
	\TFT_BackLight:PWMUDB:capt_rising\
	\TFT_BackLight:PWMUDB:capt_falling\
	\TFT_BackLight:PWMUDB:trig_rise\
	\TFT_BackLight:PWMUDB:trig_fall\
	\TFT_BackLight:PWMUDB:sc_kill\
	\TFT_BackLight:PWMUDB:min_kill\
	\TFT_BackLight:PWMUDB:km_tc\
	\TFT_BackLight:PWMUDB:db_tc\
	\TFT_BackLight:PWMUDB:dith_sel\
	\TFT_BackLight:PWMUDB:compare2\
	\TFT_BackLight:Net_101\
	Net_3332
	Net_3333
	\TFT_BackLight:PWMUDB:MODULE_12:b_31\
	\TFT_BackLight:PWMUDB:MODULE_12:b_30\
	\TFT_BackLight:PWMUDB:MODULE_12:b_29\
	\TFT_BackLight:PWMUDB:MODULE_12:b_28\
	\TFT_BackLight:PWMUDB:MODULE_12:b_27\
	\TFT_BackLight:PWMUDB:MODULE_12:b_26\
	\TFT_BackLight:PWMUDB:MODULE_12:b_25\
	\TFT_BackLight:PWMUDB:MODULE_12:b_24\
	\TFT_BackLight:PWMUDB:MODULE_12:b_23\
	\TFT_BackLight:PWMUDB:MODULE_12:b_22\
	\TFT_BackLight:PWMUDB:MODULE_12:b_21\
	\TFT_BackLight:PWMUDB:MODULE_12:b_20\
	\TFT_BackLight:PWMUDB:MODULE_12:b_19\
	\TFT_BackLight:PWMUDB:MODULE_12:b_18\
	\TFT_BackLight:PWMUDB:MODULE_12:b_17\
	\TFT_BackLight:PWMUDB:MODULE_12:b_16\
	\TFT_BackLight:PWMUDB:MODULE_12:b_15\
	\TFT_BackLight:PWMUDB:MODULE_12:b_14\
	\TFT_BackLight:PWMUDB:MODULE_12:b_13\
	\TFT_BackLight:PWMUDB:MODULE_12:b_12\
	\TFT_BackLight:PWMUDB:MODULE_12:b_11\
	\TFT_BackLight:PWMUDB:MODULE_12:b_10\
	\TFT_BackLight:PWMUDB:MODULE_12:b_9\
	\TFT_BackLight:PWMUDB:MODULE_12:b_8\
	\TFT_BackLight:PWMUDB:MODULE_12:b_7\
	\TFT_BackLight:PWMUDB:MODULE_12:b_6\
	\TFT_BackLight:PWMUDB:MODULE_12:b_5\
	\TFT_BackLight:PWMUDB:MODULE_12:b_4\
	\TFT_BackLight:PWMUDB:MODULE_12:b_3\
	\TFT_BackLight:PWMUDB:MODULE_12:b_2\
	\TFT_BackLight:PWMUDB:MODULE_12:b_1\
	\TFT_BackLight:PWMUDB:MODULE_12:b_0\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_31\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_30\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_29\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_28\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_27\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_26\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_25\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_24\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_31\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_30\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_29\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_28\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_27\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_26\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_25\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_24\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_23\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_22\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_21\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_20\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_19\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_18\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_17\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_16\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_15\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_14\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_13\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_12\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_11\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_10\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_9\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_8\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_7\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_6\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_5\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_4\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_3\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_2\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_1\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:b_0\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_31\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_30\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_29\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_28\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_27\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_26\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_25\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_24\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_23\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_22\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_21\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_20\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_19\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_18\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_17\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_16\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_15\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_14\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_13\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_12\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_11\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_10\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_9\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_8\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_7\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_6\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_5\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_4\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_3\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_2\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_31\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_30\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_29\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_28\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_27\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_26\
	\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3327
	Net_3335
	\TFT_BackLight:Net_113\
	\TFT_BackLight:Net_107\
	\TFT_BackLight:Net_114\

    Synthesized names
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_31\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_30\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_29\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_28\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_27\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_26\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_25\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_24\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_23\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_22\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_21\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_20\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_19\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_18\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_17\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_16\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_15\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_14\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_13\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_12\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_11\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_10\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_9\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_8\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_7\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_6\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_5\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_4\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_3\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_2\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_31\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_30\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_29\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_28\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_27\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_26\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_25\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_24\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_23\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_22\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_21\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_20\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_19\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_18\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_17\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_16\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_15\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_14\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_13\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_12\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_11\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_10\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_9\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_8\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_7\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_6\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_5\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_4\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_3\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_2\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_31\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_30\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_29\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_28\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_27\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_26\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_25\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_24\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_23\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_22\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_21\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_20\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_19\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_18\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_17\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_16\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_15\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_14\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_13\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_12\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_11\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_10\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_9\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_8\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_7\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_6\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_5\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_4\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_3\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_2\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_31\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_30\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_29\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_28\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_27\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_26\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_25\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_24\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_23\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_22\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_21\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_20\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_19\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_18\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_17\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_16\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_15\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_14\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_13\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_12\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_11\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_10\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_9\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_8\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_7\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_6\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_5\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_4\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_3\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_2\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_31\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_30\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_29\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_28\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_27\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_26\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_25\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_24\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_23\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_22\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_21\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_20\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_19\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_18\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_17\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_16\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_15\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_14\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_13\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_12\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_11\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_10\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_9\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_8\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_7\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_6\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_5\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_4\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_3\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_2\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_31\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_30\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_29\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_28\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_27\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_26\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_25\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_24\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_23\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_22\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_21\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_20\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_19\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_18\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_17\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_16\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_15\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_14\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_13\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_12\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_11\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_10\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_9\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_8\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_7\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_6\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_5\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_4\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_3\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_2\

Deleted 980 User equations/components.
Deleted 210 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__RGB_B_net_0
Aliasing \SEVEN_Reg:clk\ to zero
Aliasing \SEVEN_Reg:rst\ to zero
Aliasing tmpOE__SEVEN_DP_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__SEVEN_G_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__SEVEN_F_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__SEVEN_E_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__SEVEN_D_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__SEVEN_C_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__SEVEN_B_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__SEVEN_A_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__SEVEN_SELECT_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__BUTTON_1_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__BUTTON_2_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__BUTTON_4_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__BUTTON_3_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__RGB_R_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__RGB_G_net_0 to tmpOE__RGB_B_net_0
Aliasing \UART_LOG:BUART:tx_hd_send_break\ to zero
Aliasing \UART_LOG:BUART:HalfDuplexSend\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_1\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_0\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_LOG:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_LOG:BUART:tx_status_6\ to zero
Aliasing \UART_LOG:BUART:tx_status_5\ to zero
Aliasing \UART_LOG:BUART:tx_status_4\ to zero
Aliasing \UART_LOG:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_B_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__RGB_B_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__RGB_B_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_1\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__RGB_B_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__RGB_B_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__RGB_B_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_green:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_green:PWMUDB:trig_out\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:reset\ to zero
Aliasing \RGB_PWM_green:PWMUDB:status_6\ to zero
Aliasing \RGB_PWM_green:PWMUDB:status_4\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cmp2\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_green:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_green:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_blue:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:trig_out\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:reset\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:status_6\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:status_4\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cmp2\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_red:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_red:PWMUDB:trig_out\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:reset\ to zero
Aliasing \RGB_PWM_red:PWMUDB:status_6\ to zero
Aliasing \RGB_PWM_red:PWMUDB:status_4\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cmp2\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_red:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_red:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_B_net_0
Aliasing tmpOE__LED_GREEN_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__LED_YELLOW_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__LED_RED_net_0 to tmpOE__RGB_B_net_0
Aliasing \PWM_green:PWMUDB:hwCapture\ to zero
Aliasing \PWM_green:PWMUDB:trig_out\ to tmpOE__RGB_B_net_0
Aliasing \PWM_green:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_green:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_green:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_green:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_green:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_green:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_green:PWMUDB:final_kill\ to tmpOE__RGB_B_net_0
Aliasing \PWM_green:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_green:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_green:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_green:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_green:PWMUDB:reset\ to zero
Aliasing \PWM_green:PWMUDB:status_6\ to zero
Aliasing \PWM_green:PWMUDB:status_4\ to zero
Aliasing \PWM_green:PWMUDB:cmp2\ to zero
Aliasing \PWM_green:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_green:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_green:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_green:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_green:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_green:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_green:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_green:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_green:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_B_net_0
Aliasing \PWM_red:PWMUDB:hwCapture\ to zero
Aliasing \PWM_red:PWMUDB:trig_out\ to tmpOE__RGB_B_net_0
Aliasing \PWM_red:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_red:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_red:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_red:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_red:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_red:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_red:PWMUDB:final_kill\ to tmpOE__RGB_B_net_0
Aliasing \PWM_red:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_red:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_red:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_red:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_red:PWMUDB:reset\ to zero
Aliasing \PWM_red:PWMUDB:status_6\ to zero
Aliasing \PWM_red:PWMUDB:status_4\ to zero
Aliasing \PWM_red:PWMUDB:cmp2\ to zero
Aliasing \PWM_red:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_red:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_red:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_red:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_red:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_red:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_red:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_red:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_red:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_23\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_22\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_21\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_20\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_19\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_18\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_17\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_16\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_15\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_14\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_13\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_12\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_11\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_10\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_9\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_8\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_7\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_6\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_5\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_4\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_3\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_2\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_B_net_0
Aliasing \PWM_yellow:PWMUDB:hwCapture\ to zero
Aliasing \PWM_yellow:PWMUDB:trig_out\ to tmpOE__RGB_B_net_0
Aliasing \PWM_yellow:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:final_kill\ to tmpOE__RGB_B_net_0
Aliasing \PWM_yellow:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:reset\ to zero
Aliasing \PWM_yellow:PWMUDB:status_6\ to zero
Aliasing \PWM_yellow:PWMUDB:status_4\ to zero
Aliasing \PWM_yellow:PWMUDB:cmp2\ to zero
Aliasing \PWM_yellow:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_yellow:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_yellow:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_23\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_22\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_21\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_20\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_19\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_18\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_17\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_16\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_15\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_14\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_13\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_12\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_11\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_10\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_9\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_8\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_7\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_6\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_5\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_4\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_3\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_2\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_B_net_0
Aliasing \TFT_SPI:BSPIM:pol_supprt\ to zero
Aliasing \TFT_SPI:BSPIM:tx_status_3\ to \TFT_SPI:BSPIM:load_rx_data\
Aliasing \TFT_SPI:BSPIM:tx_status_6\ to zero
Aliasing \TFT_SPI:BSPIM:tx_status_5\ to zero
Aliasing \TFT_SPI:BSPIM:rx_status_3\ to zero
Aliasing \TFT_SPI:BSPIM:rx_status_2\ to zero
Aliasing \TFT_SPI:BSPIM:rx_status_1\ to zero
Aliasing \TFT_SPI:BSPIM:rx_status_0\ to zero
Aliasing Net_3286 to zero
Aliasing \TFT_SPI:Net_289\ to zero
Aliasing tmpOE__wTFT_SDA_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__wTFT_SCL_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__TFT_CS_net_0 to tmpOE__RGB_B_net_0
Aliasing Net_3294 to zero
Aliasing tmpOE__TFT_DC_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__TFT_RES_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__wTFT_LED_net_0 to tmpOE__RGB_B_net_0
Aliasing \TFT_BackLight:PWMUDB:hwCapture\ to zero
Aliasing \TFT_BackLight:PWMUDB:trig_out\ to tmpOE__RGB_B_net_0
Aliasing \TFT_BackLight:PWMUDB:runmode_enable\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:runmode_enable\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:final_kill\ to tmpOE__RGB_B_net_0
Aliasing \TFT_BackLight:PWMUDB:dith_count_1\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:dith_count_1\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:dith_count_0\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:dith_count_0\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:reset\ to zero
Aliasing \TFT_BackLight:PWMUDB:status_6\ to zero
Aliasing \TFT_BackLight:PWMUDB:status_4\ to zero
Aliasing \TFT_BackLight:PWMUDB:cmp2\ to zero
Aliasing \TFT_BackLight:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:cs_addr_0\ to zero
Aliasing \TFT_BackLight:PWMUDB:pwm1_i\ to zero
Aliasing \TFT_BackLight:PWMUDB:pwm2_i\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_23\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_22\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_21\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_20\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_19\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_18\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_17\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_16\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_15\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_14\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_13\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_12\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_11\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_10\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_9\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_8\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_7\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_6\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_5\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_4\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_3\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_2\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_B_net_0
Aliasing \UART_LOG:BUART:reset_reg\\D\ to zero
Aliasing \UART_LOG:BUART:rx_break_status\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_green:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_green:PWMUDB:prevCompare1\\D\ to \RGB_PWM_green:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_green:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_green:PWMUDB:status_2\
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_blue:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_blue:PWMUDB:prevCompare1\\D\ to \RGB_PWM_blue:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_blue:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_blue:PWMUDB:status_2\
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_red:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_red:PWMUDB:prevCompare1\\D\ to \RGB_PWM_red:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_red:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_red:PWMUDB:status_2\
Aliasing \PWM_green:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \PWM_green:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_green:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_green:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \PWM_green:PWMUDB:prevCompare1\\D\ to \PWM_green:PWMUDB:pwm_temp\
Aliasing \PWM_green:PWMUDB:tc_i_reg\\D\ to \PWM_green:PWMUDB:status_2\
Aliasing \PWM_red:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \PWM_red:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_red:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_red:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \PWM_red:PWMUDB:prevCompare1\\D\ to \PWM_red:PWMUDB:pwm_temp\
Aliasing \PWM_red:PWMUDB:tc_i_reg\\D\ to \PWM_red:PWMUDB:status_2\
Aliasing \PWM_yellow:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \PWM_yellow:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_yellow:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_yellow:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \PWM_yellow:PWMUDB:prevCompare1\\D\ to \PWM_yellow:PWMUDB:pwm_temp\
Aliasing \PWM_yellow:PWMUDB:tc_i_reg\\D\ to \PWM_yellow:PWMUDB:status_2\
Aliasing \TFT_SPI:BSPIM:so_send_reg\\D\ to zero
Aliasing \TFT_SPI:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \TFT_SPI:BSPIM:dpcounter_one_reg\\D\ to \TFT_SPI:BSPIM:load_rx_data\
Aliasing \TFT_BackLight:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \TFT_BackLight:PWMUDB:prevCapture\\D\ to zero
Aliasing \TFT_BackLight:PWMUDB:trig_last\\D\ to zero
Aliasing \TFT_BackLight:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \TFT_BackLight:PWMUDB:prevCompare1\\D\ to \TFT_BackLight:PWMUDB:pwm_temp\
Aliasing \TFT_BackLight:PWMUDB:tc_i_reg\\D\ to \TFT_BackLight:PWMUDB:status_2\
Removing Rhs of wire Net_3170[2] = \RGB_PWM_blue:Net_96\[982]
Removing Rhs of wire Net_3170[2] = \RGB_PWM_blue:PWMUDB:pwm_i_reg\[974]
Removing Lhs of wire one[7] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \SEVEN_Reg:clk\[9] = zero[6]
Removing Lhs of wire \SEVEN_Reg:rst\[10] = zero[6]
Removing Rhs of wire Net_3172[11] = \SEVEN_Reg:control_out_0\[12]
Removing Rhs of wire Net_3172[11] = \SEVEN_Reg:control_0\[35]
Removing Rhs of wire Net_3173[13] = \SEVEN_Reg:control_out_1\[14]
Removing Rhs of wire Net_3173[13] = \SEVEN_Reg:control_1\[34]
Removing Rhs of wire Net_3174[15] = \SEVEN_Reg:control_out_2\[16]
Removing Rhs of wire Net_3174[15] = \SEVEN_Reg:control_2\[33]
Removing Rhs of wire Net_3175[17] = \SEVEN_Reg:control_out_3\[18]
Removing Rhs of wire Net_3175[17] = \SEVEN_Reg:control_3\[32]
Removing Rhs of wire Net_3176[19] = \SEVEN_Reg:control_out_4\[20]
Removing Rhs of wire Net_3176[19] = \SEVEN_Reg:control_4\[31]
Removing Rhs of wire Net_3177[21] = \SEVEN_Reg:control_out_5\[22]
Removing Rhs of wire Net_3177[21] = \SEVEN_Reg:control_5\[30]
Removing Rhs of wire Net_3178[23] = \SEVEN_Reg:control_out_6\[24]
Removing Rhs of wire Net_3178[23] = \SEVEN_Reg:control_6\[29]
Removing Rhs of wire Net_3179[25] = \SEVEN_Reg:control_out_7\[26]
Removing Rhs of wire Net_3179[25] = \SEVEN_Reg:control_7\[28]
Removing Lhs of wire tmpOE__SEVEN_DP_net_0[37] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_G_net_0[43] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_F_net_0[49] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_E_net_0[55] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_D_net_0[61] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_C_net_0[67] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_B_net_0[73] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_A_net_0[79] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_SELECT_net_0[85] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_1_net_0[96] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_2_net_0[101] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_4_net_0[106] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_3_net_0[111] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__RGB_R_net_0[119] = tmpOE__RGB_B_net_0[1]
Removing Rhs of wire Net_3187[120] = \RGB_PWM_red:Net_96\[1362]
Removing Rhs of wire Net_3187[120] = \RGB_PWM_red:PWMUDB:pwm_i_reg\[1354]
Removing Lhs of wire tmpOE__RGB_G_net_0[126] = tmpOE__RGB_B_net_0[1]
Removing Rhs of wire Net_3188[127] = \RGB_PWM_green:Net_96\[602]
Removing Rhs of wire Net_3188[127] = \RGB_PWM_green:PWMUDB:pwm_i_reg\[594]
Removing Lhs of wire \UART_LOG:Net_61\[134] = \UART_LOG:Net_9\[133]
Removing Lhs of wire \UART_LOG:BUART:tx_hd_send_break\[138] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:HalfDuplexSend\[139] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_1\[140] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_0\[141] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_2\[142] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_1\[143] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_0\[144] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark\[145] = zero[6]
Removing Rhs of wire Net_3196[152] = \UART_LOG:BUART:rx_interrupt_out\[153]
Removing Rhs of wire \UART_LOG:BUART:tx_bitclk_enable_pre\[157] = \UART_LOG:BUART:tx_bitclk_dp\[193]
Removing Lhs of wire \UART_LOG:BUART:tx_counter_tc\[203] = \UART_LOG:BUART:tx_counter_dp\[194]
Removing Lhs of wire \UART_LOG:BUART:tx_status_6\[204] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_status_5\[205] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_status_4\[206] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_status_1\[208] = \UART_LOG:BUART:tx_fifo_empty\[171]
Removing Lhs of wire \UART_LOG:BUART:tx_status_3\[210] = \UART_LOG:BUART:tx_fifo_notfull\[170]
Removing Lhs of wire \UART_LOG:BUART:rx_count7_bit8_wire\[270] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[278] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[289]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[280] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[290]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[281] = \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[306]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[282] = \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[320]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[283] = \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\[284]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\[284] = \UART_LOG:BUART:pollcount_1\[276]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[285] = \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\[286]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\[286] = \UART_LOG:BUART:pollcount_0\[279]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[292] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[293] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[294] = \UART_LOG:BUART:pollcount_1\[276]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\[295] = \UART_LOG:BUART:pollcount_1\[276]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[296] = \UART_LOG:BUART:pollcount_0\[279]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\[297] = \UART_LOG:BUART:pollcount_0\[279]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[298] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[299] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[300] = \UART_LOG:BUART:pollcount_1\[276]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[301] = \UART_LOG:BUART:pollcount_0\[279]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[302] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[303] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[308] = \UART_LOG:BUART:pollcount_1\[276]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\[309] = \UART_LOG:BUART:pollcount_1\[276]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[310] = \UART_LOG:BUART:pollcount_0\[279]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\[311] = \UART_LOG:BUART:pollcount_0\[279]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[312] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[313] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[314] = \UART_LOG:BUART:pollcount_1\[276]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[315] = \UART_LOG:BUART:pollcount_0\[279]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[316] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[317] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_status_1\[324] = zero[6]
Removing Rhs of wire \UART_LOG:BUART:rx_status_2\[325] = \UART_LOG:BUART:rx_parity_error_status\[326]
Removing Rhs of wire \UART_LOG:BUART:rx_status_3\[327] = \UART_LOG:BUART:rx_stop_bit_error\[328]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_4\[338] = \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\[387]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_5\[342] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\[409]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\[343] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\[344] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\[345] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_3\[346] = \UART_LOG:BUART:sRX:MODIN4_6\[347]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_6\[347] = \UART_LOG:BUART:rx_count_6\[265]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_2\[348] = \UART_LOG:BUART:sRX:MODIN4_5\[349]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_5\[349] = \UART_LOG:BUART:rx_count_5\[266]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_1\[350] = \UART_LOG:BUART:sRX:MODIN4_4\[351]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_4\[351] = \UART_LOG:BUART:rx_count_4\[267]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_0\[352] = \UART_LOG:BUART:sRX:MODIN4_3\[353]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_3\[353] = \UART_LOG:BUART:rx_count_3\[268]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\[354] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\[355] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\[356] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\[357] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\[358] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\[359] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\[360] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_6\[361] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_5\[362] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_4\[363] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_3\[364] = \UART_LOG:BUART:rx_count_6\[265]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_2\[365] = \UART_LOG:BUART:rx_count_5\[266]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_1\[366] = \UART_LOG:BUART:rx_count_4\[267]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_0\[367] = \UART_LOG:BUART:rx_count_3\[268]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_6\[368] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_5\[369] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_4\[370] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_3\[371] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_2\[372] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_1\[373] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_0\[374] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newa_0\[389] = \UART_LOG:BUART:rx_postpoll\[224]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newb_0\[390] = \UART_LOG:BUART:rx_parity_bit\[341]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:dataa_0\[391] = \UART_LOG:BUART:rx_postpoll\[224]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:datab_0\[392] = \UART_LOG:BUART:rx_parity_bit\[341]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[393] = \UART_LOG:BUART:rx_postpoll\[224]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[394] = \UART_LOG:BUART:rx_parity_bit\[341]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[396] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[397] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[395]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[398] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[395]
Removing Lhs of wire tmpOE__Rx_1_net_0[420] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[425] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ctrl_enable\[443] = \RGB_PWM_green:PWMUDB:control_7\[435]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwCapture\[453] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwEnable\[454] = \RGB_PWM_green:PWMUDB:control_7\[435]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_out\[458] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\R\[460] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\S\[461] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_enable\[462] = \RGB_PWM_green:PWMUDB:runmode_enable\[459]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\[466] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\[467] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\R\[468] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\S\[469] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill\[472] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_1\[476] = \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_1\[764]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_0\[478] = \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_0\[765]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\R\[479] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\S\[480] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\R\[481] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\S\[482] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:reset\[485] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:status_6\[486] = zero[6]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_5\[487] = \RGB_PWM_green:PWMUDB:final_kill_reg\[501]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:status_4\[488] = zero[6]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_3\[489] = \RGB_PWM_green:PWMUDB:fifo_full\[508]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_1\[491] = \RGB_PWM_green:PWMUDB:cmp2_status_reg\[500]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_0\[492] = \RGB_PWM_green:PWMUDB:cmp1_status_reg\[499]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status\[497] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2\[498] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\R\[502] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\S\[503] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\R\[504] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\S\[505] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\R\[506] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\S\[507] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_2\[509] = \RGB_PWM_green:PWMUDB:tc_i\[464]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_1\[510] = \RGB_PWM_green:PWMUDB:runmode_enable\[459]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_0\[511] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:compare1\[592] = \RGB_PWM_green:PWMUDB:cmp1_less\[563]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm1_i\[597] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm2_i\[599] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm_temp\[605] = \RGB_PWM_green:PWMUDB:cmp1\[495]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_23\[646] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_22\[647] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_21\[648] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_20\[649] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_19\[650] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_18\[651] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_17\[652] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_16\[653] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_15\[654] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_14\[655] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_13\[656] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_12\[657] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_11\[658] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_10\[659] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_9\[660] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_8\[661] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_7\[662] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_6\[663] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_5\[664] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_4\[665] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_3\[666] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_2\[667] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_1\[668] = \RGB_PWM_green:PWMUDB:MODIN5_1\[669]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN5_1\[669] = \RGB_PWM_green:PWMUDB:dith_count_1\[475]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_0\[670] = \RGB_PWM_green:PWMUDB:MODIN5_0\[671]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN5_0\[671] = \RGB_PWM_green:PWMUDB:dith_count_0\[477]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[803] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[804] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ctrl_enable\[823] = \RGB_PWM_blue:PWMUDB:control_7\[815]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwCapture\[833] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwEnable\[834] = \RGB_PWM_blue:PWMUDB:control_7\[815]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_out\[838] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\R\[840] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\S\[841] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_enable\[842] = \RGB_PWM_blue:PWMUDB:runmode_enable\[839]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\[846] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\[847] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\[848] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\[849] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill\[852] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_1\[856] = \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_1\[1144]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_0\[858] = \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_0\[1145]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\R\[859] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\S\[860] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\R\[861] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\S\[862] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:reset\[865] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:status_6\[866] = zero[6]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_5\[867] = \RGB_PWM_blue:PWMUDB:final_kill_reg\[881]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:status_4\[868] = zero[6]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_3\[869] = \RGB_PWM_blue:PWMUDB:fifo_full\[888]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_1\[871] = \RGB_PWM_blue:PWMUDB:cmp2_status_reg\[880]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_0\[872] = \RGB_PWM_blue:PWMUDB:cmp1_status_reg\[879]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status\[877] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2\[878] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\R\[882] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\S\[883] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\R\[884] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\S\[885] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\R\[886] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\S\[887] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_2\[889] = \RGB_PWM_blue:PWMUDB:tc_i\[844]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_1\[890] = \RGB_PWM_blue:PWMUDB:runmode_enable\[839]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_0\[891] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:compare1\[972] = \RGB_PWM_blue:PWMUDB:cmp1_less\[943]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm1_i\[977] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm2_i\[979] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm_temp\[985] = \RGB_PWM_blue:PWMUDB:cmp1\[875]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_23\[1026] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_22\[1027] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_21\[1028] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_20\[1029] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_19\[1030] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_18\[1031] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_17\[1032] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_16\[1033] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_15\[1034] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_14\[1035] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_13\[1036] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_12\[1037] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_11\[1038] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_10\[1039] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_9\[1040] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_8\[1041] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_7\[1042] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_6\[1043] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_5\[1044] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_4\[1045] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_3\[1046] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_2\[1047] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_1\[1048] = \RGB_PWM_blue:PWMUDB:MODIN6_1\[1049]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN6_1\[1049] = \RGB_PWM_blue:PWMUDB:dith_count_1\[855]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_0\[1050] = \RGB_PWM_blue:PWMUDB:MODIN6_0\[1051]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN6_0\[1051] = \RGB_PWM_blue:PWMUDB:dith_count_0\[857]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1183] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1184] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ctrl_enable\[1203] = \RGB_PWM_red:PWMUDB:control_7\[1195]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwCapture\[1213] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwEnable\[1214] = \RGB_PWM_red:PWMUDB:control_7\[1195]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_out\[1218] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\R\[1220] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\S\[1221] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_enable\[1222] = \RGB_PWM_red:PWMUDB:runmode_enable\[1219]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\[1226] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\[1227] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\R\[1228] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\S\[1229] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill\[1232] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_1\[1236] = \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_1\[1524]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_0\[1238] = \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_0\[1525]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\R\[1239] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\S\[1240] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\R\[1241] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\S\[1242] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:reset\[1245] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:status_6\[1246] = zero[6]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_5\[1247] = \RGB_PWM_red:PWMUDB:final_kill_reg\[1261]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:status_4\[1248] = zero[6]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_3\[1249] = \RGB_PWM_red:PWMUDB:fifo_full\[1268]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_1\[1251] = \RGB_PWM_red:PWMUDB:cmp2_status_reg\[1260]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_0\[1252] = \RGB_PWM_red:PWMUDB:cmp1_status_reg\[1259]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status\[1257] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2\[1258] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\R\[1262] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\S\[1263] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\R\[1264] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\S\[1265] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\R\[1266] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\S\[1267] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_2\[1269] = \RGB_PWM_red:PWMUDB:tc_i\[1224]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_1\[1270] = \RGB_PWM_red:PWMUDB:runmode_enable\[1219]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_0\[1271] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:compare1\[1352] = \RGB_PWM_red:PWMUDB:cmp1_less\[1323]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm1_i\[1357] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm2_i\[1359] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm_temp\[1365] = \RGB_PWM_red:PWMUDB:cmp1\[1255]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_23\[1406] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_22\[1407] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_21\[1408] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_20\[1409] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_19\[1410] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_18\[1411] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_17\[1412] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_16\[1413] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_15\[1414] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_14\[1415] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_13\[1416] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_12\[1417] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_11\[1418] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_10\[1419] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_9\[1420] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_8\[1421] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_7\[1422] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_6\[1423] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_5\[1424] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_4\[1425] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_3\[1426] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_2\[1427] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_1\[1428] = \RGB_PWM_red:PWMUDB:MODIN7_1\[1429]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN7_1\[1429] = \RGB_PWM_red:PWMUDB:dith_count_1\[1235]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_0\[1430] = \RGB_PWM_red:PWMUDB:MODIN7_0\[1431]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN7_0\[1431] = \RGB_PWM_red:PWMUDB:dith_count_0\[1237]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1563] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1564] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__LED_GREEN_net_0[1571] = tmpOE__RGB_B_net_0[1]
Removing Rhs of wire Net_3238[1572] = \PWM_green:Net_96\[1763]
Removing Rhs of wire Net_3238[1572] = \PWM_green:PWMUDB:pwm_i_reg\[1755]
Removing Lhs of wire tmpOE__LED_YELLOW_net_0[1578] = tmpOE__RGB_B_net_0[1]
Removing Rhs of wire Net_3239[1579] = \PWM_yellow:Net_96\[2523]
Removing Rhs of wire Net_3239[1579] = \PWM_yellow:PWMUDB:pwm_i_reg\[2515]
Removing Lhs of wire tmpOE__LED_RED_net_0[1585] = tmpOE__RGB_B_net_0[1]
Removing Rhs of wire Net_2426[1586] = \PWM_red:Net_96\[2143]
Removing Rhs of wire Net_2426[1586] = \PWM_red:PWMUDB:pwm_i_reg\[2135]
Removing Lhs of wire \PWM_green:PWMUDB:ctrl_enable\[1604] = \PWM_green:PWMUDB:control_7\[1596]
Removing Lhs of wire \PWM_green:PWMUDB:hwCapture\[1614] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:hwEnable\[1615] = \PWM_green:PWMUDB:control_7\[1596]
Removing Lhs of wire \PWM_green:PWMUDB:trig_out\[1619] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_green:PWMUDB:runmode_enable\\R\[1621] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:runmode_enable\\S\[1622] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:final_enable\[1623] = \PWM_green:PWMUDB:runmode_enable\[1620]
Removing Lhs of wire \PWM_green:PWMUDB:ltch_kill_reg\\R\[1627] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:ltch_kill_reg\\S\[1628] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:min_kill_reg\\R\[1629] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:min_kill_reg\\S\[1630] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:final_kill\[1633] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_green:PWMUDB:add_vi_vv_MODGEN_9_1\[1637] = \PWM_green:PWMUDB:MODULE_9:g2:a0:s_1\[1925]
Removing Lhs of wire \PWM_green:PWMUDB:add_vi_vv_MODGEN_9_0\[1639] = \PWM_green:PWMUDB:MODULE_9:g2:a0:s_0\[1926]
Removing Lhs of wire \PWM_green:PWMUDB:dith_count_1\\R\[1640] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:dith_count_1\\S\[1641] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:dith_count_0\\R\[1642] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:dith_count_0\\S\[1643] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:reset\[1646] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:status_6\[1647] = zero[6]
Removing Rhs of wire \PWM_green:PWMUDB:status_5\[1648] = \PWM_green:PWMUDB:final_kill_reg\[1662]
Removing Lhs of wire \PWM_green:PWMUDB:status_4\[1649] = zero[6]
Removing Rhs of wire \PWM_green:PWMUDB:status_3\[1650] = \PWM_green:PWMUDB:fifo_full\[1669]
Removing Rhs of wire \PWM_green:PWMUDB:status_1\[1652] = \PWM_green:PWMUDB:cmp2_status_reg\[1661]
Removing Rhs of wire \PWM_green:PWMUDB:status_0\[1653] = \PWM_green:PWMUDB:cmp1_status_reg\[1660]
Removing Lhs of wire \PWM_green:PWMUDB:cmp2_status\[1658] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:cmp2\[1659] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:cmp1_status_reg\\R\[1663] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:cmp1_status_reg\\S\[1664] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:cmp2_status_reg\\R\[1665] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:cmp2_status_reg\\S\[1666] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:final_kill_reg\\R\[1667] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:final_kill_reg\\S\[1668] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:cs_addr_2\[1670] = \PWM_green:PWMUDB:tc_i\[1625]
Removing Lhs of wire \PWM_green:PWMUDB:cs_addr_1\[1671] = \PWM_green:PWMUDB:runmode_enable\[1620]
Removing Lhs of wire \PWM_green:PWMUDB:cs_addr_0\[1672] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:compare1\[1753] = \PWM_green:PWMUDB:cmp1_less\[1724]
Removing Lhs of wire \PWM_green:PWMUDB:pwm1_i\[1758] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:pwm2_i\[1760] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:pwm_temp\[1766] = \PWM_green:PWMUDB:cmp1\[1656]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_23\[1807] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_22\[1808] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_21\[1809] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_20\[1810] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_19\[1811] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_18\[1812] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_17\[1813] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_16\[1814] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_15\[1815] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_14\[1816] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_13\[1817] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_12\[1818] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_11\[1819] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_10\[1820] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_9\[1821] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_8\[1822] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_7\[1823] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_6\[1824] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_5\[1825] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_4\[1826] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_3\[1827] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_2\[1828] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_1\[1829] = \PWM_green:PWMUDB:MODIN8_1\[1830]
Removing Lhs of wire \PWM_green:PWMUDB:MODIN8_1\[1830] = \PWM_green:PWMUDB:dith_count_1\[1636]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_0\[1831] = \PWM_green:PWMUDB:MODIN8_0\[1832]
Removing Lhs of wire \PWM_green:PWMUDB:MODIN8_0\[1832] = \PWM_green:PWMUDB:dith_count_0\[1638]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1964] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1965] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_red:PWMUDB:ctrl_enable\[1984] = \PWM_red:PWMUDB:control_7\[1976]
Removing Lhs of wire \PWM_red:PWMUDB:hwCapture\[1994] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:hwEnable\[1995] = \PWM_red:PWMUDB:control_7\[1976]
Removing Lhs of wire \PWM_red:PWMUDB:trig_out\[1999] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_red:PWMUDB:runmode_enable\\R\[2001] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:runmode_enable\\S\[2002] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:final_enable\[2003] = \PWM_red:PWMUDB:runmode_enable\[2000]
Removing Lhs of wire \PWM_red:PWMUDB:ltch_kill_reg\\R\[2007] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:ltch_kill_reg\\S\[2008] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:min_kill_reg\\R\[2009] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:min_kill_reg\\S\[2010] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:final_kill\[2013] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_red:PWMUDB:add_vi_vv_MODGEN_10_1\[2017] = \PWM_red:PWMUDB:MODULE_10:g2:a0:s_1\[2305]
Removing Lhs of wire \PWM_red:PWMUDB:add_vi_vv_MODGEN_10_0\[2019] = \PWM_red:PWMUDB:MODULE_10:g2:a0:s_0\[2306]
Removing Lhs of wire \PWM_red:PWMUDB:dith_count_1\\R\[2020] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:dith_count_1\\S\[2021] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:dith_count_0\\R\[2022] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:dith_count_0\\S\[2023] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:reset\[2026] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:status_6\[2027] = zero[6]
Removing Rhs of wire \PWM_red:PWMUDB:status_5\[2028] = \PWM_red:PWMUDB:final_kill_reg\[2042]
Removing Lhs of wire \PWM_red:PWMUDB:status_4\[2029] = zero[6]
Removing Rhs of wire \PWM_red:PWMUDB:status_3\[2030] = \PWM_red:PWMUDB:fifo_full\[2049]
Removing Rhs of wire \PWM_red:PWMUDB:status_1\[2032] = \PWM_red:PWMUDB:cmp2_status_reg\[2041]
Removing Rhs of wire \PWM_red:PWMUDB:status_0\[2033] = \PWM_red:PWMUDB:cmp1_status_reg\[2040]
Removing Lhs of wire \PWM_red:PWMUDB:cmp2_status\[2038] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:cmp2\[2039] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:cmp1_status_reg\\R\[2043] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:cmp1_status_reg\\S\[2044] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:cmp2_status_reg\\R\[2045] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:cmp2_status_reg\\S\[2046] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:final_kill_reg\\R\[2047] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:final_kill_reg\\S\[2048] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:cs_addr_2\[2050] = \PWM_red:PWMUDB:tc_i\[2005]
Removing Lhs of wire \PWM_red:PWMUDB:cs_addr_1\[2051] = \PWM_red:PWMUDB:runmode_enable\[2000]
Removing Lhs of wire \PWM_red:PWMUDB:cs_addr_0\[2052] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:compare1\[2133] = \PWM_red:PWMUDB:cmp1_less\[2104]
Removing Lhs of wire \PWM_red:PWMUDB:pwm1_i\[2138] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:pwm2_i\[2140] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:pwm_temp\[2146] = \PWM_red:PWMUDB:cmp1\[2036]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_23\[2187] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_22\[2188] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_21\[2189] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_20\[2190] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_19\[2191] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_18\[2192] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_17\[2193] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_16\[2194] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_15\[2195] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_14\[2196] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_13\[2197] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_12\[2198] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_11\[2199] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_10\[2200] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_9\[2201] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_8\[2202] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_7\[2203] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_6\[2204] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_5\[2205] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_4\[2206] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_3\[2207] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_2\[2208] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_1\[2209] = \PWM_red:PWMUDB:MODIN9_1\[2210]
Removing Lhs of wire \PWM_red:PWMUDB:MODIN9_1\[2210] = \PWM_red:PWMUDB:dith_count_1\[2016]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_0\[2211] = \PWM_red:PWMUDB:MODIN9_0\[2212]
Removing Lhs of wire \PWM_red:PWMUDB:MODIN9_0\[2212] = \PWM_red:PWMUDB:dith_count_0\[2018]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2344] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2345] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:ctrl_enable\[2364] = \PWM_yellow:PWMUDB:control_7\[2356]
Removing Lhs of wire \PWM_yellow:PWMUDB:hwCapture\[2374] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:hwEnable\[2375] = \PWM_yellow:PWMUDB:control_7\[2356]
Removing Lhs of wire \PWM_yellow:PWMUDB:trig_out\[2379] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:runmode_enable\\R\[2381] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:runmode_enable\\S\[2382] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_enable\[2383] = \PWM_yellow:PWMUDB:runmode_enable\[2380]
Removing Lhs of wire \PWM_yellow:PWMUDB:ltch_kill_reg\\R\[2387] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:ltch_kill_reg\\S\[2388] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:min_kill_reg\\R\[2389] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:min_kill_reg\\S\[2390] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_kill\[2393] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_1\[2397] = \PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_1\[2685]
Removing Lhs of wire \PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_0\[2399] = \PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_0\[2686]
Removing Lhs of wire \PWM_yellow:PWMUDB:dith_count_1\\R\[2400] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:dith_count_1\\S\[2401] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:dith_count_0\\R\[2402] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:dith_count_0\\S\[2403] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:reset\[2406] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:status_6\[2407] = zero[6]
Removing Rhs of wire \PWM_yellow:PWMUDB:status_5\[2408] = \PWM_yellow:PWMUDB:final_kill_reg\[2422]
Removing Lhs of wire \PWM_yellow:PWMUDB:status_4\[2409] = zero[6]
Removing Rhs of wire \PWM_yellow:PWMUDB:status_3\[2410] = \PWM_yellow:PWMUDB:fifo_full\[2429]
Removing Rhs of wire \PWM_yellow:PWMUDB:status_1\[2412] = \PWM_yellow:PWMUDB:cmp2_status_reg\[2421]
Removing Rhs of wire \PWM_yellow:PWMUDB:status_0\[2413] = \PWM_yellow:PWMUDB:cmp1_status_reg\[2420]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp2_status\[2418] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp2\[2419] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp1_status_reg\\R\[2423] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp1_status_reg\\S\[2424] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp2_status_reg\\R\[2425] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp2_status_reg\\S\[2426] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_kill_reg\\R\[2427] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_kill_reg\\S\[2428] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:cs_addr_2\[2430] = \PWM_yellow:PWMUDB:tc_i\[2385]
Removing Lhs of wire \PWM_yellow:PWMUDB:cs_addr_1\[2431] = \PWM_yellow:PWMUDB:runmode_enable\[2380]
Removing Lhs of wire \PWM_yellow:PWMUDB:cs_addr_0\[2432] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:compare1\[2513] = \PWM_yellow:PWMUDB:cmp1_less\[2484]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm1_i\[2518] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm2_i\[2520] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm_temp\[2526] = \PWM_yellow:PWMUDB:cmp1\[2416]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_23\[2567] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_22\[2568] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_21\[2569] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_20\[2570] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_19\[2571] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_18\[2572] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_17\[2573] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_16\[2574] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_15\[2575] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_14\[2576] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_13\[2577] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_12\[2578] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_11\[2579] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_10\[2580] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_9\[2581] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_8\[2582] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_7\[2583] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_6\[2584] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_5\[2585] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_4\[2586] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_3\[2587] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_2\[2588] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_1\[2589] = \PWM_yellow:PWMUDB:MODIN10_1\[2590]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODIN10_1\[2590] = \PWM_yellow:PWMUDB:dith_count_1\[2396]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_0\[2591] = \PWM_yellow:PWMUDB:MODIN10_0\[2592]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODIN10_0\[2592] = \PWM_yellow:PWMUDB:dith_count_0\[2398]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[2724] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[2725] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \TFT_SPI:Net_276\[2731] = Net_3285[2732]
Removing Rhs of wire \TFT_SPI:BSPIM:load_rx_data\[2735] = \TFT_SPI:BSPIM:dpcounter_one\[2736]
Removing Lhs of wire \TFT_SPI:BSPIM:pol_supprt\[2737] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:miso_to_dp\[2738] = \TFT_SPI:Net_244\[2739]
Removing Lhs of wire \TFT_SPI:Net_244\[2739] = zero[6]
Removing Rhs of wire Net_3287[2743] = \TFT_SPI:BSPIM:mosi_reg\[2744]
Removing Rhs of wire \TFT_SPI:BSPIM:tx_status_1\[2766] = \TFT_SPI:BSPIM:dpMOSI_fifo_empty\[2767]
Removing Rhs of wire \TFT_SPI:BSPIM:tx_status_2\[2768] = \TFT_SPI:BSPIM:dpMOSI_fifo_not_full\[2769]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_3\[2770] = \TFT_SPI:BSPIM:load_rx_data\[2735]
Removing Rhs of wire \TFT_SPI:BSPIM:rx_status_4\[2772] = \TFT_SPI:BSPIM:dpMISO_fifo_full\[2773]
Removing Rhs of wire \TFT_SPI:BSPIM:rx_status_5\[2774] = \TFT_SPI:BSPIM:dpMISO_fifo_not_empty\[2775]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_6\[2777] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_5\[2778] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_3\[2779] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_2\[2780] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_1\[2781] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_0\[2782] = zero[6]
Removing Lhs of wire \TFT_SPI:Net_273\[2792] = zero[6]
Removing Lhs of wire Net_3286[2832] = zero[6]
Removing Lhs of wire \TFT_SPI:Net_289\[2833] = zero[6]
Removing Lhs of wire tmpOE__wTFT_SDA_net_0[2835] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__wTFT_SCL_net_0[2841] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__TFT_CS_net_0[2847] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire Net_3294[2848] = zero[6]
Removing Lhs of wire tmpOE__TFT_DC_net_0[2854] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__TFT_RES_net_0[2860] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__wTFT_LED_net_0[2866] = tmpOE__RGB_B_net_0[1]
Removing Rhs of wire Net_3331[2867] = \TFT_BackLight:Net_96\[2997]
Removing Rhs of wire Net_3331[2867] = \TFT_BackLight:PWMUDB:pwm_i_reg\[2989]
Removing Lhs of wire \TFT_BackLight:PWMUDB:ctrl_enable\[2886] = \TFT_BackLight:PWMUDB:control_7\[2878]
Removing Lhs of wire \TFT_BackLight:PWMUDB:hwCapture\[2896] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:hwEnable\[2897] = \TFT_BackLight:PWMUDB:control_7\[2878]
Removing Lhs of wire \TFT_BackLight:PWMUDB:trig_out\[2901] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \TFT_BackLight:PWMUDB:runmode_enable\\R\[2903] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:runmode_enable\\S\[2904] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_enable\[2905] = \TFT_BackLight:PWMUDB:runmode_enable\[2902]
Removing Lhs of wire \TFT_BackLight:PWMUDB:ltch_kill_reg\\R\[2909] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:ltch_kill_reg\\S\[2910] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:min_kill_reg\\R\[2911] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:min_kill_reg\\S\[2912] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_kill\[2915] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_1\[2919] = \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_1\[3159]
Removing Lhs of wire \TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_12_0\[2921] = \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_0\[3160]
Removing Lhs of wire \TFT_BackLight:PWMUDB:dith_count_1\\R\[2922] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:dith_count_1\\S\[2923] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:dith_count_0\\R\[2924] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:dith_count_0\\S\[2925] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:reset\[2928] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:status_6\[2929] = zero[6]
Removing Rhs of wire \TFT_BackLight:PWMUDB:status_5\[2930] = \TFT_BackLight:PWMUDB:final_kill_reg\[2944]
Removing Lhs of wire \TFT_BackLight:PWMUDB:status_4\[2931] = zero[6]
Removing Rhs of wire \TFT_BackLight:PWMUDB:status_3\[2932] = \TFT_BackLight:PWMUDB:fifo_full\[2951]
Removing Rhs of wire \TFT_BackLight:PWMUDB:status_1\[2934] = \TFT_BackLight:PWMUDB:cmp2_status_reg\[2943]
Removing Rhs of wire \TFT_BackLight:PWMUDB:status_0\[2935] = \TFT_BackLight:PWMUDB:cmp1_status_reg\[2942]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp2_status\[2940] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp2\[2941] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp1_status_reg\\R\[2945] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp1_status_reg\\S\[2946] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp2_status_reg\\R\[2947] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp2_status_reg\\S\[2948] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_kill_reg\\R\[2949] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_kill_reg\\S\[2950] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cs_addr_2\[2952] = \TFT_BackLight:PWMUDB:tc_i\[2907]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cs_addr_1\[2953] = \TFT_BackLight:PWMUDB:runmode_enable\[2902]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cs_addr_0\[2954] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:compare1\[2987] = \TFT_BackLight:PWMUDB:cmp1_less\[2958]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm1_i\[2992] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm2_i\[2994] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm_temp\[3000] = \TFT_BackLight:PWMUDB:cmp1\[2938]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_23\[3041] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_22\[3042] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_21\[3043] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_20\[3044] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_19\[3045] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_18\[3046] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_17\[3047] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_16\[3048] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_15\[3049] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_14\[3050] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_13\[3051] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_12\[3052] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_11\[3053] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_10\[3054] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_9\[3055] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_8\[3056] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_7\[3057] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_6\[3058] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_5\[3059] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_4\[3060] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_3\[3061] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_2\[3062] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_1\[3063] = \TFT_BackLight:PWMUDB:MODIN11_1\[3064]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODIN11_1\[3064] = \TFT_BackLight:PWMUDB:dith_count_1\[2918]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:a_0\[3065] = \TFT_BackLight:PWMUDB:MODIN11_0\[3066]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODIN11_0\[3066] = \TFT_BackLight:PWMUDB:dith_count_0\[2920]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\[3198] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\[3199] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:reset_reg\\D\[3208] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_bitclk\\D\[3223] = \UART_LOG:BUART:rx_bitclk_pre\[259]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_pre\\D\[3232] = \UART_LOG:BUART:rx_parity_error_pre\[336]
Removing Lhs of wire \UART_LOG:BUART:rx_break_status\\D\[3233] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\D\[3237] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:prevCapture\\D\[3238] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_last\\D\[3239] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\[3242] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:prevCompare1\\D\[3245] = \RGB_PWM_green:PWMUDB:cmp1\[495]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\D\[3246] = \RGB_PWM_green:PWMUDB:cmp1_status\[496]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\D\[3247] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm_i_reg\\D\[3249] = \RGB_PWM_green:PWMUDB:pwm_i\[595]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm1_i_reg\\D\[3250] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm2_i_reg\\D\[3251] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:tc_i_reg\\D\[3252] = \RGB_PWM_green:PWMUDB:status_2\[490]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\[3253] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:prevCapture\\D\[3254] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_last\\D\[3255] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\[3258] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:prevCompare1\\D\[3261] = \RGB_PWM_blue:PWMUDB:cmp1\[875]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\D\[3262] = \RGB_PWM_blue:PWMUDB:cmp1_status\[876]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\D\[3263] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm_i_reg\\D\[3265] = \RGB_PWM_blue:PWMUDB:pwm_i\[975]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm1_i_reg\\D\[3266] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm2_i_reg\\D\[3267] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:tc_i_reg\\D\[3268] = \RGB_PWM_blue:PWMUDB:status_2\[870]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\D\[3269] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:prevCapture\\D\[3270] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_last\\D\[3271] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\[3274] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:prevCompare1\\D\[3277] = \RGB_PWM_red:PWMUDB:cmp1\[1255]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\D\[3278] = \RGB_PWM_red:PWMUDB:cmp1_status\[1256]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\D\[3279] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm_i_reg\\D\[3281] = \RGB_PWM_red:PWMUDB:pwm_i\[1355]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm1_i_reg\\D\[3282] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm2_i_reg\\D\[3283] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:tc_i_reg\\D\[3284] = \RGB_PWM_red:PWMUDB:status_2\[1250]
Removing Lhs of wire \PWM_green:PWMUDB:min_kill_reg\\D\[3285] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_green:PWMUDB:prevCapture\\D\[3286] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:trig_last\\D\[3287] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:ltch_kill_reg\\D\[3290] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_green:PWMUDB:prevCompare1\\D\[3293] = \PWM_green:PWMUDB:cmp1\[1656]
Removing Lhs of wire \PWM_green:PWMUDB:cmp1_status_reg\\D\[3294] = \PWM_green:PWMUDB:cmp1_status\[1657]
Removing Lhs of wire \PWM_green:PWMUDB:cmp2_status_reg\\D\[3295] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:pwm_i_reg\\D\[3297] = \PWM_green:PWMUDB:pwm_i\[1756]
Removing Lhs of wire \PWM_green:PWMUDB:pwm1_i_reg\\D\[3298] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:pwm2_i_reg\\D\[3299] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:tc_i_reg\\D\[3300] = \PWM_green:PWMUDB:status_2\[1651]
Removing Lhs of wire \PWM_red:PWMUDB:min_kill_reg\\D\[3301] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_red:PWMUDB:prevCapture\\D\[3302] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:trig_last\\D\[3303] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:ltch_kill_reg\\D\[3306] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_red:PWMUDB:prevCompare1\\D\[3309] = \PWM_red:PWMUDB:cmp1\[2036]
Removing Lhs of wire \PWM_red:PWMUDB:cmp1_status_reg\\D\[3310] = \PWM_red:PWMUDB:cmp1_status\[2037]
Removing Lhs of wire \PWM_red:PWMUDB:cmp2_status_reg\\D\[3311] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:pwm_i_reg\\D\[3313] = \PWM_red:PWMUDB:pwm_i\[2136]
Removing Lhs of wire \PWM_red:PWMUDB:pwm1_i_reg\\D\[3314] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:pwm2_i_reg\\D\[3315] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:tc_i_reg\\D\[3316] = \PWM_red:PWMUDB:status_2\[2031]
Removing Lhs of wire \PWM_yellow:PWMUDB:min_kill_reg\\D\[3317] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:prevCapture\\D\[3318] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:trig_last\\D\[3319] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:ltch_kill_reg\\D\[3322] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:prevCompare1\\D\[3325] = \PWM_yellow:PWMUDB:cmp1\[2416]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp1_status_reg\\D\[3326] = \PWM_yellow:PWMUDB:cmp1_status\[2417]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp2_status_reg\\D\[3327] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm_i_reg\\D\[3329] = \PWM_yellow:PWMUDB:pwm_i\[2516]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm1_i_reg\\D\[3330] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm2_i_reg\\D\[3331] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:tc_i_reg\\D\[3332] = \PWM_yellow:PWMUDB:status_2\[2411]
Removing Lhs of wire \TFT_SPI:BSPIM:so_send_reg\\D\[3333] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:mosi_pre_reg\\D\[3339] = zero[6]
Removing Lhs of wire \TFT_SPI:BSPIM:dpcounter_one_reg\\D\[3341] = \TFT_SPI:BSPIM:load_rx_data\[2735]
Removing Lhs of wire \TFT_SPI:BSPIM:mosi_from_dp_reg\\D\[3342] = \TFT_SPI:BSPIM:mosi_from_dp\[2750]
Removing Lhs of wire \TFT_BackLight:PWMUDB:min_kill_reg\\D\[3346] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \TFT_BackLight:PWMUDB:prevCapture\\D\[3347] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:trig_last\\D\[3348] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:ltch_kill_reg\\D\[3351] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \TFT_BackLight:PWMUDB:prevCompare1\\D\[3354] = \TFT_BackLight:PWMUDB:cmp1\[2938]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp1_status_reg\\D\[3355] = \TFT_BackLight:PWMUDB:cmp1_status\[2939]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp2_status_reg\\D\[3356] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm_i_reg\\D\[3358] = \TFT_BackLight:PWMUDB:pwm_i\[2990]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm1_i_reg\\D\[3359] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm2_i_reg\\D\[3360] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:tc_i_reg\\D\[3361] = \TFT_BackLight:PWMUDB:status_2\[2933]

------------------------------------------------------
Aliased 0 equations, 735 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__RGB_B_net_0' (cost = 0):
tmpOE__RGB_B_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_addressmatch\' (cost = 0):
\UART_LOG:BUART:rx_addressmatch\ <= (\UART_LOG:BUART:rx_addressmatch2\
	OR \UART_LOG:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre\' (cost = 1):
\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_LOG:BUART:rx_bitclk_pre16x\ <= ((not \UART_LOG:BUART:rx_count_2\ and \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit1\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit1\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit2\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit2\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:pollingrange\' (cost = 4):
\UART_LOG:BUART:pollingrange\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_green:PWMUDB:cmp1\ <= (\RGB_PWM_green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_blue:PWMUDB:cmp1\ <= (\RGB_PWM_blue:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_red:PWMUDB:cmp1\ <= (\RGB_PWM_red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:cmp1\' (cost = 0):
\PWM_green:PWMUDB:cmp1\ <= (\PWM_green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_green:PWMUDB:dith_count_1\ and \PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:cmp1\' (cost = 0):
\PWM_red:PWMUDB:cmp1\ <= (\PWM_red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_red:PWMUDB:dith_count_1\ and \PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:cmp1\' (cost = 0):
\PWM_yellow:PWMUDB:cmp1\ <= (\PWM_yellow:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_yellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_0\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_0\ <= (not \PWM_yellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_yellow:PWMUDB:dith_count_1\ and \PWM_yellow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\TFT_SPI:BSPIM:load_rx_data\' (cost = 1):
\TFT_SPI:BSPIM:load_rx_data\ <= ((not \TFT_SPI:BSPIM:count_4\ and not \TFT_SPI:BSPIM:count_3\ and not \TFT_SPI:BSPIM:count_2\ and not \TFT_SPI:BSPIM:count_1\ and \TFT_SPI:BSPIM:count_0\));

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:cmp1\' (cost = 0):
\TFT_BackLight:PWMUDB:cmp1\ <= (\TFT_BackLight:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\TFT_BackLight:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_0\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_0\ <= (not \TFT_BackLight:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\TFT_BackLight:PWMUDB:dith_count_1\ and \TFT_BackLight:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:pollcount_1\)
	OR (not \UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \RGB_PWM_green:PWMUDB:dith_count_0\ and \RGB_PWM_green:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \RGB_PWM_blue:PWMUDB:dith_count_0\ and \RGB_PWM_blue:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \RGB_PWM_red:PWMUDB:dith_count_0\ and \RGB_PWM_red:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_green:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_green:PWMUDB:dith_count_0\ and \PWM_green:PWMUDB:dith_count_1\)
	OR (not \PWM_green:PWMUDB:dith_count_1\ and \PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\PWM_red:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \PWM_red:PWMUDB:dith_count_0\ and \PWM_red:PWMUDB:dith_count_1\)
	OR (not \PWM_red:PWMUDB:dith_count_1\ and \PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_1\' (cost = 2):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_1\ <= ((not \PWM_yellow:PWMUDB:dith_count_0\ and \PWM_yellow:PWMUDB:dith_count_1\)
	OR (not \PWM_yellow:PWMUDB:dith_count_1\ and \PWM_yellow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_1\' (cost = 2):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:s_1\ <= ((not \TFT_BackLight:PWMUDB:dith_count_0\ and \TFT_BackLight:PWMUDB:dith_count_1\)
	OR (not \TFT_BackLight:PWMUDB:dith_count_1\ and \TFT_BackLight:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_postpoll\' (cost = 72):
\UART_LOG:BUART:rx_postpoll\ <= (\UART_LOG:BUART:pollcount_1\
	OR (Net_3193 and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_3193 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_3193 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_3193 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_3193 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 202 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_LOG:BUART:rx_status_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_6\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_green:PWMUDB:final_capture\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_red:PWMUDB:final_capture\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_yellow:PWMUDB:final_capture\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \TFT_BackLight:PWMUDB:final_capture\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_LOG:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_addr_match_status\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_green:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_red:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_yellow:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \TFT_BackLight:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_LOG:BUART:rx_bitclk_enable\[223] = \UART_LOG:BUART:rx_bitclk\[271]
Removing Lhs of wire \UART_LOG:BUART:rx_status_0\[322] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_status_6\[331] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_capture\[513] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[774] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[784] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[794] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_capture\[893] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1154] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1164] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1174] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_capture\[1273] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1534] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1544] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1554] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:final_capture\[1674] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1935] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1945] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1955] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:final_capture\[2054] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[2315] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[2325] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[2335] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_capture\[2434] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[2695] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[2705] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[2715] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_capture\[2956] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_24\[3169] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_16\[3179] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_8\[3189] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark_last\\D\[3215] = \UART_LOG:BUART:tx_ctrl_mark_last\[214]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_status\\D\[3227] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_status\\D\[3228] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_addr_match_status\\D\[3230] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_pre\\D\[3231] = \UART_LOG:BUART:rx_markspace_pre\[335]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_bit\\D\[3236] = \UART_LOG:BUART:rx_parity_bit\[341]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\D\[3240] = \RGB_PWM_green:PWMUDB:control_7\[435]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\D\[3248] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\D\[3256] = \RGB_PWM_blue:PWMUDB:control_7\[815]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\D\[3264] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\D\[3272] = \RGB_PWM_red:PWMUDB:control_7\[1195]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\D\[3280] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:runmode_enable\\D\[3288] = \PWM_green:PWMUDB:control_7\[1596]
Removing Lhs of wire \PWM_green:PWMUDB:final_kill_reg\\D\[3296] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:runmode_enable\\D\[3304] = \PWM_red:PWMUDB:control_7\[1976]
Removing Lhs of wire \PWM_red:PWMUDB:final_kill_reg\\D\[3312] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:runmode_enable\\D\[3320] = \PWM_yellow:PWMUDB:control_7\[2356]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_kill_reg\\D\[3328] = zero[6]
Removing Lhs of wire \TFT_BackLight:PWMUDB:runmode_enable\\D\[3349] = \TFT_BackLight:PWMUDB:control_7\[2878]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_kill_reg\\D\[3357] = zero[6]

------------------------------------------------------
Aliased 0 equations, 51 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_LOG:BUART:rx_parity_bit\ and Net_3193 and \UART_LOG:BUART:pollcount_0\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not Net_3193 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:rx_parity_bit\ and \UART_LOG:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\AMA_EOS\Lab_Assignments\Assignment03\AMA_EOS_Lab_3\AMA_EOS_Lab_3.cydsn\AMA_EOS_Lab_3.cyprj -dcpsoc3 AMA_EOS_Lab_3.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.258ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 26 January 2026 01:07:01
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\AMA_EOS\Lab_Assignments\Assignment03\AMA_EOS_Lab_3\AMA_EOS_Lab_3.cydsn\AMA_EOS_Lab_3.cyprj -d CY8C5888LTI-LP097 AMA_EOS_Lab_3.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \TFT_BackLight:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_LOG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \TFT_SPI:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \TFT_SPI:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock Clock_2 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PWM_Clock'. Fanout=6, Signal=Net_604
    Digital Clock 1: Automatic-assigning  clock 'UART_LOG_IntClock'. Fanout=1, Signal=\UART_LOG:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_3324
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_LOG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_LOG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_LOG_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_blue:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_yellow:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \TFT_SPI:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \TFT_BackLight:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_LOG:BUART:rx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:rx_address_detected\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_error_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_markspace_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_state_1\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_state_1\ (fanout=8)

    Removing \UART_LOG:BUART:tx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:tx_mark\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RGB_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_B(0)__PA ,
            pin_input => Net_3170 ,
            pad => RGB_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_DP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_DP(0)__PA ,
            pin_input => Net_3172 ,
            pad => SEVEN_DP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_G(0)__PA ,
            pin_input => Net_3173 ,
            pad => SEVEN_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_F(0)__PA ,
            pin_input => Net_3174 ,
            pad => SEVEN_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_E(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_E(0)__PA ,
            pin_input => Net_3175 ,
            pad => SEVEN_E(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_D(0)__PA ,
            pin_input => Net_3176 ,
            pad => SEVEN_D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_C(0)__PA ,
            pin_input => Net_3177 ,
            pad => SEVEN_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_B(0)__PA ,
            pin_input => Net_3178 ,
            pad => SEVEN_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_A(0)__PA ,
            pin_input => Net_3179 ,
            pad => SEVEN_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_SELECT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_SELECT(0)__PA ,
            pad => SEVEN_SELECT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_1(0)__PA ,
            fb => Net_3182 ,
            pad => BUTTON_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_2(0)__PA ,
            fb => Net_3183 ,
            pad => BUTTON_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_4(0)__PA ,
            fb => Net_3185 ,
            pad => BUTTON_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_3(0)__PA ,
            fb => Net_3184 ,
            pad => BUTTON_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_R(0)__PA ,
            pin_input => Net_3187 ,
            pad => RGB_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_G(0)__PA ,
            pin_input => Net_3188 ,
            pad => RGB_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_3193 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_3197 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GREEN(0)__PA ,
            pin_input => Net_3238 ,
            pad => LED_GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_YELLOW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_YELLOW(0)__PA ,
            pin_input => Net_3239 ,
            pad => LED_YELLOW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RED(0)__PA ,
            pin_input => Net_2426 ,
            pad => LED_RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = wTFT_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => wTFT_SDA(0)__PA ,
            pin_input => Net_3287 ,
            pad => wTFT_SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = wTFT_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => wTFT_SCL(0)__PA ,
            pin_input => Net_3290 ,
            pad => wTFT_SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_CS(0)__PA ,
            pad => TFT_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_DC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_DC(0)__PA ,
            pad => TFT_DC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_RES(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_RES(0)__PA ,
            pad => TFT_RES(0)_PAD );
        Properties:
        {
        }

    Pin : Name = wTFT_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => wTFT_LED(0)__PA ,
            pin_input => Net_3331 ,
            pad => wTFT_LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_3181, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3182 * !Net_3183 * !Net_3184 * !Net_3185
        );
        Output = Net_3181 (fanout=1)

    MacroCell: Name=Net_3197, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_3197 (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_3193 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_green:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * \RGB_PWM_red:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_red:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_green:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:runmode_enable\ * \PWM_green:PWMUDB:tc_i\
        );
        Output = \PWM_green:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_red:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:runmode_enable\ * \PWM_red:PWMUDB:tc_i\
        );
        Output = \PWM_red:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_yellow:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:runmode_enable\ * \PWM_yellow:PWMUDB:tc_i\
        );
        Output = \PWM_yellow:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\
        );
        Output = \TFT_SPI:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\TFT_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:rx_status_4\
        );
        Output = \TFT_SPI:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\TFT_BackLight:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:runmode_enable\ * 
              \TFT_BackLight:PWMUDB:tc_i\
        );
        Output = \TFT_BackLight:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_3193
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_3193 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_3193 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_3193
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_3193 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_3193 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_3193
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3193
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_green:PWMUDB:prevCompare1\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3188, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_3188 (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_blue:PWMUDB:prevCompare1\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3170, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_3170 (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_red:PWMUDB:prevCompare1\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3187, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_3187 (fanout=1)

    MacroCell: Name=\PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:control_7\
        );
        Output = \PWM_green:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_green:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_green:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_green:PWMUDB:prevCompare1\ * \PWM_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_green:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3238, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:runmode_enable\ * 
              \PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_3238 (fanout=1)

    MacroCell: Name=\PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:control_7\
        );
        Output = \PWM_red:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_red:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_red:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_red:PWMUDB:prevCompare1\ * \PWM_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_red:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_2426, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:runmode_enable\ * \PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_2426 (fanout=1)

    MacroCell: Name=\PWM_yellow:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:control_7\
        );
        Output = \PWM_yellow:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_yellow:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_yellow:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_yellow:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_yellow:PWMUDB:prevCompare1\ * 
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_yellow:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3239, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:runmode_enable\ * 
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = Net_3239 (fanout=1)

    MacroCell: Name=Net_3287, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_3287 * !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:mosi_from_dp\
            + !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_3287 (fanout=2)

    MacroCell: Name=\TFT_SPI:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              \TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:ld_ident\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\TFT_SPI:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\TFT_SPI:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\
            + !\TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_3292, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * !Net_3292
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !Net_3292
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * !Net_3292
        );
        Output = Net_3292 (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
        );
        Output = \TFT_SPI:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\TFT_SPI:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
        );
        Output = \TFT_SPI:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_3290, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * Net_3290
        );
        Output = Net_3290 (fanout=2)

    MacroCell: Name=\TFT_BackLight:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3324) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:control_7\
        );
        Output = \TFT_BackLight:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\TFT_BackLight:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3324) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = \TFT_BackLight:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\TFT_BackLight:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3324) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_BackLight:PWMUDB:prevCompare1\ * 
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = \TFT_BackLight:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3331, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3324) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:runmode_enable\ * 
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = Net_3331 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_LOG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
            ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
            route_si => \UART_LOG:BUART:rx_postpoll\ ,
            f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_green:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_blue:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_red:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_green:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_green:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_green:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_green:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_green:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_green:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_green:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_green:PWMUDB:status_3\ ,
            chain_in => \PWM_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_green:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_red:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_red:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_red:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_red:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_red:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_red:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_red:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_red:PWMUDB:status_3\ ,
            chain_in => \PWM_red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_red:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_yellow:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \PWM_yellow:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_yellow:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_yellow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_yellow:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_yellow:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \PWM_yellow:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_yellow:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_yellow:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_yellow:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_yellow:PWMUDB:status_3\ ,
            chain_in => \PWM_yellow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_yellow:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\TFT_SPI:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \TFT_SPI:BSPIM:state_2\ ,
            cs_addr_1 => \TFT_SPI:BSPIM:state_1\ ,
            cs_addr_0 => \TFT_SPI:BSPIM:state_0\ ,
            f1_load => \TFT_SPI:BSPIM:load_rx_data\ ,
            so_comb => \TFT_SPI:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \TFT_SPI:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \TFT_SPI:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \TFT_SPI:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \TFT_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_3324 ,
            cs_addr_2 => \TFT_BackLight:PWMUDB:tc_i\ ,
            cs_addr_1 => \TFT_BackLight:PWMUDB:runmode_enable\ ,
            cl0_comb => \TFT_BackLight:PWMUDB:cmp1_less\ ,
            z0_comb => \TFT_BackLight:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \TFT_BackLight:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_LOG:BUART:tx_status_2\ ,
            status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_LOG:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_5 => \UART_LOG:BUART:rx_status_5\ ,
            status_4 => \UART_LOG:BUART:rx_status_4\ ,
            status_3 => \UART_LOG:BUART:rx_status_3\ ,
            interrupt => Net_3196 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_green:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_604 ,
            status_3 => \RGB_PWM_green:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_green:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_green:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_blue:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_604 ,
            status_3 => \RGB_PWM_blue:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_blue:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_blue:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_red:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_604 ,
            status_3 => \RGB_PWM_red:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_red:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_red:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_green:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_604 ,
            status_3 => \PWM_green:PWMUDB:status_3\ ,
            status_2 => \PWM_green:PWMUDB:status_2\ ,
            status_0 => \PWM_green:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_red:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_604 ,
            status_3 => \PWM_red:PWMUDB:status_3\ ,
            status_2 => \PWM_red:PWMUDB:status_2\ ,
            status_0 => \PWM_red:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_yellow:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_604 ,
            status_3 => \PWM_yellow:PWMUDB:status_3\ ,
            status_2 => \PWM_yellow:PWMUDB:status_2\ ,
            status_0 => \PWM_yellow:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TFT_SPI:BSPIM:TxStsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_4 => \TFT_SPI:BSPIM:tx_status_4\ ,
            status_3 => \TFT_SPI:BSPIM:load_rx_data\ ,
            status_2 => \TFT_SPI:BSPIM:tx_status_2\ ,
            status_1 => \TFT_SPI:BSPIM:tx_status_1\ ,
            status_0 => \TFT_SPI:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TFT_SPI:BSPIM:RxStsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \TFT_SPI:BSPIM:rx_status_6\ ,
            status_5 => \TFT_SPI:BSPIM:rx_status_5\ ,
            status_4 => \TFT_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TFT_BackLight:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_3324 ,
            status_3 => \TFT_BackLight:PWMUDB:status_3\ ,
            status_2 => \TFT_BackLight:PWMUDB:status_2\ ,
            status_0 => \TFT_BackLight:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SEVEN_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_3179 ,
            control_6 => Net_3178 ,
            control_5 => Net_3177 ,
            control_4 => Net_3176 ,
            control_3 => Net_3175 ,
            control_2 => Net_3174 ,
            control_1 => Net_3173 ,
            control_0 => Net_3172 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_604 ,
            control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_604 ,
            control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_604 ,
            control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_604 ,
            control_7 => \PWM_green:PWMUDB:control_7\ ,
            control_6 => \PWM_green:PWMUDB:control_6\ ,
            control_5 => \PWM_green:PWMUDB:control_5\ ,
            control_4 => \PWM_green:PWMUDB:control_4\ ,
            control_3 => \PWM_green:PWMUDB:control_3\ ,
            control_2 => \PWM_green:PWMUDB:control_2\ ,
            control_1 => \PWM_green:PWMUDB:control_1\ ,
            control_0 => \PWM_green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_604 ,
            control_7 => \PWM_red:PWMUDB:control_7\ ,
            control_6 => \PWM_red:PWMUDB:control_6\ ,
            control_5 => \PWM_red:PWMUDB:control_5\ ,
            control_4 => \PWM_red:PWMUDB:control_4\ ,
            control_3 => \PWM_red:PWMUDB:control_3\ ,
            control_2 => \PWM_red:PWMUDB:control_2\ ,
            control_1 => \PWM_red:PWMUDB:control_1\ ,
            control_0 => \PWM_red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_yellow:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_604 ,
            control_7 => \PWM_yellow:PWMUDB:control_7\ ,
            control_6 => \PWM_yellow:PWMUDB:control_6\ ,
            control_5 => \PWM_yellow:PWMUDB:control_5\ ,
            control_4 => \PWM_yellow:PWMUDB:control_4\ ,
            control_3 => \PWM_yellow:PWMUDB:control_3\ ,
            control_2 => \PWM_yellow:PWMUDB:control_2\ ,
            control_1 => \PWM_yellow:PWMUDB:control_1\ ,
            control_0 => \PWM_yellow:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\TFT_BackLight:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_3324 ,
            control_7 => \TFT_BackLight:PWMUDB:control_7\ ,
            control_6 => \TFT_BackLight:PWMUDB:control_6\ ,
            control_5 => \TFT_BackLight:PWMUDB:control_5\ ,
            control_4 => \TFT_BackLight:PWMUDB:control_4\ ,
            control_3 => \TFT_BackLight:PWMUDB:control_3\ ,
            control_2 => \TFT_BackLight:PWMUDB:control_2\ ,
            control_1 => \TFT_BackLight:PWMUDB:control_1\ ,
            control_0 => \TFT_BackLight:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            load => \UART_LOG:BUART:rx_counter_load\ ,
            count_6 => \UART_LOG:BUART:rx_count_6\ ,
            count_5 => \UART_LOG:BUART:rx_count_5\ ,
            count_4 => \UART_LOG:BUART:rx_count_4\ ,
            count_3 => \UART_LOG:BUART:rx_count_3\ ,
            count_2 => \UART_LOG:BUART:rx_count_2\ ,
            count_1 => \UART_LOG:BUART:rx_count_1\ ,
            count_0 => \UART_LOG:BUART:rx_count_0\ ,
            tc => \UART_LOG:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\TFT_SPI:BSPIM:BitCounter\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => \TFT_SPI:BSPIM:cnt_enable\ ,
            count_6 => \TFT_SPI:BSPIM:count_6\ ,
            count_5 => \TFT_SPI:BSPIM:count_5\ ,
            count_4 => \TFT_SPI:BSPIM:count_4\ ,
            count_3 => \TFT_SPI:BSPIM:count_3\ ,
            count_2 => \TFT_SPI:BSPIM:count_2\ ,
            count_1 => \TFT_SPI:BSPIM:count_1\ ,
            count_0 => \TFT_SPI:BSPIM:count_0\ ,
            tc => \TFT_SPI:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_Button_Pressed
        PORT MAP (
            interrupt => Net_3181 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_uartRx
        PORT MAP (
            interrupt => Net_3196 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   27 :   21 :   48 : 56.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   73 :  119 :  192 : 38.02 %
  Unique P-terms              :  113 :  271 :  384 : 29.43 %
  Total P-terms               :  127 :      :      :        
  Datapath Cells              :   17 :    7 :   24 : 70.83 %
  Status Cells                :   13 :   11 :   24 : 54.17 %
    StatusI Registers         :   11 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :   10 :   14 :   24 : 41.67 %
    Control Registers         :    8 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.137ms
Tech Mapping phase: Elapsed time ==> 0s.200ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : BUTTON_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : BUTTON_2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : BUTTON_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : BUTTON_4(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_GREEN(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_RED(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LED_YELLOW(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_B(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_G(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_R(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SEVEN_A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SEVEN_B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SEVEN_C(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SEVEN_D(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : SEVEN_DP(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : SEVEN_E(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SEVEN_F(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : SEVEN_G(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SEVEN_SELECT(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : TFT_CS(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : TFT_DC(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : TFT_RES(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : wTFT_LED(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : wTFT_SCL(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : wTFT_SDA(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.049ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.183ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   40 :    8 :   48 :  83.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.65
                   Pterms :            3.18
               Macrocells :            1.83
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.108ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :       8.90 :       3.65
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_3193 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_3193
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_3193 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_3193 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_3193 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
        route_si => \UART_LOG:BUART:rx_postpoll\ ,
        f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        load => \UART_LOG:BUART:rx_counter_load\ ,
        count_6 => \UART_LOG:BUART:rx_count_6\ ,
        count_5 => \UART_LOG:BUART:rx_count_5\ ,
        count_4 => \UART_LOG:BUART:rx_count_4\ ,
        count_3 => \UART_LOG:BUART:rx_count_3\ ,
        count_2 => \UART_LOG:BUART:rx_count_2\ ,
        count_1 => \UART_LOG:BUART:rx_count_1\ ,
        count_0 => \UART_LOG:BUART:rx_count_0\ ,
        tc => \UART_LOG:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_3193 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_3193
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3193
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\SEVEN_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_3179 ,
        control_6 => Net_3178 ,
        control_5 => Net_3177 ,
        control_4 => Net_3176 ,
        control_3 => Net_3175 ,
        control_2 => Net_3174 ,
        control_1 => Net_3173 ,
        control_0 => Net_3172 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_red:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:runmode_enable\ * \PWM_red:PWMUDB:tc_i\
        );
        Output = \PWM_red:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_3292, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * !Net_3292
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !Net_3292
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * !Net_3292
        );
        Output = Net_3292 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_red:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_red:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_red:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_red:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_red:PWMUDB:status_3\ ,
        chain_in => \PWM_red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_red:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_red:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_604 ,
        status_3 => \PWM_red:PWMUDB:status_3\ ,
        status_2 => \PWM_red:PWMUDB:status_2\ ,
        status_0 => \PWM_red:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_yellow:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:control_7\
        );
        Output = \PWM_yellow:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_yellow:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:runmode_enable\ * \PWM_yellow:PWMUDB:tc_i\
        );
        Output = \PWM_yellow:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_red:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_3239, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:runmode_enable\ * 
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = Net_3239 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_red:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_red:PWMUDB:prevCompare1\ * \PWM_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_red:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_yellow:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \PWM_yellow:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_yellow:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_yellow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_yellow:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_yellow:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_604 ,
        status_3 => \PWM_yellow:PWMUDB:status_3\ ,
        status_2 => \PWM_yellow:PWMUDB:status_2\ ,
        status_0 => \PWM_yellow:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_yellow:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_604 ,
        control_7 => \PWM_yellow:PWMUDB:control_7\ ,
        control_6 => \PWM_yellow:PWMUDB:control_6\ ,
        control_5 => \PWM_yellow:PWMUDB:control_5\ ,
        control_4 => \PWM_yellow:PWMUDB:control_4\ ,
        control_3 => \PWM_yellow:PWMUDB:control_3\ ,
        control_2 => \PWM_yellow:PWMUDB:control_2\ ,
        control_1 => \PWM_yellow:PWMUDB:control_1\ ,
        control_0 => \PWM_yellow:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2426, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:runmode_enable\ * \PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_2426 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3170, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_3170 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:control_7\
        );
        Output = \PWM_red:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_3290, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * Net_3290
        );
        Output = Net_3290 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_blue:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\RGB_PWM_blue:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_604 ,
        status_3 => \RGB_PWM_blue:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_blue:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_blue:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_604 ,
        control_7 => \PWM_red:PWMUDB:control_7\ ,
        control_6 => \PWM_red:PWMUDB:control_6\ ,
        control_5 => \PWM_red:PWMUDB:control_5\ ,
        control_4 => \PWM_red:PWMUDB:control_4\ ,
        control_3 => \PWM_red:PWMUDB:control_3\ ,
        control_2 => \PWM_red:PWMUDB:control_2\ ,
        control_1 => \PWM_red:PWMUDB:control_1\ ,
        control_0 => \PWM_red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_blue:PWMUDB:prevCompare1\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3187, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_3187 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_5 => \UART_LOG:BUART:rx_status_5\ ,
        status_4 => \UART_LOG:BUART:rx_status_4\ ,
        status_3 => \UART_LOG:BUART:rx_status_3\ ,
        interrupt => Net_3196 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_3193
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3197, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_3197 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_LOG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_red:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_red:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_red:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_LOG:BUART:tx_status_2\ ,
        status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_LOG:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_yellow:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_yellow:PWMUDB:prevCompare1\ * 
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_yellow:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_yellow:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_yellow:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_yellow:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \PWM_yellow:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_yellow:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_yellow:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_yellow:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_yellow:PWMUDB:status_3\ ,
        chain_in => \PWM_yellow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_yellow:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\TFT_SPI:BSPIM:TxStsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_4 => \TFT_SPI:BSPIM:tx_status_4\ ,
        status_3 => \TFT_SPI:BSPIM:load_rx_data\ ,
        status_2 => \TFT_SPI:BSPIM:tx_status_2\ ,
        status_1 => \TFT_SPI:BSPIM:tx_status_1\ ,
        status_0 => \TFT_SPI:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\TFT_SPI:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
        );
        Output = \TFT_SPI:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\TFT_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_604 ,
        control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * \RGB_PWM_red:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_red:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_red:PWMUDB:prevCompare1\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_red:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\RGB_PWM_red:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_604 ,
        status_3 => \RGB_PWM_red:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_red:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_red:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_604 ,
        control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
        );
        Output = \TFT_SPI:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\TFT_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:rx_status_4\
        );
        Output = \TFT_SPI:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TFT_SPI:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \TFT_SPI:BSPIM:state_2\ ,
        cs_addr_1 => \TFT_SPI:BSPIM:state_1\ ,
        cs_addr_0 => \TFT_SPI:BSPIM:state_0\ ,
        f1_load => \TFT_SPI:BSPIM:load_rx_data\ ,
        so_comb => \TFT_SPI:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \TFT_SPI:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \TFT_SPI:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \TFT_SPI:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \TFT_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\TFT_SPI:BSPIM:RxStsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \TFT_SPI:BSPIM:rx_status_6\ ,
        status_5 => \TFT_SPI:BSPIM:rx_status_5\ ,
        status_4 => \TFT_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\
            + !\TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              \TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:ld_ident\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\
        );
        Output = \TFT_SPI:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
        ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=11, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3287, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_3287 * !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:mosi_from_dp\
            + !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_3287 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\

count7cell: Name =\TFT_SPI:BSPIM:BitCounter\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        enable => \TFT_SPI:BSPIM:cnt_enable\ ,
        count_6 => \TFT_SPI:BSPIM:count_6\ ,
        count_5 => \TFT_SPI:BSPIM:count_5\ ,
        count_4 => \TFT_SPI:BSPIM:count_4\ ,
        count_3 => \TFT_SPI:BSPIM:count_3\ ,
        count_2 => \TFT_SPI:BSPIM:count_2\ ,
        count_1 => \TFT_SPI:BSPIM:count_1\ ,
        count_0 => \TFT_SPI:BSPIM:count_0\ ,
        tc => \TFT_SPI:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_green:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:runmode_enable\ * \PWM_green:PWMUDB:tc_i\
        );
        Output = \PWM_green:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_green:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_green:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_green:PWMUDB:prevCompare1\ * \PWM_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_green:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_3188, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_3188 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_green:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_green:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_green:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_green:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_green:PWMUDB:status_3\ ,
        chain_in => \PWM_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_green:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_green:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_604 ,
        status_3 => \PWM_green:PWMUDB:status_3\ ,
        status_2 => \PWM_green:PWMUDB:status_2\ ,
        status_0 => \PWM_green:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_604 ,
        control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\TFT_BackLight:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3324) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:control_7\
        );
        Output = \TFT_BackLight:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3331, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3324) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:runmode_enable\ * 
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = Net_3331 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\TFT_BackLight:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:runmode_enable\ * 
              \TFT_BackLight:PWMUDB:tc_i\
        );
        Output = \TFT_BackLight:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_3324 ,
        cs_addr_2 => \TFT_BackLight:PWMUDB:tc_i\ ,
        cs_addr_1 => \TFT_BackLight:PWMUDB:runmode_enable\ ,
        cl0_comb => \TFT_BackLight:PWMUDB:cmp1_less\ ,
        z0_comb => \TFT_BackLight:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \TFT_BackLight:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\TFT_BackLight:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_3324 ,
        status_3 => \TFT_BackLight:PWMUDB:status_3\ ,
        status_2 => \TFT_BackLight:PWMUDB:status_2\ ,
        status_0 => \TFT_BackLight:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\TFT_BackLight:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_3324 ,
        control_7 => \TFT_BackLight:PWMUDB:control_7\ ,
        control_6 => \TFT_BackLight:PWMUDB:control_6\ ,
        control_5 => \TFT_BackLight:PWMUDB:control_5\ ,
        control_4 => \TFT_BackLight:PWMUDB:control_4\ ,
        control_3 => \TFT_BackLight:PWMUDB:control_3\ ,
        control_2 => \TFT_BackLight:PWMUDB:control_2\ ,
        control_1 => \TFT_BackLight:PWMUDB:control_1\ ,
        control_0 => \TFT_BackLight:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\TFT_BackLight:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3324) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_BackLight:PWMUDB:prevCompare1\ * 
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = \TFT_BackLight:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_green:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\TFT_BackLight:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3324) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = \TFT_BackLight:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_green:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_3238, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:runmode_enable\ * 
              \PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_3238 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:control_7\
        );
        Output = \PWM_green:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_green:PWMUDB:prevCompare1\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_3181, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3182 * !Net_3183 * !Net_3184 * !Net_3185
        );
        Output = Net_3181 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_green:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_green:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_green:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\RGB_PWM_green:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_604 ,
        status_3 => \RGB_PWM_green:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_green:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_green:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_604 ,
        control_7 => \PWM_green:PWMUDB:control_7\ ,
        control_6 => \PWM_green:PWMUDB:control_6\ ,
        control_5 => \PWM_green:PWMUDB:control_5\ ,
        control_4 => \PWM_green:PWMUDB:control_4\ ,
        control_3 => \PWM_green:PWMUDB:control_3\ ,
        control_2 => \PWM_green:PWMUDB:control_2\ ,
        control_1 => \PWM_green:PWMUDB:control_1\ ,
        control_0 => \PWM_green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_Button_Pressed
        PORT MAP (
            interrupt => Net_3181 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_uartRx
        PORT MAP (
            interrupt => Net_3196 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=3]: 
Pin : Name = BUTTON_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_1(0)__PA ,
        fb => Net_3182 ,
        pad => BUTTON_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = BUTTON_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_2(0)__PA ,
        fb => Net_3183 ,
        pad => BUTTON_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BUTTON_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_3(0)__PA ,
        fb => Net_3184 ,
        pad => BUTTON_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RED(0)__PA ,
        pin_input => Net_2426 ,
        pad => LED_RED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GREEN(0)__PA ,
        pin_input => Net_3238 ,
        pad => LED_GREEN(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = SEVEN_DP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_DP(0)__PA ,
        pin_input => Net_3172 ,
        pad => SEVEN_DP(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SEVEN_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_G(0)__PA ,
        pin_input => Net_3173 ,
        pad => SEVEN_G(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SEVEN_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_F(0)__PA ,
        pin_input => Net_3174 ,
        pad => SEVEN_F(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SEVEN_E(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_E(0)__PA ,
        pin_input => Net_3175 ,
        pad => SEVEN_E(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SEVEN_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_D(0)__PA ,
        pin_input => Net_3176 ,
        pad => SEVEN_D(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_C(0)__PA ,
        pin_input => Net_3177 ,
        pad => SEVEN_C(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SEVEN_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_B(0)__PA ,
        pin_input => Net_3178 ,
        pad => SEVEN_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SEVEN_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_A(0)__PA ,
        pin_input => Net_3179 ,
        pad => SEVEN_A(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_YELLOW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_YELLOW(0)__PA ,
        pin_input => Net_3239 ,
        pad => LED_YELLOW(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RGB_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_B(0)__PA ,
        pin_input => Net_3170 ,
        pad => RGB_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RGB_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_G(0)__PA ,
        pin_input => Net_3188 ,
        pad => RGB_G(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RGB_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_R(0)__PA ,
        pin_input => Net_3187 ,
        pad => RGB_R(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = BUTTON_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_4(0)__PA ,
        fb => Net_3185 ,
        pad => BUTTON_4(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TFT_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_CS(0)__PA ,
        pad => TFT_CS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = TFT_RES(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_RES(0)__PA ,
        pad => TFT_RES(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_SELECT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_SELECT(0)__PA ,
        pad => SEVEN_SELECT(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = wTFT_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => wTFT_LED(0)__PA ,
        pin_input => Net_3331 ,
        pad => wTFT_LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TFT_DC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_DC(0)__PA ,
        pad => TFT_DC(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = wTFT_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => wTFT_SCL(0)__PA ,
        pin_input => Net_3290 ,
        pad => wTFT_SCL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = wTFT_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => wTFT_SDA(0)__PA ,
        pin_input => Net_3287 ,
        pad => wTFT_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_3193 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_3197 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_604 ,
            dclk_0 => Net_604_local ,
            dclk_glb_1 => \UART_LOG:Net_9\ ,
            dclk_1 => \UART_LOG:Net_9_local\ ,
            dclk_glb_2 => Net_3324 ,
            dclk_2 => Net_3324_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-------------
   0 |   3 |     * |      NONE |     HI_Z_DIGITAL |     BUTTON_1(0) | FB(Net_3182)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |     BUTTON_2(0) | FB(Net_3183)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |     BUTTON_3(0) | FB(Net_3184)
     |   6 |     * |      NONE |         CMOS_OUT |      LED_RED(0) | In(Net_2426)
     |   7 |     * |      NONE |         CMOS_OUT |    LED_GREEN(0) | In(Net_3238)
-----+-----+-------+-----------+------------------+-----------------+-------------
   1 |   0 |     * |      NONE |         CMOS_OUT |     SEVEN_DP(0) | In(Net_3172)
     |   1 |     * |      NONE |         CMOS_OUT |      SEVEN_G(0) | In(Net_3173)
     |   2 |     * |      NONE |         CMOS_OUT |      SEVEN_F(0) | In(Net_3174)
     |   3 |     * |      NONE |         CMOS_OUT |      SEVEN_E(0) | In(Net_3175)
     |   4 |     * |      NONE |         CMOS_OUT |      SEVEN_D(0) | In(Net_3176)
     |   5 |     * |      NONE |         CMOS_OUT |      SEVEN_C(0) | In(Net_3177)
     |   6 |     * |      NONE |         CMOS_OUT |      SEVEN_B(0) | In(Net_3178)
     |   7 |     * |      NONE |         CMOS_OUT |      SEVEN_A(0) | In(Net_3179)
-----+-----+-------+-----------+------------------+-----------------+-------------
   2 |   0 |     * |      NONE |         CMOS_OUT |   LED_YELLOW(0) | In(Net_3239)
     |   3 |     * |      NONE |         CMOS_OUT |        RGB_B(0) | In(Net_3170)
     |   4 |     * |      NONE |         CMOS_OUT |        RGB_G(0) | In(Net_3188)
     |   5 |     * |      NONE |         CMOS_OUT |        RGB_R(0) | In(Net_3187)
-----+-----+-------+-----------+------------------+-----------------+-------------
   3 |   2 |     * |      NONE |     HI_Z_DIGITAL |     BUTTON_4(0) | FB(Net_3185)
     |   3 |     * |      NONE |         CMOS_OUT |       TFT_CS(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      TFT_RES(0) | 
     |   5 |     * |      NONE |         CMOS_OUT | SEVEN_SELECT(0) | 
-----+-----+-------+-----------+------------------+-----------------+-------------
  12 |   2 |     * |      NONE |         CMOS_OUT |     wTFT_LED(0) | In(Net_3331)
     |   3 |     * |      NONE |         CMOS_OUT |       TFT_DC(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |     wTFT_SCL(0) | In(Net_3290)
     |   5 |     * |      NONE |         CMOS_OUT |     wTFT_SDA(0) | In(Net_3287)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_3193)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_3197)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.061ms
Digital Placement phase: Elapsed time ==> 1s.537ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "AMA_EOS_Lab_3_r.vh2" --pcf-path "AMA_EOS_Lab_3.pco" --des-name "AMA_EOS_Lab_3" --dsf-path "AMA_EOS_Lab_3.dsf" --sdc-path "AMA_EOS_Lab_3.sdc" --lib-path "AMA_EOS_Lab_3_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.056ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.123ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in AMA_EOS_Lab_3_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.342ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.200ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.832ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.832ms
API generation phase: Elapsed time ==> 1s.683ms
Dependency generation phase: Elapsed time ==> 0s.007ms
Cleanup phase: Elapsed time ==> 0s.000ms
