verilog xil_defaultlib -i "../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "../../../../Vivado_LED_toggling.gen/sources_1/bd/timer_LED_toggling_design/ipshared/a9be" \
"../../../bd/timer_LED_toggling_design/ip/timer_LED_toggling_design_clk_wiz_0_0/timer_LED_toggling_design_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/timer_LED_toggling_design/ip/timer_LED_toggling_design_clk_wiz_0_0/timer_LED_toggling_design_clk_wiz_0_0.v" \
"../../../bd/timer_LED_toggling_design/ip/timer_LED_toggling_design_Debounce_Switch_0_0/sim/timer_LED_toggling_design_Debounce_Switch_0_0.v" \
"../../../bd/timer_LED_toggling_design/ip/timer_LED_toggling_design_Debounce_Switch_0_2/sim/timer_LED_toggling_design_Debounce_Switch_0_2.v" \
"../../../bd/timer_LED_toggling_design/ip/timer_LED_toggling_design_Debounce_Switch_0_3/sim/timer_LED_toggling_design_Debounce_Switch_0_3.v" \
"../../../bd/timer_LED_toggling_design/ip/timer_LED_toggling_design_Debounce_Switch_0_4/sim/timer_LED_toggling_design_Debounce_Switch_0_4.v" \
"../../../bd/timer_LED_toggling_design/ip/timer_LED_toggling_design_timer_LED_toggling_F_0_1/sim/timer_LED_toggling_design_timer_LED_toggling_F_0_1.v" \
"../../../bd/timer_LED_toggling_design/ip/timer_LED_toggling_design_Debounce_Switch_1_0/sim/timer_LED_toggling_design_Debounce_Switch_1_0.v" \
"../../../bd/timer_LED_toggling_design/sim/timer_LED_toggling_design.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
