#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d28bf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d32380 .scope module, "tb" "tb" 3 59;
 .timescale -12 -12;
L_0x1d1f840 .functor NOT 1, L_0x1d5cb40, C4<0>, C4<0>, C4<0>;
L_0x1d20a40 .functor XOR 1, L_0x1d5c710, L_0x1d5c7d0, C4<0>, C4<0>;
L_0x1d20d90 .functor XOR 1, L_0x1d20a40, L_0x1d5c990, C4<0>, C4<0>;
v0x1d5b8c0_0 .net *"_ivl_10", 0 0, L_0x1d5c990;  1 drivers
v0x1d5b9c0_0 .net *"_ivl_12", 0 0, L_0x1d20d90;  1 drivers
v0x1d5baa0_0 .net *"_ivl_2", 0 0, L_0x1d5c640;  1 drivers
v0x1d5bb60_0 .net *"_ivl_4", 0 0, L_0x1d5c710;  1 drivers
v0x1d5bc40_0 .net *"_ivl_6", 0 0, L_0x1d5c7d0;  1 drivers
v0x1d5bd70_0 .net *"_ivl_8", 0 0, L_0x1d20a40;  1 drivers
v0x1d5be50_0 .var "clk", 0 0;
v0x1d5bef0_0 .net "d", 0 0, v0x1d5ad90_0;  1 drivers
v0x1d5bf90_0 .net "q_dut", 0 0, v0x1d5b3f0_0;  1 drivers
v0x1d5c0c0_0 .net "q_ref", 0 0, v0x1d23660_0;  1 drivers
v0x1d5c160_0 .var/2u "stats1", 159 0;
v0x1d5c200_0 .var/2u "strobe", 0 0;
v0x1d5c2c0_0 .net "tb_match", 0 0, L_0x1d5cb40;  1 drivers
v0x1d5c380_0 .net "tb_mismatch", 0 0, L_0x1d1f840;  1 drivers
v0x1d5c440_0 .net "wavedrom_enable", 0 0, v0x1d5ae30_0;  1 drivers
v0x1d5c510_0 .net "wavedrom_title", 511 0, v0x1d5aed0_0;  1 drivers
L_0x1d5c640 .concat [ 1 0 0 0], v0x1d23660_0;
L_0x1d5c710 .concat [ 1 0 0 0], v0x1d23660_0;
L_0x1d5c7d0 .concat [ 1 0 0 0], v0x1d5b3f0_0;
L_0x1d5c990 .concat [ 1 0 0 0], v0x1d23660_0;
L_0x1d5cb40 .cmp/eeq 1, L_0x1d5c640, L_0x1d20d90;
S_0x1d32510 .scope module, "good1" "reference_module" 3 98, 3 4 0, S_0x1d32380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x1d22ff0_0 .net "clk", 0 0, v0x1d5be50_0;  1 drivers
v0x1d23590_0 .net "d", 0 0, v0x1d5ad90_0;  alias, 1 drivers
v0x1d23660_0 .var "q", 0 0;
v0x1d1f910_0 .var "qn", 0 0;
v0x1d20b90_0 .var "qp", 0 0;
E_0x1d31350 .event anyedge, v0x1d22ff0_0, v0x1d20b90_0, v0x1d1f910_0;
E_0x1d31760 .event negedge, v0x1d22ff0_0;
E_0x1d315e0 .event posedge, v0x1d22ff0_0;
S_0x1d5a730 .scope module, "stim1" "stimulus_gen" 3 94, 3 24 0, S_0x1d32380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x1d20ea0_0 .net "clk", 0 0, v0x1d5be50_0;  alias, 1 drivers
v0x1d5ad90_0 .var "d", 0 0;
v0x1d5ae30_0 .var "wavedrom_enable", 0 0;
v0x1d5aed0_0 .var "wavedrom_title", 511 0;
E_0x1d199f0/0 .event negedge, v0x1d22ff0_0;
E_0x1d199f0/1 .event posedge, v0x1d22ff0_0;
E_0x1d199f0 .event/or E_0x1d199f0/0, E_0x1d199f0/1;
S_0x1d5a930 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x1d5a730;
 .timescale -12 -12;
v0x1d20c60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d5ab90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x1d5a730;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d5aff0 .scope module, "top_module1" "top_module" 3 103, 4 1 0, S_0x1d32380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x1d5b1d0_0 .net "clk", 0 0, v0x1d5be50_0;  alias, 1 drivers
v0x1d5b2e0_0 .net "d", 0 0, v0x1d5ad90_0;  alias, 1 drivers
v0x1d5b3f0_0 .var "q", 0 0;
v0x1d5b490_0 .var "qn", 0 0;
v0x1d5b530_0 .var "qp", 0 0;
S_0x1d5b6c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 110, 3 110 0, S_0x1d32380;
 .timescale -12 -12;
E_0x1d2b0e0 .event anyedge, v0x1d5c200_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d5c200_0;
    %nor/r;
    %assign/vec4 v0x1d5c200_0, 0;
    %wait E_0x1d2b0e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d5a730;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d5ad90_0, 0;
    %wait E_0x1d31760;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d199f0;
    %vpi_func 3 49 "$random" 32 {0 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/s 1;
    %assign/vec4 v0x1d5ad90_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1d31760;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d5ab90;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d199f0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1d5ad90_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d32510;
T_4 ;
    %wait E_0x1d315e0;
    %load/vec4 v0x1d23590_0;
    %assign/vec4 v0x1d20b90_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d32510;
T_5 ;
    %wait E_0x1d31760;
    %load/vec4 v0x1d23590_0;
    %assign/vec4 v0x1d1f910_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1d32510;
T_6 ;
    %wait E_0x1d31350;
    %load/vec4 v0x1d22ff0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x1d20b90_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x1d1f910_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x1d23660_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1d5aff0;
T_7 ;
    %wait E_0x1d315e0;
    %load/vec4 v0x1d5b2e0_0;
    %assign/vec4 v0x1d5b530_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1d5aff0;
T_8 ;
    %wait E_0x1d31760;
    %load/vec4 v0x1d5b2e0_0;
    %assign/vec4 v0x1d5b490_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1d5aff0;
T_9 ;
    %wait E_0x1d199f0;
    %load/vec4 v0x1d5b1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1d5b2e0_0;
    %assign/vec4 v0x1d5b530_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1d5b2e0_0;
    %assign/vec4 v0x1d5b490_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1d5aff0;
T_10 ;
    %wait E_0x1d199f0;
    %load/vec4 v0x1d5b1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1d5b530_0;
    %assign/vec4 v0x1d5b3f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1d5b490_0;
    %assign/vec4 v0x1d5b3f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1d5aff0;
T_11 ;
    %vpi_call/w 4 34 "$qmonitor", 32'sb00000000000000000000000000000000, "$time %0d clk=%b, d=%b, q=%b\012", $time, v0x1d5b1d0_0, v0x1d5b2e0_0, v0x1d5b3f0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1d32380;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d5be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d5c200_0, 0, 1;
    %end;
    .thread T_12, $init;
    .scope S_0x1d32380;
T_13 ;
T_13.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d5be50_0;
    %inv;
    %store/vec4 v0x1d5be50_0, 0, 1;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x1d32380;
T_14 ;
    %vpi_call/w 3 86 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 87 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d20ea0_0, v0x1d5c380_0, v0x1d5be50_0, v0x1d5bef0_0, v0x1d5c0c0_0, v0x1d5bf90_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x1d32380;
T_15 ;
    %load/vec4 v0x1d5c160_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x1d5c160_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d5c160_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_15.1;
T_15.0 ;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_15.1 ;
    %load/vec4 v0x1d5c160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d5c160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 123 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d5c160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d5c160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 124 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_15, $final;
    .scope S_0x1d32380;
T_16 ;
    %wait E_0x1d199f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d5c160_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5c160_0, 4, 32;
    %load/vec4 v0x1d5c2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1d5c160_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5c160_0, 4, 32;
T_16.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d5c160_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5c160_0, 4, 32;
T_16.0 ;
    %load/vec4 v0x1d5c0c0_0;
    %load/vec4 v0x1d5c0c0_0;
    %load/vec4 v0x1d5bf90_0;
    %xor;
    %load/vec4 v0x1d5c0c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_16.4, 6;
    %load/vec4 v0x1d5c160_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5c160_0, 4, 32;
T_16.6 ;
    %load/vec4 v0x1d5c160_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d5c160_0, 4, 32;
T_16.4 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/dualedge/dualedge_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/machine/dualedge/iter4/response0/top_module.sv";
