

================================================================
== Vivado HLS Report for 'img_filter'
================================================================
* Date:           Tue Dec 15 12:01:53 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Convolucion
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  15055056|  15055056|  15055056|  15055056|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                     |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1             |      1278|      1278|       639|          -|          -|     2|    no    |
        | + Loop 1.1          |       637|       637|         1|          -|          -|   637|    no    |
        |- Loop 2             |        15|        15|         5|          -|          -|     3|    no    |
        | + Loop 2.1          |         3|         3|         1|          -|          -|     3|    no    |
        |- Loop 3             |  15053760|  15053760|     31362|          -|          -|   480|    no    |
        | + Loop 3.1          |     31360|     31360|        49|          -|          -|   640|    no    |
        |  ++ Loop 3.1.1      |        21|        21|         7|          -|          -|     3|    no    |
        |   +++ Loop 3.1.1.1  |         4|         4|         2|          -|          -|     2|    no    |
        |  ++ Loop 3.1.2      |        24|        24|         8|          -|          -|     3|    no    |
        |   +++ Loop 3.1.2.1  |         6|         6|         2|          -|          -|     3|    no    |
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    520|    -|
|FIFO             |        2|      -|      76|    116|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        0|      -|      19|      3|    -|
|Multiplexer      |        -|      -|       -|    460|    -|
|Register         |        -|      -|     324|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      2|     455|   1139|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+----+----+
    |            Instance            |            Module            | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------------+------------------------------+---------+-------+----+----+
    |img_filter_CONTROL_BUS_s_axi_U  |img_filter_CONTROL_BUS_s_axi  |        0|      0|  36|  40|
    +--------------------------------+------------------------------+---------+-------+----+----+
    |Total                           |                              |        0|      0|  36|  40|
    +--------------------------------+------------------------------+---------+-------+----+----+

    * DSP48: 
    +-------------------------+----------------------+----------------+
    |         Instance        |        Module        |   Expression   |
    +-------------------------+----------------------+----------------+
    |img_filter_am_addcud_U1  |img_filter_am_addcud  | i0 * (i1 + i2) |
    |img_filter_mac_mudEe_U2  |img_filter_mac_mudEe  |  i0 + i1 * i2  |
    +-------------------------+----------------------+----------------+

    * Memory: 
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |conv_window_V_U  |img_filter_conv_wbkb  |        0|  16|   2|     9|    8|     1|           72|
    |kernel_U         |img_filter_kernel     |        0|   3|   1|     9|    3|     1|           27|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                      |        0|  19|   3|    18|   11|     2|           99|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    +--------------------------+---------+----+----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+------+-----+---------+
    |line_buffer_0_V_V_fifo_U  |        1|  38|  58|   640|    8|     5120|
    |line_buffer_1_V_V_fifo_U  |        1|  38|  58|   640|    8|     5120|
    +--------------------------+---------+----+----+------+-----+---------+
    |Total                     |        2|  76| 116|  1280|   16|    10240|
    +--------------------------+---------+----+----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |col_1_fu_602_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_1_fu_493_p2                     |     +    |      0|  0|   9|           2|           1|
    |i_2_fu_521_p2                     |     +    |      0|  0|   9|           2|           1|
    |i_3_fu_796_p2                     |     +    |      0|  0|   9|           2|           1|
    |i_4_fu_673_p2                     |     +    |      0|  0|   9|           2|           1|
    |j_1_fu_509_p2                     |     +    |      0|  0|  17|          10|           1|
    |j_2_fu_555_p2                     |     +    |      0|  0|   9|           2|           1|
    |j_3_fu_718_p2                     |     +    |      0|  0|   9|           2|           1|
    |j_4_fu_902_p2                     |     +    |      0|  0|   9|           2|           1|
    |ret_V_fu_640_p2                   |     +    |      0|  0|  16|           9|           9|
    |row_1_fu_581_p2                   |     +    |      0|  0|  16|           9|           1|
    |tmp_16_fu_728_p2                  |     +    |      0|  0|  15|           5|           5|
    |tmp_18_fu_737_p2                  |     +    |      0|  0|  15|           5|           5|
    |tmp_21_fu_908_p2                  |     +    |      0|  0|  15|           5|           5|
    |tmp_2_fu_565_p2                   |     +    |      0|  0|  15|           5|           5|
    |tmp_9_fu_701_p2                   |     +    |      0|  0|  15|           5|           2|
    |tmp_15_fu_814_p2                  |     -    |      0|  0|  15|           5|           5|
    |tmp_1_fu_543_p2                   |     -    |      0|  0|  15|           5|           5|
    |tmp_23_fu_771_p2                  |     -    |      0|  0|  15|           5|           5|
    |tmp_8_fu_695_p2                   |     -    |      0|  0|  15|           5|           5|
    |ap_block_state12_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1081                 |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op148_read_state9    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op150_read_state9    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op168_write_state11  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op170_write_state11  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op57_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op59_write_state3    |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_A              |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_B              |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |tmp_last_V_fu_881_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_487_p2               |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_515_p2               |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_503_p2               |   icmp   |      0|  0|  13|          10|          10|
    |exitcond4_fu_575_p2               |   icmp   |      0|  0|  13|           9|           7|
    |exitcond5_fu_549_p2               |   icmp   |      0|  0|   8|           2|           2|
    |exitcond6_fu_596_p2               |   icmp   |      0|  0|  13|          10|          10|
    |exitcond7_fu_667_p2               |   icmp   |      0|  0|   8|           2|           2|
    |exitcond8_fu_790_p2               |   icmp   |      0|  0|   8|           2|           2|
    |exitcond9_fu_712_p2               |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_896_p2                |   icmp   |      0|  0|   8|           2|           2|
    |icmp_fu_830_p2                    |   icmp   |      0|  0|  20|          24|           1|
    |in_V_data_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |out_V_data_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |out_V_last_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |tmp_10_fu_747_p2                  |   icmp   |      0|  0|   9|           2|           3|
    |tmp_5_fu_587_p2                   |   icmp   |      0|  0|  13|           9|           7|
    |tmp_6_fu_875_p2                   |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_state11                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9                   |    or    |      0|  0|   2|           1|           1|
    |p_0340_2_22_fu_836_p3             |  select  |      0|  0|  32|           1|           8|
    |tmp_4_fu_856_p3                   |  select  |      0|  0|   8|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 520|         213|         157|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         16|    1|         16|
    |col_reg_398              |   9|          2|   10|         20|
    |conv_window_V_address0   |  41|          8|    4|         32|
    |conv_window_V_d0         |  27|          5|    8|         40|
    |i5_reg_365               |   9|          2|    2|          4|
    |i7_reg_410               |   9|          2|    2|          4|
    |i9_reg_453               |   9|          2|    2|          4|
    |i_reg_343                |   9|          2|    2|          4|
    |in_V_data_V_0_data_out   |   9|          2|   24|         48|
    |in_V_data_V_0_state      |  15|          3|    2|          6|
    |in_V_dest_V_0_state      |  15|          3|    2|          6|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    |j4_reg_476               |   9|          2|    2|          4|
    |j6_reg_376               |   9|          2|    2|          4|
    |j8_reg_422               |   9|          2|    2|          4|
    |j_reg_354                |   9|          2|   10|         20|
    |line_buffer_0_V_V_din    |  15|          3|    8|         24|
    |line_buffer_1_V_V_din    |  15|          3|    8|         24|
    |out_V_data_V_1_data_out  |   9|          2|   24|         48|
    |out_V_data_V_1_state     |  15|          3|    2|          6|
    |out_V_dest_V_1_state     |  15|          3|    2|          6|
    |out_V_id_V_1_state       |  15|          3|    2|          6|
    |out_V_keep_V_1_state     |  15|          3|    2|          6|
    |out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |out_V_last_V_1_state     |  15|          3|    2|          6|
    |out_V_strb_V_1_state     |  15|          3|    2|          6|
    |out_V_user_V_1_state     |  15|          3|    2|          6|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    |p_0340_2_reg_443         |   9|          2|   32|         64|
    |p_0340_3_reg_464         |   9|          2|   32|         64|
    |row_reg_387              |   9|          2|    9|         18|
    |tmp_V_11_reg_433         |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 460|         98|  213|        522|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  15|   0|   15|          0|
    |col_1_reg_1037                 |  10|   0|   10|          0|
    |col_reg_398                    |  10|   0|   10|          0|
    |conv_window_V_addr_2_reg_1063  |   4|   0|    4|          0|
    |i5_reg_365                     |   2|   0|    2|          0|
    |i7_reg_410                     |   2|   0|    2|          0|
    |i9_reg_453                     |   2|   0|    2|          0|
    |i_1_reg_972                    |   2|   0|    2|          0|
    |i_2_reg_992                    |   2|   0|    2|          0|
    |i_3_reg_1112                   |   2|   0|    2|          0|
    |i_4_reg_1050                   |   2|   0|    2|          0|
    |i_reg_343                      |   2|   0|    2|          0|
    |in_V_data_V_0_payload_A        |  24|   0|   24|          0|
    |in_V_data_V_0_payload_B        |  24|   0|   24|          0|
    |in_V_data_V_0_sel_rd           |   1|   0|    1|          0|
    |in_V_data_V_0_sel_wr           |   1|   0|    1|          0|
    |in_V_data_V_0_state            |   2|   0|    2|          0|
    |in_V_dest_V_0_state            |   2|   0|    2|          0|
    |j4_reg_476                     |   2|   0|    2|          0|
    |j6_reg_376                     |   2|   0|    2|          0|
    |j8_reg_422                     |   2|   0|    2|          0|
    |j_3_reg_1071                   |   2|   0|    2|          0|
    |j_4_reg_1135                   |   2|   0|    2|          0|
    |j_reg_354                      |  10|   0|   10|          0|
    |out_V_data_V_1_payload_A       |  24|   0|   24|          0|
    |out_V_data_V_1_payload_B       |  24|   0|   24|          0|
    |out_V_data_V_1_sel_rd          |   1|   0|    1|          0|
    |out_V_data_V_1_sel_wr          |   1|   0|    1|          0|
    |out_V_data_V_1_state           |   2|   0|    2|          0|
    |out_V_dest_V_1_sel_rd          |   1|   0|    1|          0|
    |out_V_dest_V_1_state           |   2|   0|    2|          0|
    |out_V_id_V_1_sel_rd            |   1|   0|    1|          0|
    |out_V_id_V_1_state             |   2|   0|    2|          0|
    |out_V_keep_V_1_sel_rd          |   1|   0|    1|          0|
    |out_V_keep_V_1_state           |   2|   0|    2|          0|
    |out_V_last_V_1_payload_A       |   1|   0|    1|          0|
    |out_V_last_V_1_payload_B       |   1|   0|    1|          0|
    |out_V_last_V_1_sel_rd          |   1|   0|    1|          0|
    |out_V_last_V_1_sel_wr          |   1|   0|    1|          0|
    |out_V_last_V_1_state           |   2|   0|    2|          0|
    |out_V_strb_V_1_sel_rd          |   1|   0|    1|          0|
    |out_V_strb_V_1_state           |   2|   0|    2|          0|
    |out_V_user_V_1_sel_rd          |   1|   0|    1|          0|
    |out_V_user_V_1_state           |   2|   0|    2|          0|
    |p_0340_2_reg_443               |  32|   0|   32|          0|
    |p_0340_3_reg_464               |  32|   0|   32|          0|
    |pixel_gray_V_reg_1042          |   8|   0|    8|          0|
    |row_1_reg_1019                 |   9|   0|    9|          0|
    |row_reg_387                    |   9|   0|    9|          0|
    |tmp_10_reg_1086                |   1|   0|    1|          0|
    |tmp_15_reg_1117                |   5|   0|    5|          0|
    |tmp_16_reg_1076                |   5|   0|    5|          0|
    |tmp_1_reg_997                  |   5|   0|    5|          0|
    |tmp_20_reg_1090                |   1|   0|    1|          0|
    |tmp_5_reg_1024                 |   1|   0|    1|          0|
    |tmp_8_reg_1057                 |   5|   0|    5|          0|
    |tmp_V_11_reg_433               |   8|   0|    8|          0|
    |tmp_reg_977                    |   1|   0|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 324|   0|  324|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_AWADDR   |  in |    4|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_ARADDR   |  in |    4|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |  CONTROL_BUS |  return void |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |  CONTROL_BUS |  return void |
|ap_clk                     |  in |    1| ap_ctrl_hs |  img_filter  | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |  img_filter  | return value |
|interrupt                  | out |    1| ap_ctrl_hs |  img_filter  | return value |
|in_r_TDATA                 |  in |   24|    axis    |  in_V_data_V |    pointer   |
|in_r_TVALID                |  in |    1|    axis    |  in_V_dest_V |    pointer   |
|in_r_TREADY                | out |    1|    axis    |  in_V_dest_V |    pointer   |
|in_r_TDEST                 |  in |    1|    axis    |  in_V_dest_V |    pointer   |
|in_r_TKEEP                 |  in |    3|    axis    |  in_V_keep_V |    pointer   |
|in_r_TSTRB                 |  in |    3|    axis    |  in_V_strb_V |    pointer   |
|in_r_TUSER                 |  in |    1|    axis    |  in_V_user_V |    pointer   |
|in_r_TLAST                 |  in |    1|    axis    |  in_V_last_V |    pointer   |
|in_r_TID                   |  in |    1|    axis    |   in_V_id_V  |    pointer   |
|out_r_TDATA                | out |   24|    axis    | out_V_data_V |    pointer   |
|out_r_TREADY               |  in |    1|    axis    | out_V_data_V |    pointer   |
|out_r_TVALID               | out |    1|    axis    | out_V_dest_V |    pointer   |
|out_r_TDEST                | out |    1|    axis    | out_V_dest_V |    pointer   |
|out_r_TKEEP                | out |    3|    axis    | out_V_keep_V |    pointer   |
|out_r_TSTRB                | out |    3|    axis    | out_V_strb_V |    pointer   |
|out_r_TUSER                | out |    1|    axis    | out_V_user_V |    pointer   |
|out_r_TLAST                | out |    1|    axis    | out_V_last_V |    pointer   |
|out_r_TID                  | out |    1|    axis    |  out_V_id_V  |    pointer   |
+---------------------------+-----+-----+------------+--------------+--------------+

