// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Crypto_Crypto_Pipeline_POLY_SUB_LOOP17 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        DataRAM_1_address0,
        DataRAM_1_ce0,
        DataRAM_1_we0,
        DataRAM_1_d0,
        DataRAM_1_q0,
        DataRAM_1_address1,
        DataRAM_1_ce1,
        DataRAM_1_we1,
        DataRAM_1_d1,
        DataRAM_1_q1,
        DataRAM_4_address0,
        DataRAM_4_ce0,
        DataRAM_4_we0,
        DataRAM_4_d0,
        DataRAM_4_q0,
        DataRAM_4_address1,
        DataRAM_4_ce1,
        DataRAM_4_we1,
        DataRAM_4_d1,
        DataRAM_4_q1,
        DataRAM_7_address0,
        DataRAM_7_ce0,
        DataRAM_7_we0,
        DataRAM_7_d0,
        DataRAM_7_q0,
        DataRAM_7_address1,
        DataRAM_7_ce1,
        DataRAM_7_we1,
        DataRAM_7_d1,
        DataRAM_7_q1,
        DataRAM_10_address0,
        DataRAM_10_ce0,
        DataRAM_10_we0,
        DataRAM_10_d0,
        DataRAM_10_q0,
        DataRAM_10_address1,
        DataRAM_10_ce1,
        DataRAM_10_we1,
        DataRAM_10_d1,
        DataRAM_10_q1,
        RAMSel_cast,
        RAMSel1_cast
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] DataRAM_1_address0;
output   DataRAM_1_ce0;
output   DataRAM_1_we0;
output  [31:0] DataRAM_1_d0;
input  [31:0] DataRAM_1_q0;
output  [11:0] DataRAM_1_address1;
output   DataRAM_1_ce1;
output   DataRAM_1_we1;
output  [31:0] DataRAM_1_d1;
input  [31:0] DataRAM_1_q1;
output  [11:0] DataRAM_4_address0;
output   DataRAM_4_ce0;
output   DataRAM_4_we0;
output  [31:0] DataRAM_4_d0;
input  [31:0] DataRAM_4_q0;
output  [11:0] DataRAM_4_address1;
output   DataRAM_4_ce1;
output   DataRAM_4_we1;
output  [31:0] DataRAM_4_d1;
input  [31:0] DataRAM_4_q1;
output  [11:0] DataRAM_7_address0;
output   DataRAM_7_ce0;
output   DataRAM_7_we0;
output  [31:0] DataRAM_7_d0;
input  [31:0] DataRAM_7_q0;
output  [11:0] DataRAM_7_address1;
output   DataRAM_7_ce1;
output   DataRAM_7_we1;
output  [31:0] DataRAM_7_d1;
input  [31:0] DataRAM_7_q1;
output  [11:0] DataRAM_10_address0;
output   DataRAM_10_ce0;
output   DataRAM_10_we0;
output  [31:0] DataRAM_10_d0;
input  [31:0] DataRAM_10_q0;
output  [11:0] DataRAM_10_address1;
output   DataRAM_10_ce1;
output   DataRAM_10_we1;
output  [31:0] DataRAM_10_d1;
input  [31:0] DataRAM_10_q1;
input  [1:0] RAMSel_cast;
input  [1:0] RAMSel1_cast;

reg ap_idle;
reg[11:0] DataRAM_1_address0;
reg DataRAM_1_ce0;
reg DataRAM_1_we0;
reg[11:0] DataRAM_1_address1;
reg DataRAM_1_ce1;
reg DataRAM_1_we1;
reg[11:0] DataRAM_4_address0;
reg DataRAM_4_ce0;
reg DataRAM_4_we0;
reg[11:0] DataRAM_4_address1;
reg DataRAM_4_ce1;
reg DataRAM_4_we1;
reg[11:0] DataRAM_7_address0;
reg DataRAM_7_ce0;
reg DataRAM_7_we0;
reg[11:0] DataRAM_7_address1;
reg DataRAM_7_ce1;
reg DataRAM_7_we1;
reg[11:0] DataRAM_10_address0;
reg DataRAM_10_ce0;
reg DataRAM_10_we0;
reg[11:0] DataRAM_10_address1;
reg DataRAM_10_ce1;
reg DataRAM_10_we1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] tmp_reg_480;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_subdone;
wire   [31:0] grp_fu_242_p6;
reg   [31:0] reg_294;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] grp_fu_255_p6;
reg   [31:0] reg_298;
wire   [31:0] grp_fu_268_p6;
reg   [31:0] reg_302;
wire   [31:0] grp_fu_281_p6;
reg   [31:0] reg_306;
wire   [31:0] grp_fu_330_p3;
reg   [31:0] reg_366;
wire    ap_block_pp0_stage3_11001;
wire   [31:0] grp_fu_358_p3;
reg   [31:0] reg_374;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] RAMSel_cast_read_reg_474;
wire   [0:0] tmp_fu_390_p3;
wire   [11:0] empty_fu_406_p1;
reg   [11:0] empty_reg_484;
reg   [11:0] DataRAM_1_addr_reg_490;
reg   [11:0] DataRAM_4_addr_reg_495;
reg   [11:0] DataRAM_7_addr_reg_500;
reg   [11:0] DataRAM_10_addr_reg_505;
reg   [11:0] DataRAM_1_addr_1_reg_510;
reg   [11:0] DataRAM_4_addr_1_reg_515;
reg   [11:0] DataRAM_7_addr_1_reg_520;
reg   [11:0] DataRAM_10_addr_1_reg_525;
reg   [11:0] DataRAM_1_addr_2_reg_530;
reg   [11:0] DataRAM_1_addr_2_reg_530_pp0_iter1_reg;
reg   [11:0] DataRAM_4_addr_2_reg_535;
reg   [11:0] DataRAM_4_addr_2_reg_535_pp0_iter1_reg;
reg   [11:0] DataRAM_7_addr_2_reg_540;
reg   [11:0] DataRAM_7_addr_2_reg_540_pp0_iter1_reg;
reg   [11:0] DataRAM_10_addr_2_reg_545;
reg   [11:0] DataRAM_10_addr_2_reg_545_pp0_iter1_reg;
reg   [11:0] DataRAM_1_addr_3_reg_550;
reg   [11:0] DataRAM_1_addr_3_reg_550_pp0_iter1_reg;
reg   [11:0] DataRAM_4_addr_3_reg_555;
reg   [11:0] DataRAM_4_addr_3_reg_555_pp0_iter1_reg;
reg   [11:0] DataRAM_7_addr_3_reg_560;
reg   [11:0] DataRAM_7_addr_3_reg_560_pp0_iter1_reg;
reg   [11:0] DataRAM_10_addr_3_reg_565;
reg   [11:0] DataRAM_10_addr_3_reg_565_pp0_iter1_reg;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] j_12_cast82_fu_398_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln140_fu_416_p1;
wire   [63:0] zext_ln140_3_fu_440_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln140_4_fu_453_p1;
reg   [12:0] j_12_fu_62;
wire   [12:0] add_ln137_fu_424_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_j;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage2;
wire   [31:0] grp_fu_310_p2;
wire   [0:0] grp_fu_316_p3;
wire   [31:0] grp_fu_324_p2;
wire   [31:0] grp_fu_338_p2;
wire   [0:0] grp_fu_344_p3;
wire   [31:0] grp_fu_352_p2;
wire   [11:0] or_ln137_fu_410_p2;
wire   [11:0] or_ln137_3_fu_435_p2;
wire   [11:0] or_ln137_4_fu_448_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

Crypto_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U225(
    .din0(DataRAM_1_q1),
    .din1(DataRAM_4_q1),
    .din2(DataRAM_7_q1),
    .din3(DataRAM_10_q1),
    .din4(RAMSel_cast),
    .dout(grp_fu_242_p6)
);

Crypto_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U226(
    .din0(DataRAM_1_q1),
    .din1(DataRAM_4_q1),
    .din2(DataRAM_7_q1),
    .din3(DataRAM_10_q1),
    .din4(RAMSel1_cast),
    .dout(grp_fu_255_p6)
);

Crypto_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U227(
    .din0(DataRAM_1_q0),
    .din1(DataRAM_4_q0),
    .din2(DataRAM_7_q0),
    .din3(DataRAM_10_q0),
    .din4(RAMSel_cast),
    .dout(grp_fu_268_p6)
);

Crypto_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U228(
    .din0(DataRAM_1_q0),
    .din1(DataRAM_4_q0),
    .din2(DataRAM_7_q0),
    .din3(DataRAM_10_q0),
    .din4(RAMSel1_cast),
    .dout(grp_fu_281_p6)
);

Crypto_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_390_p3 == 1'd0))) begin
            j_12_fu_62 <= add_ln137_fu_424_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_12_fu_62 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_390_p3 == 1'd0))) begin
        DataRAM_10_addr_1_reg_525[11 : 1] <= zext_ln140_fu_416_p1[11 : 1];
        DataRAM_10_addr_reg_505 <= j_12_cast82_fu_398_p1;
        DataRAM_1_addr_1_reg_510[11 : 1] <= zext_ln140_fu_416_p1[11 : 1];
        DataRAM_1_addr_reg_490 <= j_12_cast82_fu_398_p1;
        DataRAM_4_addr_1_reg_515[11 : 1] <= zext_ln140_fu_416_p1[11 : 1];
        DataRAM_4_addr_reg_495 <= j_12_cast82_fu_398_p1;
        DataRAM_7_addr_1_reg_520[11 : 1] <= zext_ln140_fu_416_p1[11 : 1];
        DataRAM_7_addr_reg_500 <= j_12_cast82_fu_398_p1;
        empty_reg_484 <= empty_fu_406_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_10_addr_2_reg_545[0] <= zext_ln140_3_fu_440_p1[0];
DataRAM_10_addr_2_reg_545[11 : 2] <= zext_ln140_3_fu_440_p1[11 : 2];
        DataRAM_10_addr_3_reg_565[11 : 2] <= zext_ln140_4_fu_453_p1[11 : 2];
        DataRAM_1_addr_2_reg_530[0] <= zext_ln140_3_fu_440_p1[0];
DataRAM_1_addr_2_reg_530[11 : 2] <= zext_ln140_3_fu_440_p1[11 : 2];
        DataRAM_1_addr_3_reg_550[11 : 2] <= zext_ln140_4_fu_453_p1[11 : 2];
        DataRAM_4_addr_2_reg_535[0] <= zext_ln140_3_fu_440_p1[0];
DataRAM_4_addr_2_reg_535[11 : 2] <= zext_ln140_3_fu_440_p1[11 : 2];
        DataRAM_4_addr_3_reg_555[11 : 2] <= zext_ln140_4_fu_453_p1[11 : 2];
        DataRAM_7_addr_2_reg_540[0] <= zext_ln140_3_fu_440_p1[0];
DataRAM_7_addr_2_reg_540[11 : 2] <= zext_ln140_3_fu_440_p1[11 : 2];
        DataRAM_7_addr_3_reg_560[11 : 2] <= zext_ln140_4_fu_453_p1[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_10_addr_2_reg_545_pp0_iter1_reg[0] <= DataRAM_10_addr_2_reg_545[0];
DataRAM_10_addr_2_reg_545_pp0_iter1_reg[11 : 2] <= DataRAM_10_addr_2_reg_545[11 : 2];
        DataRAM_10_addr_3_reg_565_pp0_iter1_reg[11 : 2] <= DataRAM_10_addr_3_reg_565[11 : 2];
        DataRAM_1_addr_2_reg_530_pp0_iter1_reg[0] <= DataRAM_1_addr_2_reg_530[0];
DataRAM_1_addr_2_reg_530_pp0_iter1_reg[11 : 2] <= DataRAM_1_addr_2_reg_530[11 : 2];
        DataRAM_1_addr_3_reg_550_pp0_iter1_reg[11 : 2] <= DataRAM_1_addr_3_reg_550[11 : 2];
        DataRAM_4_addr_2_reg_535_pp0_iter1_reg[0] <= DataRAM_4_addr_2_reg_535[0];
DataRAM_4_addr_2_reg_535_pp0_iter1_reg[11 : 2] <= DataRAM_4_addr_2_reg_535[11 : 2];
        DataRAM_4_addr_3_reg_555_pp0_iter1_reg[11 : 2] <= DataRAM_4_addr_3_reg_555[11 : 2];
        DataRAM_7_addr_2_reg_540_pp0_iter1_reg[0] <= DataRAM_7_addr_2_reg_540[0];
DataRAM_7_addr_2_reg_540_pp0_iter1_reg[11 : 2] <= DataRAM_7_addr_2_reg_540[11 : 2];
        DataRAM_7_addr_3_reg_560_pp0_iter1_reg[11 : 2] <= DataRAM_7_addr_3_reg_560[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_294 <= grp_fu_242_p6;
        reg_298 <= grp_fu_255_p6;
        reg_302 <= grp_fu_268_p6;
        reg_306 <= grp_fu_281_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((tmp_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_366 <= grp_fu_330_p3;
        reg_374 <= grp_fu_358_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_480 <= ap_sig_allocacmp_j[32'd12];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_10_address0 = DataRAM_10_addr_3_reg_565_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_10_address0 = DataRAM_10_addr_1_reg_525;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_10_address0 = zext_ln140_4_fu_453_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_10_address0 = zext_ln140_fu_416_p1;
    end else begin
        DataRAM_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_10_address1 = DataRAM_10_addr_2_reg_545_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_10_address1 = DataRAM_10_addr_reg_505;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_10_address1 = zext_ln140_3_fu_440_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_10_address1 = j_12_cast82_fu_398_p1;
    end else begin
        DataRAM_10_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_10_ce0 = 1'b1;
    end else begin
        DataRAM_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_10_ce1 = 1'b1;
    end else begin
        DataRAM_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd3 == RAMSel_cast_read_reg_474) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (2'd3 == RAMSel_cast_read_reg_474) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_10_we0 = 1'b1;
    end else begin
        DataRAM_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd3 == RAMSel_cast_read_reg_474) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (2'd3 == RAMSel_cast_read_reg_474) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_10_we1 = 1'b1;
    end else begin
        DataRAM_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_1_address0 = DataRAM_1_addr_3_reg_550_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_1_address0 = DataRAM_1_addr_1_reg_510;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_1_address0 = zext_ln140_4_fu_453_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_1_address0 = zext_ln140_fu_416_p1;
    end else begin
        DataRAM_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_1_address1 = DataRAM_1_addr_2_reg_530_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_1_address1 = DataRAM_1_addr_reg_490;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_1_address1 = zext_ln140_3_fu_440_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_1_address1 = j_12_cast82_fu_398_p1;
    end else begin
        DataRAM_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_1_ce0 = 1'b1;
    end else begin
        DataRAM_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_1_ce1 = 1'b1;
    end else begin
        DataRAM_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (2'd0 == RAMSel_cast_read_reg_474) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (2'd0 == RAMSel_cast_read_reg_474) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_1_we0 = 1'b1;
    end else begin
        DataRAM_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (2'd0 == RAMSel_cast_read_reg_474) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (2'd0 == RAMSel_cast_read_reg_474) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_1_we1 = 1'b1;
    end else begin
        DataRAM_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_4_address0 = DataRAM_4_addr_3_reg_555_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_4_address0 = DataRAM_4_addr_1_reg_515;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_4_address0 = zext_ln140_4_fu_453_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_4_address0 = zext_ln140_fu_416_p1;
    end else begin
        DataRAM_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_4_address1 = DataRAM_4_addr_2_reg_535_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_4_address1 = DataRAM_4_addr_reg_495;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_4_address1 = zext_ln140_3_fu_440_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_4_address1 = j_12_cast82_fu_398_p1;
    end else begin
        DataRAM_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_4_ce0 = 1'b1;
    end else begin
        DataRAM_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_4_ce1 = 1'b1;
    end else begin
        DataRAM_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd1 == RAMSel_cast_read_reg_474) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (2'd1 == RAMSel_cast_read_reg_474) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_4_we0 = 1'b1;
    end else begin
        DataRAM_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd1 == RAMSel_cast_read_reg_474) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (2'd1 == RAMSel_cast_read_reg_474) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_4_we1 = 1'b1;
    end else begin
        DataRAM_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_7_address0 = DataRAM_7_addr_3_reg_560_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_7_address0 = DataRAM_7_addr_1_reg_520;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_7_address0 = zext_ln140_4_fu_453_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_7_address0 = zext_ln140_fu_416_p1;
    end else begin
        DataRAM_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_7_address1 = DataRAM_7_addr_2_reg_540_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_7_address1 = DataRAM_7_addr_reg_500;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_7_address1 = zext_ln140_3_fu_440_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_7_address1 = j_12_cast82_fu_398_p1;
    end else begin
        DataRAM_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_7_ce0 = 1'b1;
    end else begin
        DataRAM_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_7_ce1 = 1'b1;
    end else begin
        DataRAM_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd2 == RAMSel_cast_read_reg_474) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (2'd2 == RAMSel_cast_read_reg_474) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_7_we0 = 1'b1;
    end else begin
        DataRAM_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd2 == RAMSel_cast_read_reg_474) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (2'd2 == RAMSel_cast_read_reg_474) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_7_we1 = 1'b1;
    end else begin
        DataRAM_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_480 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j = 13'd0;
    end else begin
        ap_sig_allocacmp_j = j_12_fu_62;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DataRAM_10_d0 = reg_374;

assign DataRAM_10_d1 = reg_366;

assign DataRAM_1_d0 = reg_374;

assign DataRAM_1_d1 = reg_366;

assign DataRAM_4_d0 = reg_374;

assign DataRAM_4_d1 = reg_366;

assign DataRAM_7_d0 = reg_374;

assign DataRAM_7_d1 = reg_366;

assign RAMSel_cast_read_reg_474 = RAMSel_cast;

assign add_ln137_fu_424_p2 = (ap_sig_allocacmp_j + 13'd4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign empty_fu_406_p1 = ap_sig_allocacmp_j[11:0];

assign grp_fu_310_p2 = (reg_294 - reg_298);

assign grp_fu_316_p3 = grp_fu_310_p2[32'd31];

assign grp_fu_324_p2 = (grp_fu_310_p2 + 32'd1073815553);

assign grp_fu_330_p3 = ((grp_fu_316_p3[0:0] == 1'b1) ? grp_fu_324_p2 : grp_fu_310_p2);

assign grp_fu_338_p2 = (reg_302 - reg_306);

assign grp_fu_344_p3 = grp_fu_338_p2[32'd31];

assign grp_fu_352_p2 = (grp_fu_338_p2 + 32'd1073815553);

assign grp_fu_358_p3 = ((grp_fu_344_p3[0:0] == 1'b1) ? grp_fu_352_p2 : grp_fu_338_p2);

assign j_12_cast82_fu_398_p1 = ap_sig_allocacmp_j;

assign or_ln137_3_fu_435_p2 = (empty_reg_484 | 12'd2);

assign or_ln137_4_fu_448_p2 = (empty_reg_484 | 12'd3);

assign or_ln137_fu_410_p2 = (empty_fu_406_p1 | 12'd1);

assign tmp_fu_390_p3 = ap_sig_allocacmp_j[32'd12];

assign zext_ln140_3_fu_440_p1 = or_ln137_3_fu_435_p2;

assign zext_ln140_4_fu_453_p1 = or_ln137_4_fu_448_p2;

assign zext_ln140_fu_416_p1 = or_ln137_fu_410_p2;

always @ (posedge ap_clk) begin
    DataRAM_1_addr_1_reg_510[0] <= 1'b1;
    DataRAM_4_addr_1_reg_515[0] <= 1'b1;
    DataRAM_7_addr_1_reg_520[0] <= 1'b1;
    DataRAM_10_addr_1_reg_525[0] <= 1'b1;
    DataRAM_1_addr_2_reg_530[1] <= 1'b1;
    DataRAM_1_addr_2_reg_530_pp0_iter1_reg[1] <= 1'b1;
    DataRAM_4_addr_2_reg_535[1] <= 1'b1;
    DataRAM_4_addr_2_reg_535_pp0_iter1_reg[1] <= 1'b1;
    DataRAM_7_addr_2_reg_540[1] <= 1'b1;
    DataRAM_7_addr_2_reg_540_pp0_iter1_reg[1] <= 1'b1;
    DataRAM_10_addr_2_reg_545[1] <= 1'b1;
    DataRAM_10_addr_2_reg_545_pp0_iter1_reg[1] <= 1'b1;
    DataRAM_1_addr_3_reg_550[1:0] <= 2'b11;
    DataRAM_1_addr_3_reg_550_pp0_iter1_reg[1:0] <= 2'b11;
    DataRAM_4_addr_3_reg_555[1:0] <= 2'b11;
    DataRAM_4_addr_3_reg_555_pp0_iter1_reg[1:0] <= 2'b11;
    DataRAM_7_addr_3_reg_560[1:0] <= 2'b11;
    DataRAM_7_addr_3_reg_560_pp0_iter1_reg[1:0] <= 2'b11;
    DataRAM_10_addr_3_reg_565[1:0] <= 2'b11;
    DataRAM_10_addr_3_reg_565_pp0_iter1_reg[1:0] <= 2'b11;
end

endmodule //Crypto_Crypto_Pipeline_POLY_SUB_LOOP17
