// Seed: 3179566902
module module_0 (
    input  uwire id_0,
    output wand  id_1,
    output tri0  id_2,
    input  wand  id_3,
    output wand  id_4,
    output wire  id_5,
    output tri   id_6
);
  logic [1 : 1] id_8;
  assign id_6 = 1;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd48,
    parameter id_11 = 32'd90
) (
    input wor _id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    output uwire id_4,
    output tri1 id_5,
    input tri id_6,
    output wor id_7,
    output logic id_8
);
  assign id_4 = id_3;
  wire id_10;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_1,
      id_5,
      id_5,
      id_5
  );
  always id_8 <= 1 == -1;
  wire _id_11;
  ;
  assign id_4 = -1 - -1;
  wire id_12;
  logic [id_0 : id_11] id_13;
  assign id_5 = -1'h0;
endmodule
