// Seed: 1592938060
module module_0;
  wire id_2;
  module_2(
      id_2, id_2, id_2, id_2, id_2
  );
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output wor id_2,
    inout tri1 id_3,
    input wor id_4,
    output tri0 id_5,
    output uwire id_6,
    output tri id_7,
    output wor id_8,
    input wand id_9
);
  assign id_6 = id_0;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_6(
      id_3, 1
  );
  wire id_7;
  wire id_8;
endmodule
