/// Auto-generated register definitions for SYSCTRL
/// Family: samd21
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::atmel::samd21::sysctrl {

// ============================================================================
// SYSCTRL - System Control
// Base Address: 0x40000800
// ============================================================================

/// SYSCTRL Register Structure
struct SYSCTRL_Registers {

    /// Interrupt Enable Clear
    /// Offset: 0x0000
    volatile uint32_t INTENCLR;

    /// Interrupt Enable Set
    /// Offset: 0x0004
    volatile uint32_t INTENSET;

    /// Interrupt Flag Status and Clear
    /// Offset: 0x0008
    volatile uint32_t INTFLAG;

    /// Power and Clocks Status
    /// Offset: 0x000C
    /// Access: read-only
    volatile uint32_t PCLKSR;

    /// External Multipurpose Crystal Oscillator (XOSC) Control
    /// Offset: 0x0010
    /// Reset value: 0x00000080
    volatile uint16_t XOSC;
    uint8_t RESERVED_0012[2]; ///< Reserved

    /// 32kHz External Crystal Oscillator (XOSC32K) Control
    /// Offset: 0x0014
    /// Reset value: 0x00000080
    volatile uint16_t XOSC32K;
    uint8_t RESERVED_0016[2]; ///< Reserved

    /// 32kHz Internal Oscillator (OSC32K) Control
    /// Offset: 0x0018
    /// Reset value: 0x003F0080
    volatile uint32_t OSC32K;

    /// 32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Control
    /// Offset: 0x001C
    /// Reset value: 0x0000001F
    volatile uint8_t OSCULP32K;
    uint8_t RESERVED_001D[3]; ///< Reserved

    /// 8MHz Internal Oscillator (OSC8M) Control
    /// Offset: 0x0020
    /// Reset value: 0x87070382
    volatile uint32_t OSC8M;

    /// DFLL48M Control
    /// Offset: 0x0024
    /// Reset value: 0x00000080
    volatile uint16_t DFLLCTRL;
    uint8_t RESERVED_0026[2]; ///< Reserved

    /// DFLL48M Value
    /// Offset: 0x0028
    volatile uint32_t DFLLVAL;

    /// DFLL48M Multiplier
    /// Offset: 0x002C
    volatile uint32_t DFLLMUL;

    /// DFLL48M Synchronization
    /// Offset: 0x0030
    volatile uint8_t DFLLSYNC;
    uint8_t RESERVED_0031[3]; ///< Reserved

    /// 3.3V Brown-Out Detector (BOD33) Control
    /// Offset: 0x0034
    volatile uint32_t BOD33;
    uint8_t RESERVED_0038[4]; ///< Reserved

    /// Voltage Regulator System (VREG) Control
    /// Offset: 0x003C
    volatile uint16_t VREG;
    uint8_t RESERVED_003E[2]; ///< Reserved

    /// Voltage References System (VREF) Control
    /// Offset: 0x0040
    volatile uint32_t VREF;

    /// DPLL Control A
    /// Offset: 0x0044
    /// Reset value: 0x00000080
    volatile uint8_t DPLLCTRLA;
    uint8_t RESERVED_0045[3]; ///< Reserved

    /// DPLL Ratio Control
    /// Offset: 0x0048
    volatile uint32_t DPLLRATIO;

    /// DPLL Control B
    /// Offset: 0x004C
    volatile uint32_t DPLLCTRLB;

    /// DPLL Status
    /// Offset: 0x0050
    /// Access: read-only
    volatile uint8_t DPLLSTATUS;
};

static_assert(sizeof(SYSCTRL_Registers) >= 81, "SYSCTRL_Registers size mismatch");

/// SYSCTRL peripheral instance
inline SYSCTRL_Registers* SYSCTRL() {
    return reinterpret_cast<SYSCTRL_Registers*>(0x40000800);
}

}  // namespace alloy::hal::atmel::samd21::sysctrl
