NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g18/A (input) Id 67  :
  VIEW VIEW_SETUP :
    SLACK rise=-26137 fall=-25064
    SLEW rise=1069 fall=673
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 67 Pol 1 AT rise=5103 fall=4818 RT rise=-20157 fall=-19369
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g18/Y (output) Id 20  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2457 (derating=1.000000) RF=<NA> FR=<NA> FF=2938 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g18/B (input) Id 66  :
  VIEW VIEW_SETUP :
    SLACK rise=-26164 fall=-25112
    SLEW rise=1106 fall=696
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 66 Pol 1 AT rise=5142 fall=4846 RT rise=-20145 fall=-19389
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g18/Y (output) Id 20  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2445 (derating=1.000000) RF=<NA> FR=<NA> FF=2958 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g26/A (input) Id 65  :
  VIEW VIEW_SETUP :
    SLACK rise=-26184 fall=-24283
    SLEW rise=1053 fall=664
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 65 Pol 1 AT rise=5086 fall=4807 RT rise=-20221 fall=-18599
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g26/Y (output) Id 19  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2837 (derating=1.000000) RF=<NA> FR=<NA> FF=3281 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g26/B (input) Id 64  :
  VIEW VIEW_SETUP :
    SLACK rise=-26371 fall=-24437
    SLEW rise=1201 fall=753
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 64 Pol 1 AT rise=5241 fall=4915 RT rise=-20253 fall=-18645
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g26/Y (output) Id 19  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2869 (derating=1.000000) RF=<NA> FR=<NA> FF=3327 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g28/A (input) Id 63  :
  VIEW VIEW_SETUP :
    SLACK rise=-26410 fall=-23987
    SLEW rise=1003 fall=633
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 63 Pol 1 AT rise=5030 fall=4768 RT rise=-20503 fall=-18342
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g28/Y (output) Id 18  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2390 (derating=1.000000) RF=<NA> FR=<NA> FF=2884 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g28/B (input) Id 62  :
  VIEW VIEW_SETUP :
    SLACK rise=-26650 fall=-24174
    SLEW rise=1184 fall=743
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 62 Pol 1 AT rise=5223 fall=4902 RT rise=-20550 fall=-18395
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g28/Y (output) Id 18  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2437 (derating=1.000000) RF=<NA> FR=<NA> FF=2937 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g30/A (input) Id 61  :
  VIEW VIEW_SETUP :
    SLACK rise=-26058 fall=-24919
    SLEW rise=1143 fall=718
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 61 Pol 1 AT rise=5181 fall=4873 RT rise=-20000 fall=-19169
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g30/Y (output) Id 17  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2440 (derating=1.000000) RF=<NA> FR=<NA> FF=2911 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g30/B (input) Id 60  :
  VIEW VIEW_SETUP :
    SLACK rise=-26076 fall=-24959
    SLEW rise=1173 fall=736
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 60 Pol 1 AT rise=5213 fall=4895 RT rise=-19986 fall=-19187
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g30/Y (output) Id 17  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2426 (derating=1.000000) RF=<NA> FR=<NA> FF=2929 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g32/A (input) Id 59  :
  VIEW VIEW_SETUP :
    SLACK rise=-25946 fall=-24810
    SLEW rise=1040 fall=655
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 59 Pol 1 AT rise=5071 fall=4797 RT rise=-19998 fall=-19136
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g32/Y (output) Id 16  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2401 (derating=1.000000) RF=<NA> FR=<NA> FF=2889 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g32/B (input) Id 58  :
  VIEW VIEW_SETUP :
    SLACK rise=-26142 fall=-24966
    SLEW rise=1192 fall=747
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 58 Pol 1 AT rise=5231 fall=4907 RT rise=-20034 fall=-19182
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g32/Y (output) Id 16  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2437 (derating=1.000000) RF=<NA> FR=<NA> FF=2935 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_192_0/A (input) Id 57  :
  VIEW VIEW_SETUP :
    SLACK rise=-32492 fall=-31123
    SLEW rise=922 fall=542
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 57 Pol 1 AT rise=6060 fall=5040 RT rise=-25555 fall=-25206
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_192_0/Y (output) Id 13  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=<NA> RF=975 (derating=1.000000) FR=792 (derating=1.000000) FF=<NA>

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_192_0/B (input) Id 56  :
  VIEW VIEW_SETUP :
    SLACK rise=-48145 fall=-47702
    SLEW rise=686 fall=593
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 56 Pol 1 AT rise=21864 fall=21697 RT rise=-25404 fall=-25128
   1 PHASE @(D)(P)(VIEW_SETUP)* Id 56 Pol 1 AT rise=20916 fall=21781 RT rise=-2880 fall=-3225
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_192_0/Y (output) Id 13  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=<NA> RF=824 (derating=1.000000) FR=714 (derating=1.000000) FF=<NA>

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_193_0/A (input) Id 55  :
  VIEW VIEW_SETUP :
    SLACK rise=-32645 fall=-33244
    SLEW rise=935 fall=597
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 55 Pol 1 AT rise=6033 fall=7007 RT rise=-25735 fall=-25360
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_193_0/Y (output) Id 11  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=<NA> RF=1025 (derating=1.000000) FR=855 (derating=1.000000) FF=<NA>

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_193_0/B (input) Id 54  :
  VIEW VIEW_SETUP :
    SLACK rise=-48234 fall=-48340
    SLEW rise=768 fall=695
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 54 Pol 1 AT rise=21742 fall=22151 RT rise=-25615 fall=-25312
   1 PHASE @(D)(P)(VIEW_SETUP)* Id 54 Pol 1 AT rise=22250 fall=21330 RT rise=-3091 fall=-3409
   2 PHASE @(D)(P)(VIEW_SETUP)* Id 54 Pol 1 AT rise=17641 fall=18284 RT rise=-3091 fall=-3409
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_193_0/Y (output) Id 11  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=<NA> RF=905 (derating=1.000000) FR=807 (derating=1.000000) FF=<NA>

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g73/B (input) Id 53  :
  VIEW VIEW_SETUP :
    SLACK rise=-46468 fall=-46281
    SLEW rise=709 fall=632
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 53 Pol 1 AT rise=27892 fall=28974 RT rise=-17699 fall=-16430

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_1974_0/B (input) Id 52  :
  VIEW VIEW_SETUP :
    SLACK rise=-46547 fall=-45528
    SLEW rise=1124 fall=905
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 52 Pol 1 AT rise=28288 fall=29335 RT rise=-17382 fall=-15316

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_1973_0/A (input) Id 51  :
  VIEW VIEW_SETUP :
    SLACK rise=-46849 fall=-45279
    SLEW rise=671 fall=604
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 51 Pol 1 AT rise=27860 fall=28945 RT rise=-18112 fall=-15457

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g79/B (input) Id 50  :
  VIEW VIEW_SETUP :
    SLACK rise=-46289 fall=-46072
    SLEW rise=664 fall=599
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 50 Pol 1 AT rise=27853 fall=28937 RT rise=-17559 fall=-16258

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g79/A (input) Id 49  :
  VIEW VIEW_SETUP :
    SLACK rise=-46327 fall=-46062
    SLEW rise=667 fall=601
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 49 Pol 1 AT rise=27854 fall=28939 RT rise=-17596 fall=-16246

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_838_0/B (input) Id 48  :
  VIEW VIEW_SETUP :
    SLACK rise=-47724 fall=-45815
    SLEW rise=1134 fall=854
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 48 Pol 1 AT rise=28054 fall=27340 RT rise=-18793 fall=-17598

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_836_0/A1 (input) Id 47  :
  VIEW VIEW_SETUP :
    SLACK rise=-46127 fall=-47078
    SLEW rise=1134 fall=854
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 47 Pol 1 AT rise=28049 fall=27335 RT rise=-17201 fall=-18866

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g10/S0 (input) Id 46  :
  VIEW VIEW_SETUP :
    SLACK rise=-48242 fall=-47967
    SLEW rise=1135 fall=855
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 46 Pol 1 AT rise=28065 fall=27351 RT rise=-19300 fall=-19739

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g12/S0 (input) Id 45  :
  VIEW VIEW_SETUP :
    SLACK rise=-48191 fall=-47960
    SLEW rise=1134 fall=855
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 45 Pol 1 AT rise=28059 fall=27346 RT rise=-19255 fall=-19737

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g34/S0 (input) Id 44  :
  VIEW VIEW_SETUP :
    SLACK rise=-48340 fall=-48234
    SLEW rise=1134 fall=853
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 44 Pol 1 AT rise=28047 fall=27333 RT rise=-19416 fall=-20024

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g8/S0 (input) Id 43  :
  VIEW VIEW_SETUP :
    SLACK rise=-47754 fall=-47651
    SLEW rise=1134 fall=855
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 43 Pol 1 AT rise=28069 fall=27355 RT rise=-18808 fall=-19419

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g6/S0 (input) Id 42  :
  VIEW VIEW_SETUP :
    SLACK rise=-47779 fall=-47677
    SLEW rise=1134 fall=855
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 42 Pol 1 AT rise=28074 fall=27360 RT rise=-18828 fall=-19440

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g4/S0 (input) Id 41  :
  VIEW VIEW_SETUP :
    SLACK rise=-47679 fall=-47577
    SLEW rise=1134 fall=855
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 41 Pol 1 AT rise=28076 fall=27362 RT rise=-18726 fall=-19338

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g2/S0 (input) Id 40  :
  VIEW VIEW_SETUP :
    SLACK rise=-47641 fall=-47502
    SLEW rise=1134 fall=855
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 40 Pol 1 AT rise=28080 fall=27366 RT rise=-18684 fall=-19259

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g36/S0 (input) Id 39  :
  VIEW VIEW_SETUP :
    SLACK rise=-48071 fall=-47965
    SLEW rise=1134 fall=853
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 39 Pol 1 AT rise=28049 fall=27335 RT rise=-19145 fall=-19753

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g38/S0 (input) Id 38  :
  VIEW VIEW_SETUP :
    SLACK rise=-48137 fall=-48031
    SLEW rise=1134 fall=853
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 38 Pol 1 AT rise=28052 fall=27338 RT rise=-19208 fall=-19816

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g64/S0 (input) Id 37  :
  VIEW VIEW_SETUP :
    SLACK rise=-47974 fall=-47872
    SLEW rise=1134 fall=855
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 37 Pol 1 AT rise=28080 fall=27366 RT rise=-19017 fall=-19629

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g40/S0 (input) Id 36  :
  VIEW VIEW_SETUP :
    SLACK rise=-48059 fall=-47954
    SLEW rise=1134 fall=853
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 36 Pol 1 AT rise=28053 fall=27340 RT rise=-19129 fall=-19737

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g62/S0 (input) Id 35  :
  VIEW VIEW_SETUP :
    SLACK rise=-47940 fall=-47838
    SLEW rise=1134 fall=855
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 35 Pol 1 AT rise=28084 fall=27370 RT rise=-18979 fall=-19591

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g42/S0 (input) Id 34  :
  VIEW VIEW_SETUP :
    SLACK rise=-47905 fall=-47800
    SLEW rise=1134 fall=854
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 34 Pol 1 AT rise=28055 fall=27341 RT rise=-18973 fall=-19582

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g44/S0 (input) Id 33  :
  VIEW VIEW_SETUP :
    SLACK rise=-47773 fall=-47668
    SLEW rise=1134 fall=854
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 33 Pol 1 AT rise=28056 fall=27342 RT rise=-18840 fall=-19449

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g58/S0 (input) Id 32  :
  VIEW VIEW_SETUP :
    SLACK rise=-48262 fall=-48156
    SLEW rise=1135 fall=854
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 32 Pol 1 AT rise=28088 fall=27374 RT rise=-19297 fall=-19905

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g46/S0 (input) Id 31  :
  VIEW VIEW_SETUP :
    SLACK rise=-48095 fall=-47989
    SLEW rise=1134 fall=854
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 31 Pol 1 AT rise=28056 fall=27342 RT rise=-19162 fall=-19770

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g60/S0 (input) Id 30  :
  VIEW VIEW_SETUP :
    SLACK rise=-48217 fall=-48111
    SLEW rise=1135 fall=854
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 30 Pol 1 AT rise=28086 fall=27372 RT rise=-19254 fall=-19862

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g56/S0 (input) Id 29  :
  VIEW VIEW_SETUP :
    SLACK rise=-48256 fall=-48150
    SLEW rise=1135 fall=855
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 29 Pol 1 AT rise=28088 fall=27374 RT rise=-19291 fall=-19899

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g48/S0 (input) Id 28  :
  VIEW VIEW_SETUP :
    SLACK rise=-48170 fall=-48064
    SLEW rise=1134 fall=854
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 28 Pol 1 AT rise=28057 fall=27343 RT rise=-19236 fall=-19844

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g50/S0 (input) Id 27  :
  VIEW VIEW_SETUP :
    SLACK rise=-48104 fall=-47998
    SLEW rise=1135 fall=855
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 27 Pol 1 AT rise=28090 fall=27376 RT rise=-19137 fall=-19745

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g54/S0 (input) Id 26  :
  VIEW VIEW_SETUP :
    SLACK rise=-48234 fall=-48128
    SLEW rise=1135 fall=855
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 26 Pol 1 AT rise=28090 fall=27376 RT rise=-19267 fall=-19875

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g52/S0 (input) Id 25  :
  VIEW VIEW_SETUP :
    SLACK rise=-48230 fall=-48124
    SLEW rise=1135 fall=855
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 25 Pol 1 AT rise=28090 fall=27376 RT rise=-19263 fall=-19871

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g16/S0 (input) Id 24  :
  VIEW VIEW_SETUP :
    SLACK rise=-47576 fall=-47615
    SLEW rise=538 fall=471
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 24 Pol 1 AT rise=27494 fall=26860 RT rise=-19205 fall=-19878

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g20/S0 (input) Id 23  :
  VIEW VIEW_SETUP :
    SLACK rise=-47939 fall=-48018
    SLEW rise=538 fall=471
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 23 Pol 1 AT rise=27494 fall=26860 RT rise=-19568 fall=-20281

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g24/S0 (input) Id 22  :
  VIEW VIEW_SETUP :
    SLACK rise=-48000 fall=-48079
    SLEW rise=538 fall=471
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 22 Pol 1 AT rise=27494 fall=26860 RT rise=-19629 fall=-20342

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g22/S0 (input) Id 21  :
  VIEW VIEW_SETUP :
    SLACK rise=-47804 fall=-47883
    SLEW rise=538 fall=471
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 21 Pol 1 AT rise=27494 fall=26860 RT rise=-19433 fall=-20146

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g18/Y (output) Id 20  :
  VIEW VIEW_SETUP :
    SLACK rise=-46468 fall=-46281
    SLEW rise=709 fall=632
    CAP 3.60488
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 20 Pol 1 AT rise=27891 fall=28973 RT rise=-17700 fall=-16431
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g73/B (input) Id 53  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=1 (derating=1.000000) RF=<NA> FR=<NA> FF=1 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g26/Y (output) Id 19  :
  VIEW VIEW_SETUP :
    SLACK rise=-46547 fall=-45528
    SLEW rise=1124 fall=905
    CAP 8.08098
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 19 Pol 1 AT rise=28286 fall=29333 RT rise=-17384 fall=-15318
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_1974_0/B (input) Id 52  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2 (derating=1.000000) RF=<NA> FR=<NA> FF=2 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g28/Y (output) Id 18  :
  VIEW VIEW_SETUP :
    SLACK rise=-46849 fall=-45279
    SLEW rise=670 fall=604
    CAP 3.17496
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 18 Pol 1 AT rise=27859 fall=28944 RT rise=-18113 fall=-15458
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_1973_0/A (input) Id 51  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=1 (derating=1.000000) RF=<NA> FR=<NA> FF=1 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g30/Y (output) Id 17  :
  VIEW VIEW_SETUP :
    SLACK rise=-46289 fall=-46072
    SLEW rise=664 fall=599
    CAP 3.11969
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 17 Pol 1 AT rise=27852 fall=28937 RT rise=-17560 fall=-16258
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g79/B (input) Id 50  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=1 (derating=1.000000) RF=<NA> FR=<NA> FF=0 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g32/Y (output) Id 16  :
  VIEW VIEW_SETUP :
    SLACK rise=-46327 fall=-46062
    SLEW rise=667 fall=601
    CAP 3.14689
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 16 Pol 1 AT rise=27853 fall=28938 RT rise=-17597 fall=-16247
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g79/A (input) Id 49  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=1 (derating=1.000000) RF=<NA> FR=<NA> FF=1 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC132_mux_tree_size60_42_out_0/Y (output) Id 15  :
  VIEW VIEW_SETUP :
    SLACK rise=-48340 fall=-48234
    SLEW rise=1132 fall=851
    CAP 137.975
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 15 Pol 1 AT rise=28029 fall=27315 RT rise=-19434 fall=-20042
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g52/S0 (input) Id 25  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=61 (derating=1.000000) RF=<NA> FR=<NA> FF=61 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g54/S0 (input) Id 26  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=61 (derating=1.000000) RF=<NA> FR=<NA> FF=61 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g50/S0 (input) Id 27  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=61 (derating=1.000000) RF=<NA> FR=<NA> FF=61 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g48/S0 (input) Id 28  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=28 (derating=1.000000) RF=<NA> FR=<NA> FF=28 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g56/S0 (input) Id 29  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=59 (derating=1.000000) RF=<NA> FR=<NA> FF=59 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g60/S0 (input) Id 30  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=57 (derating=1.000000) RF=<NA> FR=<NA> FF=57 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g46/S0 (input) Id 31  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=27 (derating=1.000000) RF=<NA> FR=<NA> FF=27 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g58/S0 (input) Id 32  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=59 (derating=1.000000) RF=<NA> FR=<NA> FF=59 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g44/S0 (input) Id 33  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=27 (derating=1.000000) RF=<NA> FR=<NA> FF=27 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g42/S0 (input) Id 34  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=26 (derating=1.000000) RF=<NA> FR=<NA> FF=26 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g62/S0 (input) Id 35  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=55 (derating=1.000000) RF=<NA> FR=<NA> FF=55 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g40/S0 (input) Id 36  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=24 (derating=1.000000) RF=<NA> FR=<NA> FF=25 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g64/S0 (input) Id 37  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=51 (derating=1.000000) RF=<NA> FR=<NA> FF=51 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g38/S0 (input) Id 38  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=23 (derating=1.000000) RF=<NA> FR=<NA> FF=23 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g36/S0 (input) Id 39  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=20 (derating=1.000000) RF=<NA> FR=<NA> FF=20 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g2/S0 (input) Id 40  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=51 (derating=1.000000) RF=<NA> FR=<NA> FF=51 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g4/S0 (input) Id 41  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=47 (derating=1.000000) RF=<NA> FR=<NA> FF=47 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g6/S0 (input) Id 42  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=45 (derating=1.000000) RF=<NA> FR=<NA> FF=45 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g8/S0 (input) Id 43  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=40 (derating=1.000000) RF=<NA> FR=<NA> FF=40 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g34/S0 (input) Id 44  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=18 (derating=1.000000) RF=<NA> FR=<NA> FF=18 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g12/S0 (input) Id 45  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=30 (derating=1.000000) RF=<NA> FR=<NA> FF=31 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g10/S0 (input) Id 46  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=36 (derating=1.000000) RF=<NA> FR=<NA> FF=36 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_836_0/A1 (input) Id 47  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=20 (derating=1.000000) RF=<NA> FR=<NA> FF=20 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_838_0/B (input) Id 48  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=25 (derating=1.000000) RF=<NA> FR=<NA> FF=25 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OCPC638_mux_tree_size60_42_out_0/Y (output) Id 14  :
  VIEW VIEW_SETUP :
    SLACK rise=-48000 fall=-48079
    SLEW rise=537 fall=471
    CAP 22.946
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 14 Pol 1 AT rise=27491 fall=26856 RT rise=-19632 fall=-20346
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g22/S0 (input) Id 21  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=3 (derating=1.000000) RF=<NA> FR=<NA> FF=4 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g24/S0 (input) Id 22  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=3 (derating=1.000000) RF=<NA> FR=<NA> FF=4 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g20/S0 (input) Id 23  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=3 (derating=1.000000) RF=<NA> FR=<NA> FF=4 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g16/S0 (input) Id 24  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=3 (derating=1.000000) RF=<NA> FR=<NA> FF=4 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_192_0/Y (output) Id 13  :
  VIEW VIEW_SETUP :
    SLACK rise=-47702 fall=-48145
    SLEW rise=593 fall=563
    CAP 6.44786
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 13 Pol 1 AT rise=22411 fall=22688 RT rise=-24414 fall=-24580
   1 PHASE @(D)(P)(VIEW_SETUP)* Id 13 Pol 1 AT rise=22495 fall=21740 RT rise=-2511 fall=-2056
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_191_0/B (input) Id 12  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=1 (derating=1.000000) RF=<NA> FR=<NA> FF=2 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_191_0/B (input) Id 12  :
  VIEW VIEW_SETUP :
    SLACK rise=-47702 fall=-48145
    SLEW rise=594 fall=563
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 13 Pol 1 AT rise=22412 fall=22690 RT rise=-24413 fall=-24578
   1 PHASE @(D)(P)(VIEW_SETUP)* Id 13 Pol 1 AT rise=22496 fall=21742 RT rise=-2510 fall=-2054
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_191_0/Y (output) Id 9  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=<NA> RF=1021 (derating=1.000000) FR=904 (derating=1.000000) FF=<NA>

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_193_0/Y (output) Id 11  :
  VIEW VIEW_SETUP :
    SLACK rise=-48340 fall=-48234
    SLEW rise=647 fall=618
    CAP 7.50306
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 11 Pol 1 AT rise=22958 fall=22647 RT rise=-24505 fall=-24710
   1 PHASE @(D)(P)(VIEW_SETUP)* Id 11 Pol 1 AT rise=22137 fall=23155 RT rise=-2602 fall=-2186
   2 PHASE @(D)(P)(VIEW_SETUP)* Id 11 Pol 1 AT rise=19091 fall=18546 RT rise=-2602 fall=-2186
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_191_0/A (input) Id 10  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2 (derating=1.000000) RF=<NA> FR=<NA> FF=1 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_191_0/A (input) Id 10  :
  VIEW VIEW_SETUP :
    SLACK rise=-48340 fall=-48234
    SLEW rise=647 fall=618
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 11 Pol 1 AT rise=22960 fall=22648 RT rise=-24503 fall=-24709
   1 PHASE @(D)(P)(VIEW_SETUP)* Id 11 Pol 1 AT rise=22139 fall=23156 RT rise=-2600 fall=-2185
   2 PHASE @(D)(P)(VIEW_SETUP)* Id 11 Pol 1 AT rise=19093 fall=18547 RT rise=-2600 fall=-2185
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_191_0/Y (output) Id 9  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=<NA> RF=1111 (derating=1.000000) FR=1035 (derating=1.000000) FF=<NA>

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/FE_RC_191_0/Y (output) Id 9  :
  VIEW VIEW_SETUP :
    SLACK rise=-48234 fall=-48340
    SLEW rise=881 fall=844
    CAP 12.1543
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 11 Pol 0 AT rise=23683 fall=24071 RT rise=-23674 fall=-23392
   1 PHASE @(D)(P)(VIEW_SETUP)* Id 11 Pol 0 AT rise=24191 fall=23250 RT rise=-1150 fall=-1489
   2 PHASE @(D)(P)(VIEW_SETUP)* Id 11 Pol 0 AT rise=19582 fall=20204 RT rise=-1150 fall=-1489
   3 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 13 Pol 0 AT rise=23594 fall=23433 RT rise=-23674 fall=-23392
   4 PHASE @(D)(P)(VIEW_SETUP)* Id 13 Pol 0 AT rise=22646 fall=23517 RT rise=-1150 fall=-1489
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/A (input) Id 8  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2 (derating=1.000000) RF=<NA> FR=<NA> FF=2 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/A (input) Id 8  :
  VIEW VIEW_SETUP :
    SLACK rise=-48234 fall=-48340
    SLEW rise=882 fall=844
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 11 Pol 0 AT rise=23685 fall=24073 RT rise=-23672 fall=-23390
   1 PHASE @(D)(P)(VIEW_SETUP)* Id 11 Pol 0 AT rise=24193 fall=23252 RT rise=-1148 fall=-1487
   2 PHASE @(D)(P)(VIEW_SETUP)* Id 11 Pol 0 AT rise=19584 fall=20206 RT rise=-1148 fall=-1487
   3 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 13 Pol 0 AT rise=23596 fall=23435 RT rise=-23672 fall=-23390
   4 PHASE @(D)(P)(VIEW_SETUP)* Id 13 Pol 0 AT rise=22648 fall=23519 RT rise=-1148 fall=-1487
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=<NA> RF=1132 (derating=1.000000) FR=1471 (derating=1.000000) FF=<NA>

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g18/S0 (input) Id 7  :
  VIEW VIEW_SETUP :
    SLACK rise=-46468 fall=-46205
    SLEW rise=1395 fall=808
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 7 Pol 1 AT rise=25551 fall=24824 RT rise=-20040 fall=-20504
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g18/Y (output) Id 20  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2340 (derating=1.000000) RF=<NA> FR=<NA> FF=2548 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g18/Y (output) Id 20  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2338 (derating=1.000000) RF=<NA> FR=<NA> FF=2546 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g18/Y (output) Id 20  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=<NA> RF=3422 (derating=1.000000) FR=2804 (derating=1.000000) FF=<NA>
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g18/Y (output) Id 20  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=<NA> RF=3420 (derating=1.000000) FR=2802 (derating=1.000000) FF=<NA>

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g26/S0 (input) Id 6  :
  VIEW VIEW_SETUP :
    SLACK rise=-46547 fall=-46285
    SLEW rise=1397 fall=809
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 6 Pol 1 AT rise=25560 fall=24833 RT rise=-20110 fall=-20575
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g26/Y (output) Id 19  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2726 (derating=1.000000) RF=<NA> FR=<NA> FF=2896 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g26/Y (output) Id 19  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2724 (derating=1.000000) RF=<NA> FR=<NA> FF=2894 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g26/Y (output) Id 19  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=<NA> RF=3773 (derating=1.000000) FR=3191 (derating=1.000000) FF=<NA>
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g26/Y (output) Id 19  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=<NA> RF=3771 (derating=1.000000) FR=3189 (derating=1.000000) FF=<NA>

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g28/S0 (input) Id 5  :
  VIEW VIEW_SETUP :
    SLACK rise=-46849 fall=-46586
    SLEW rise=1397 fall=809
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 5 Pol 1 AT rise=25559 fall=24832 RT rise=-20413 fall=-20877
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g28/Y (output) Id 18  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2300 (derating=1.000000) RF=<NA> FR=<NA> FF=2510 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g28/Y (output) Id 18  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2298 (derating=1.000000) RF=<NA> FR=<NA> FF=2508 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g28/Y (output) Id 18  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=<NA> RF=3385 (derating=1.000000) FR=2764 (derating=1.000000) FF=<NA>
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g28/Y (output) Id 18  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=<NA> RF=3383 (derating=1.000000) FR=2762 (derating=1.000000) FF=<NA>

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g30/S0 (input) Id 4  :
  VIEW VIEW_SETUP :
    SLACK rise=-46289 fall=-46026
    SLEW rise=1397 fall=809
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 4 Pol 1 AT rise=25558 fall=24831 RT rise=-19854 fall=-20318
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g30/Y (output) Id 17  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2294 (derating=1.000000) RF=<NA> FR=<NA> FF=2504 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g30/Y (output) Id 17  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2292 (derating=1.000000) RF=<NA> FR=<NA> FF=2502 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g30/Y (output) Id 17  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=<NA> RF=3379 (derating=1.000000) FR=2758 (derating=1.000000) FF=<NA>
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g30/Y (output) Id 17  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=<NA> RF=3377 (derating=1.000000) FR=2756 (derating=1.000000) FF=<NA>

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g32/S0 (input) Id 3  :
  VIEW VIEW_SETUP :
    SLACK rise=-46327 fall=-46064
    SLEW rise=1396 fall=809
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 3 Pol 1 AT rise=25557 fall=24830 RT rise=-19893 fall=-20357
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g32/Y (output) Id 16  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2296 (derating=1.000000) RF=<NA> FR=<NA> FF=2506 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g32/Y (output) Id 16  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2294 (derating=1.000000) RF=<NA> FR=<NA> FF=2504 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g32/Y (output) Id 16  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=<NA> RF=3381 (derating=1.000000) FR=2760 (derating=1.000000) FF=<NA>
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g32/Y (output) Id 16  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=<NA> RF=3379 (derating=1.000000) FR=2758 (derating=1.000000) FF=<NA>

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC132_mux_tree_size60_42_out_0/A (input) Id 2  :
  VIEW VIEW_SETUP :
    SLACK rise=-48340 fall=-48234
    SLEW rise=1396 fall=809
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 2 Pol 1 AT rise=25557 fall=24830 RT rise=-21906 fall=-22527
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC132_mux_tree_size60_42_out_0/Y (output) Id 15  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=2472 (derating=1.000000) RF=<NA> FR=<NA> FF=2485 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OCPC638_mux_tree_size60_42_out_0/A (input) Id 1  :
  VIEW VIEW_SETUP :
    SLACK rise=-48000 fall=-48079
    SLEW rise=1395 fall=808
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 1 Pol 1 AT rise=25550 fall=24822 RT rise=-21573 fall=-22380
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OCPC638_mux_tree_size60_42_out_0/Y (output) Id 14  IsDelay 1 IsNet 0 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=1941 (derating=1.000000) RF=<NA> FR=<NA> FF=2034 (derating=1.000000)

NODE grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  :
  VIEW VIEW_SETUP :
    SLACK rise=-48340 fall=-48234
    SLEW rise=1394 fall=807
    CAP 49.1833
   0 PHASE prog_clk[0](D)(P)(VIEW_SETUP)* Id 0 Pol 1 AT rise=25544 fall=24817 RT rise=-21919 fall=-22540
   1 PHASE @(D)(P)(VIEW_SETUP)* Id 0 Pol 1 AT rise=24990 fall=23780 RT rise=-16 fall=-16
   2 PHASE @(D)(P)(VIEW_SETUP)* Id 0 Pol 1 AT rise=24723 fall=25325 RT rise=-16 fall=-16
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OCPC638_mux_tree_size60_42_out_0/A (input) Id 1  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=6 (derating=1.000000) RF=<NA> FR=<NA> FF=5 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC132_mux_tree_size60_42_out_0/A (input) Id 2  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=13 (derating=1.000000) RF=<NA> FR=<NA> FF=13 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g32/S0 (input) Id 3  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=13 (derating=1.000000) RF=<NA> FR=<NA> FF=13 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g30/S0 (input) Id 4  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=14 (derating=1.000000) RF=<NA> FR=<NA> FF=14 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g28/S0 (input) Id 5  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=15 (derating=1.000000) RF=<NA> FR=<NA> FF=15 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g26/S0 (input) Id 6  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=16 (derating=1.000000) RF=<NA> FR=<NA> FF=16 (derating=1.000000)
  EDGE TO grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g18/S0 (input) Id 7  IsDelay 1 IsNet 1 Disabled 0 LatchFlush 0
    DELAYS view=VIEW_SETUP RR=7 (derating=1.000000) RF=<NA> FR=<NA> FF=7 (derating=1.000000)

