
*** Running vivado
    with args -log tragaperras.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tragaperras.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source tragaperras.tcl -notrace
Command: synth_design -top tragaperras -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 812.980 ; gain = 177.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tragaperras' [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/tragaperras.vhd:39]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/debouncer.vhd:5' bound to instance 'modDebInicio' of component 'debouncer' [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/tragaperras.vhd:81]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/debouncer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/debouncer.vhd:16]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/debouncer.vhd:5' bound to instance 'modDebFin' of component 'debouncer' [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/tragaperras.vhd:88]
INFO: [Synth 8-3491] module 'Controller' declared at 'C:/hlocal/Practica5/Practica5.srcs/sources_1/new/Controller.vhd:34' bound to instance 'modController' of component 'Controller' [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/tragaperras.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/Controller.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Controller' (2#1) [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/Controller.vhd:38]
INFO: [Synth 8-3491] module 'DataPath' declared at 'C:/hlocal/Practica5/Practica5.srcs/sources_1/new/DataPath.vhd:34' bound to instance 'modDataPath' of component 'DataPath' [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/tragaperras.vhd:105]
INFO: [Synth 8-638] synthesizing module 'DataPath' [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/DataPath.vhd:40]
INFO: [Synth 8-3491] module 'divisor' declared at 'C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/divisor.vhd:17' bound to instance 'modDivisor' of component 'divisor' [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/DataPath.vhd:71]
INFO: [Synth 8-638] synthesizing module 'divisor' [C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/divisor.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'divisor' (3#1) [C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/divisor.vhd:27]
INFO: [Synth 8-3491] module 'contMod10' declared at 'C:/hlocal/Practica5/Practica5.srcs/sources_1/new/contMod10.vhd:35' bound to instance 'contDisplay1' of component 'contMod10' [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/DataPath.vhd:80]
INFO: [Synth 8-638] synthesizing module 'contMod10' [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/contMod10.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'contMod10' (4#1) [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/contMod10.vhd:39]
INFO: [Synth 8-3491] module 'contMod10' declared at 'C:/hlocal/Practica5/Practica5.srcs/sources_1/new/contMod10.vhd:35' bound to instance 'contDisplay2' of component 'contMod10' [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/DataPath.vhd:89]
INFO: [Synth 8-3491] module 'contMod10' declared at 'C:/hlocal/Practica5/Practica5.srcs/sources_1/new/contMod10.vhd:35' bound to instance 'cont5seg' of component 'contMod10' [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/DataPath.vhd:98]
INFO: [Synth 8-3491] module 'EffectGenerator' declared at 'C:/hlocal/Practica5/Practica5.srcs/sources_1/new/EffectGenerator.vhd:34' bound to instance 'modEffectGenerator' of component 'EffectGenerator' [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/DataPath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'EffectGenerator' [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/EffectGenerator.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'EffectGenerator' (5#1) [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/EffectGenerator.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'DataPath' (6#1) [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/DataPath.vhd:40]
INFO: [Synth 8-3491] module 'displays' declared at 'C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/displays.vhd:7' bound to instance 'modDisplay' of component 'displays' [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/tragaperras.vhd:116]
INFO: [Synth 8-638] synthesizing module 'displays' [C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/displays.vhd:20]
INFO: [Synth 8-3491] module 'conv_7seg' declared at 'C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/conv_7seg.vhd:4' bound to instance 'conv_7seg_digito_0' of component 'conv_7seg' [C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/displays.vhd:36]
INFO: [Synth 8-638] synthesizing module 'conv_7seg' [C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/conv_7seg.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'conv_7seg' (7#1) [C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/conv_7seg.vhd:9]
INFO: [Synth 8-3491] module 'conv_7seg' declared at 'C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/conv_7seg.vhd:4' bound to instance 'conv_7seg_digito_1' of component 'conv_7seg' [C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/displays.vhd:37]
INFO: [Synth 8-3491] module 'conv_7seg' declared at 'C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/conv_7seg.vhd:4' bound to instance 'conv_7seg_digito_2' of component 'conv_7seg' [C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/displays.vhd:38]
INFO: [Synth 8-3491] module 'conv_7seg' declared at 'C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/conv_7seg.vhd:4' bound to instance 'conv_7seg_digito_3' of component 'conv_7seg' [C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/displays.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'displays' (8#1) [C:/hlocal/Practica5/Practica5.srcs/sources_1/imports/Downloads/displays.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'tragaperras' (9#1) [C:/hlocal/Practica5/Practica5.srcs/sources_1/new/tragaperras.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 876.492 ; gain = 240.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 876.492 ; gain = 240.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 876.492 ; gain = 240.910
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/hlocal/Practica5/Practica5.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/hlocal/Practica5/Practica5.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/hlocal/Practica5/Practica5.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tragaperras_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tragaperras_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 998.008 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 998.008 ; gain = 362.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 998.008 ; gain = 362.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 998.008 ; gain = 362.426
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
INFO: [Synth 8-802] inferred FSM for state register 'estado_reg' in module 'Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waitingpression |                               00 |                               00
      pressiondebouncing |                               01 |                               01
       waitingdepression |                               10 |                               10
    depressiondebouncing |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_reg' using encoding 'sequential' in module 'Controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 998.008 ; gain = 362.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module divisor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module contMod10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module EffectGenerator 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
Module DataPath 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module displays 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 998.008 ; gain = 362.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 998.008 ; gain = 362.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 998.008 ; gain = 362.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1001.551 ; gain = 365.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1006.348 ; gain = 370.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1006.348 ; gain = 370.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1006.348 ; gain = 370.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1006.348 ; gain = 370.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1006.348 ; gain = 370.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1006.348 ; gain = 370.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |     4|
|4     |LUT2   |     5|
|5     |LUT3   |    10|
|6     |LUT4   |   169|
|7     |LUT5   |     6|
|8     |LUT6   |    37|
|9     |FDCE   |    50|
|10    |FDPE   |     4|
|11    |FDRE   |   104|
|12    |FDSE   |    24|
|13    |IBUF   |     4|
|14    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+----------------+------+
|      |Instance               |Module          |Cells |
+------+-----------------------+----------------+------+
|1     |top                    |                |   469|
|2     |  modController        |Controller      |    77|
|3     |  modDataPath          |DataPath        |   194|
|4     |    cont5seg           |contMod10       |     9|
|5     |    contDisplay1       |contMod10_1     |    15|
|6     |    contDisplay2       |contMod10_2     |    17|
|7     |    modDivisor         |divisor         |    73|
|8     |    modEffectGenerator |EffectGenerator |    80|
|9     |  modDebFin            |debouncer       |    67|
|10    |  modDebInicio         |debouncer_0     |    68|
|11    |  modDisplay           |displays        |    31|
+------+-----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1006.348 ; gain = 370.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1006.348 ; gain = 249.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1006.348 ; gain = 370.766
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1022.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1022.422 ; gain = 645.938
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1022.422 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/hlocal/Practica5/Practica5.runs/synth_1/tragaperras.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tragaperras_utilization_synth.rpt -pb tragaperras_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 11:20:54 2019...
