{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717008677122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717008677122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 18:51:17 2024 " "Processing started: Wed May 29 18:51:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717008677122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717008677122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cobrinha -c cobrinha " "Command: quartus_map --read_settings_files=on --write_settings_files=off cobrinha -c cobrinha" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717008677122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717008677365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717008677366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2display.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd2display.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2display " "Found entity 1: bcd2display" {  } { { "bcd2display.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/bcd2display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717008685128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717008685128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717008685128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717008685128 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "bin2display.v(70) " "Verilog HDL Event Control warning at bin2display.v(70): event expression contains \"\|\" or \"\|\|\"" {  } { { "bin2display.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/bin2display.v" 70 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2display.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2display.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2display " "Found entity 1: bin2display" {  } { { "bin2display.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/bin2display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717008685129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717008685129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cobra.v 1 1 " "Found 1 design units, including 1 entities, in source file cobra.v" { { "Info" "ISGN_ENTITY_NAME" "1 cobra " "Found entity 1: cobra" {  } { { "cobra.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/cobra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717008685130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717008685130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fruta.v 1 1 " "Found 1 design units, including 1 entities, in source file fruta.v" { { "Info" "ISGN_ENTITY_NAME" "1 fruta " "Found entity 1: fruta" {  } { { "fruta.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/fruta.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717008685130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717008685130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717008685131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717008685131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapa.v 1 1 " "Found 1 design units, including 1 entities, in source file mapa.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapa " "Found entity 1: mapa" {  } { { "mapa.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/mapa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717008685131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717008685131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obstaculo.v 1 1 " "Found 1 design units, including 1 entities, in source file obstaculo.v" { { "Info" "ISGN_ENTITY_NAME" "1 obstaculo " "Found entity 1: obstaculo" {  } { { "obstaculo.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/obstaculo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717008685132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717008685132 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "renderer.v(33) " "Verilog HDL information at renderer.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "renderer.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/renderer.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717008685132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 renderer " "Found entity 1: renderer" {  } { { "renderer.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717008685132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717008685132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "update.v 1 1 " "Found 1 design units, including 1 entities, in source file update.v" { { "Info" "ISGN_ENTITY_NAME" "1 update " "Found entity 1: update" {  } { { "update.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/update.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717008685133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717008685133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717008685133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717008685133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_active main.v(96) " "Verilog HDL Implicit Net warning at main.v(96): created implicit net for \"vga_active\"" {  } { { "main.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hsync main.v(97) " "Verilog HDL Implicit Net warning at main.v(97): created implicit net for \"hsync\"" {  } { { "main.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vsync main.v(98) " "Verilog HDL Implicit Net warning at main.v(98): created implicit net for \"vsync\"" {  } { { "main.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_x main.v(99) " "Verilog HDL Implicit Net warning at main.v(99): created implicit net for \"vga_x\"" {  } { { "main.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_y main.v(100) " "Verilog HDL Implicit Net warning at main.v(100): created implicit net for \"vga_y\"" {  } { { "main.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_rgb main.v(101) " "Verilog HDL Implicit Net warning at main.v(101): created implicit net for \"vga_rgb\"" {  } { { "main.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mapa_x_read main.v(102) " "Verilog HDL Implicit Net warning at main.v(102): created implicit net for \"mapa_x_read\"" {  } { { "main.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mapa_y_read main.v(103) " "Verilog HDL Implicit Net warning at main.v(103): created implicit net for \"mapa_y_read\"" {  } { { "main.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mapa_cor_read main.v(104) " "Verilog HDL Implicit Net warning at main.v(104): created implicit net for \"mapa_cor_read\"" {  } { { "main.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mapa_read main.v(105) " "Verilog HDL Implicit Net warning at main.v(105): created implicit net for \"mapa_read\"" {  } { { "main.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685134 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mapa mapa.v(29) " "Verilog HDL Parameter Declaration warning at mapa.v(29): Parameter Declaration in module \"mapa\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "mapa.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/mapa.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1717008685134 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mapa mapa.v(30) " "Verilog HDL Parameter Declaration warning at mapa.v(30): Parameter Declaration in module \"mapa\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "mapa.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/mapa.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1717008685134 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mapa mapa.v(31) " "Verilog HDL Parameter Declaration warning at mapa.v(31): Parameter Declaration in module \"mapa\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "mapa.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/mapa.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1717008685135 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717008685173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:out " "Elaborating entity \"vga\" for hierarchy \"vga:out\"" {  } { { "main.v" "out" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685181 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(51) " "Verilog HDL assignment warning at vga.v(51): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/vga.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717008685182 "|main|vga:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(52) " "Verilog HDL assignment warning at vga.v(52): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/vga.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717008685182 "|main|vga:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(53) " "Verilog HDL assignment warning at vga.v(53): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/vga.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717008685182 "|main|vga:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(54) " "Verilog HDL assignment warning at vga.v(54): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/vga.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717008685182 "|main|vga:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(55) " "Verilog HDL assignment warning at vga.v(55): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/vga.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717008685182 "|main|vga:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(56) " "Verilog HDL assignment warning at vga.v(56): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/vga.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717008685182 "|main|vga:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(69) " "Verilog HDL assignment warning at vga.v(69): truncated value with size 32 to match size of target (11)" {  } { { "vga.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/vga.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717008685182 "|main|vga:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(72) " "Verilog HDL assignment warning at vga.v(72): truncated value with size 32 to match size of target (11)" {  } { { "vga.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/vga.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717008685182 "|main|vga:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(78) " "Verilog HDL assignment warning at vga.v(78): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/vga.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717008685182 "|main|vga:out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(79) " "Verilog HDL assignment warning at vga.v(79): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/vga.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717008685182 "|main|vga:out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapa mapa:mapa " "Elaborating entity \"mapa\" for hierarchy \"mapa:mapa\"" {  } { { "main.v" "mapa" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685183 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map mapa.v(39) " "Verilog HDL or VHDL warning at mapa.v(39): object \"map\" assigned a value but never read" {  } { { "mapa.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/mapa.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717008685184 "|main|mapa:mapa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_dado mapa.v(27) " "Output port \"vga_dado\" at mapa.v(27) has no driver" {  } { { "mapa.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/mapa.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717008685184 "|main|mapa:mapa"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "map " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"map\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1717008685184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "renderer renderer:renderer " "Elaborating entity \"renderer\" for hierarchy \"renderer:renderer\"" {  } { { "main.v" "renderer" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 renderer.v(42) " "Verilog HDL assignment warning at renderer.v(42): truncated value with size 32 to match size of target (10)" {  } { { "renderer.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/renderer.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717008685185 "|main|renderer:renderer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2display bin2display:display " "Elaborating entity \"bin2display\" for hierarchy \"bin2display:display\"" {  } { { "main.v" "display" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2display bin2display:display\|bcd2display:display0 " "Elaborating entity \"bcd2display\" for hierarchy \"bin2display:display\|bcd2display:display0\"" {  } { { "bin2display.v" "display0" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/bin2display.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685186 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag bcd2display.v(22) " "Verilog HDL Always Construct warning at bcd2display.v(22): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd2display.v" "" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/bcd2display.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717008685186 "|main|bin2display:display|bcd2display:display0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2display:display\|bin2bcd:pontuacaoDir " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2display:display\|bin2bcd:pontuacaoDir\"" {  } { { "bin2display.v" "pontuacaoDir" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/bin2display.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685188 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "B out " "Port \"B\" does not exist in macrofunction \"out\"" {  } { { "main.v" "out" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 70 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685221 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "G out " "Port \"G\" does not exist in macrofunction \"out\"" {  } { { "main.v" "out" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 70 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685221 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "R out " "Port \"R\" does not exist in macrofunction \"out\"" {  } { { "main.v" "out" { Text "/home/erittner/coding/uni/circuitos-logicos/2024s1-mc613-projeto-rafofo-e-amigos/main.v" 70 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717008685221 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717008685224 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717008685267 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 29 18:51:25 2024 " "Processing ended: Wed May 29 18:51:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717008685267 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717008685267 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717008685267 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717008685267 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 30 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 30 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717008685866 ""}
