# Verilog Code Generator <!-- {docsify-ignore} -->