Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 577815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 577815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 577815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 577815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 1097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 1097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 1137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 1137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 1177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 1177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 1217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 1217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 1257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 1257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 1457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 1457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 1497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 1497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 1537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 1537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 1537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 1617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 1617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 1657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 1657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 1657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 1937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 2937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 2977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 3057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 3097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 3257815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 3257815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 3297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 3297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 3297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 3337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 3337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 3377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 3377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 3497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 3497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 3497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 3537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 3537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 3537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 3577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 3657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 3657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 3737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 3737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 3737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 3817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 4857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 4897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 5137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 5137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 5257815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 5377815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 5377815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 5377815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 5377815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 5537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 5537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 5537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 5737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 5737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 5817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 5897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 5897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 6017815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 6017815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 6057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 6057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 6057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 6057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 6057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 6137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 6137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 6137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 6137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 6337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 6337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 6377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 6377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 6417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 6417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 6417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 6457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 6497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 6617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 6617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 6617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 6617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 6697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 6697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7217815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7217815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7217815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 7857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 7937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 8057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 8057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 8057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 8057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 8057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 8097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 8097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 8097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 8137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 8137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 8177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 8177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 8217815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 8217815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 8297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 8337815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 8497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 8497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 8497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 8657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 8657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 8657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 8697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 8697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 8777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 8777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 8817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 8817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 8977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 8977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 9897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 9977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 10097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 10097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 10097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 10137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 10137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 10217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 10217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 10297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 10297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 10297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 10337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 10337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 10337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 10377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 10377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 10497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 10497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 10497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 10657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 10657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 10897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 10897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 10897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 10897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 11137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 11137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 11137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 11137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 11297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 11297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 11337815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 11377815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 11377815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 11377815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 11537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 11537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 11537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 11537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 11617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 11657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 11657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 11657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 11897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 11897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 11897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 11937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 11937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 11937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 11937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12337815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12337815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12377815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12417815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12577815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12577815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12577815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12577815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 12897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 12937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 13177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 13257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 13257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 13417815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 13417815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 13497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 13497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 13697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 13697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 13697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 13697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 13777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 13777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 13777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 13897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 13897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 13977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 14057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 14057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 14097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 14097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 14097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 14137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 14137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 14297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 14297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 14457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 14497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 14497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 14537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 14537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 14537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 14577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 14577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 14577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 14577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 14617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 14617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 14617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 14657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 14937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 14937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 14937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 15457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 15457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 15457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 15457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 15577815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 15577815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 15697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 15817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 15817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 15817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 15897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 15897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 15897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 15937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 16097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 16137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 16137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 16177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 16177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 16177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 16177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 16257815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 16497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 16497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 16497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 16537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 16537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 16537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 16617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 16617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 16657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 16657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 16657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 16817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 16817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 16817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 16857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 16857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 16857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 16857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 16857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 16977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 16977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 17017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 17017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 17057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 17177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 17177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 17217815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 17337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 17337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 17337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 17537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 17537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 17537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 17537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 17777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 17777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 17777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 17817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 17817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 17857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 17857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 17897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 17897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 17897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 17937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 17937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 17937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 17937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 17937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 17977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 17977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 18097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 18097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 18217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 18377815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 18377815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18417815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 18457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 18457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 18457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 18577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 18577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 18577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 18697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 18697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 18777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 18777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 18857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 18857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 18977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 19937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 19977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 20137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 20137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 20337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 20417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 20417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 20417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 20497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 20497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 20497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 20497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20577815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20577815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20577815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20577815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 20617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 20617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 20617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 20697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 20737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 20817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 20817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 21017815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 21017815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 21017815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 21017815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 21097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 21097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 21097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 21097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 21177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 21177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 21257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 21377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 21497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 21497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 21497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 21617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 21817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 21817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22417815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22417815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22417815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 22857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 22977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 23897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 23977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 24057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 24057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 24097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 24137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 24137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 24137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 24257815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 24257815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 24457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 24457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 24577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 24577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 24737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 24737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 24857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 24857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 24857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 24897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 24897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 24977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 24977815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25337815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 25777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 25817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26217815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26217815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26257815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26257815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26257815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26337815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26337815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 26937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 26977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 27097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 27097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 27177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 27177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 27177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 27217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 27217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 27337815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 27337815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 27497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 27497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 27497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 27537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 27537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 27617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 27617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 27617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 27617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 27817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 27817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 27897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 27897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 27897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 27937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 27937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 28137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 28137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 28137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 28177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 28177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 28257815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 28257815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 28377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 28377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 28377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 28377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 28457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 28457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 28457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 28537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 28537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 28657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 28657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 28657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 28657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 28697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 28697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 28697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 28697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 28697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 28697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 28817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 28817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 28817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 28857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 28857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 28857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 29137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 29137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 29257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 29257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 29377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 29377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 29377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 29377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 29537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 29617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 29617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 29857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 29857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 29937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30017815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30017815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30017815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30577815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 30857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 30977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 31057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 31297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 31297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31337815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31337815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31337815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 31417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 31417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 31417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 31617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 31617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 31617815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 31697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 31697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 31777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 31857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 31857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 31897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 32057815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 32217815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 32217815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 32217815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 32217815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 32377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 32377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 32377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 32497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 32497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 32657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 32657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 32657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 32897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 32897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 32897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 32897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 32937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33017815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33017815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33017815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33017815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33377815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 33897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 33937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34017815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34177815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34337815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34337815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34337815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34337815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34377815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34377815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34377815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34737815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 34857815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 34897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 35137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 35137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 35137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 35257815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 35257815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 35297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 35297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 35297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 35297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 35337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 35337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 35337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 35497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 35497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 35537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 35537815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 35737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 35737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 35737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 35857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 35857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 36017815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 36017815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 36057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 36057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 36057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 36457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 36457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 36497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 36537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 36537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 36577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 36577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 36577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 36657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 36657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 36657815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 36697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 36697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 36697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 36777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 36777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 36777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 36817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 36817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 36817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 36817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 36817815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 36897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 36897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 37097815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 37137815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 37217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 37217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 37297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 37297815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 37337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 37337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 37337815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 37417815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 37457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 37457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 37497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 37497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 37497815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 37697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 37697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 37697815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 37737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 37737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 37737815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 37897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 37897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 37897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 37897815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 37937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 37937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 37937815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 38057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 38097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 38097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 38137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 38177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 38217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 38217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 38217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 38217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 38217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 38217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 38257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 38257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 38257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 38377815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 38377815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 38377815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 38417815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 38417815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 38497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 38497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 38497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 38777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 38777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 38857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 38857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 38897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 38897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 38897815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39057815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39097815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39137815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39257815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39257815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39257815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39417815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39417815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39417815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39457815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39617815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39657815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 39777815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 39937815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40177815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 40217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 40217815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40257815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 40297815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40337815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 40417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 40417815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40457815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 40497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 40497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 40497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 40497815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40537815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 40577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 40577815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40697815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 40777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 40777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 40777815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40817815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 40857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 40857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 979: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk979_507 at time 40857815 ps $setuphold (posedge CLKARDCLK,posedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /bram_tb/DUT/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/TChk980_508 at time 40977815 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
*************************

test passed! 1024 correct!

*************************
$finish called at time : 51500 ns : File "C:/Users/DELL/OneDrive - SNU/Documents/2022-2/digital-systems/lab/Lab6/lab6_studentcode/bram_tb.v" Line 93
