<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf609 › include › mach › defBF60x_base.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>defBF60x_base.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2011 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the Clear BSD license or the GPL-2 (or later)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _DEF_BF60X_H</span>
<span class="cp">#define _DEF_BF60X_H</span>


<span class="cm">/* ************************************************************** */</span>
<span class="cm">/*   SYSTEM &amp; MMR ADDRESS DEFINITIONS COMMON TO ALL ADSP-BF60x    */</span>
<span class="cm">/* ************************************************************** */</span>


<span class="cm">/* =========================</span>
<span class="cm">        CNT Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">        CNT0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define CNT_CONFIG                 0xFFC00400         </span><span class="cm">/* CNT0 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define CNT_IMASK                  0xFFC00404         </span><span class="cm">/* CNT0 Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define CNT_STATUS                 0xFFC00408         </span><span class="cm">/* CNT0 Status Register */</span><span class="cp"></span>
<span class="cp">#define CNT_COMMAND                0xFFC0040C         </span><span class="cm">/* CNT0 Command Register */</span><span class="cp"></span>
<span class="cp">#define CNT_DEBOUNCE               0xFFC00410         </span><span class="cm">/* CNT0 Debounce Register */</span><span class="cp"></span>
<span class="cp">#define CNT_COUNTER                0xFFC00414         </span><span class="cm">/* CNT0 Counter Register */</span><span class="cp"></span>
<span class="cp">#define CNT_MAX                    0xFFC00418         </span><span class="cm">/* CNT0 Maximum Count Register */</span><span class="cp"></span>
<span class="cp">#define CNT_MIN                    0xFFC0041C         </span><span class="cm">/* CNT0 Minimum Count Register */</span><span class="cp"></span>


<span class="cm">/* =========================</span>
<span class="cm">        RSI Registers</span>
<span class="cm">   ========================= */</span>

<span class="cp">#define RSI_CLK_CONTROL            0xFFC00604         </span><span class="cm">/* RSI0 Clock Control Register */</span><span class="cp"></span>
<span class="cp">#define RSI_ARGUMENT               0xFFC00608         </span><span class="cm">/* RSI0 Argument Register */</span><span class="cp"></span>
<span class="cp">#define RSI_COMMAND                0xFFC0060C         </span><span class="cm">/* RSI0 Command Register */</span><span class="cp"></span>
<span class="cp">#define RSI_RESP_CMD               0xFFC00610         </span><span class="cm">/* RSI0 Response Command Register */</span><span class="cp"></span>
<span class="cp">#define RSI_RESPONSE0              0xFFC00614         </span><span class="cm">/* RSI0 Response 0 Register */</span><span class="cp"></span>
<span class="cp">#define RSI_RESPONSE1              0xFFC00618         </span><span class="cm">/* RSI0 Response 1 Register */</span><span class="cp"></span>
<span class="cp">#define RSI_RESPONSE2              0xFFC0061C         </span><span class="cm">/* RSI0 Response 2 Register */</span><span class="cp"></span>
<span class="cp">#define RSI_RESPONSE3              0xFFC00620         </span><span class="cm">/* RSI0 Response 3 Register */</span><span class="cp"></span>
<span class="cp">#define RSI_DATA_TIMER             0xFFC00624         </span><span class="cm">/* RSI0 Data Timer Register */</span><span class="cp"></span>
<span class="cp">#define RSI_DATA_LGTH              0xFFC00628         </span><span class="cm">/* RSI0 Data Length Register */</span><span class="cp"></span>
<span class="cp">#define RSI_DATA_CONTROL           0xFFC0062C         </span><span class="cm">/* RSI0 Data Control Register */</span><span class="cp"></span>
<span class="cp">#define RSI_DATA_CNT               0xFFC00630         </span><span class="cm">/* RSI0 Data Count Register */</span><span class="cp"></span>
<span class="cp">#define RSI_STATUS                 0xFFC00634         </span><span class="cm">/* RSI0 Status Register */</span><span class="cp"></span>
<span class="cp">#define RSI_STATUSCL               0xFFC00638         </span><span class="cm">/* RSI0 Status Clear Register */</span><span class="cp"></span>
<span class="cp">#define RSI_MASK0                  0xFFC0063C         </span><span class="cm">/* RSI0 Interrupt 0 Mask Register */</span><span class="cp"></span>
<span class="cp">#define RSI_MASK1                  0xFFC00640         </span><span class="cm">/* RSI0 Interrupt 1 Mask Register */</span><span class="cp"></span>
<span class="cp">#define RSI_FIFO_CNT               0xFFC00648         </span><span class="cm">/* RSI0 FIFO Counter Register */</span><span class="cp"></span>
<span class="cp">#define RSI_CEATA_CONTROL          0xFFC0064C         </span><span class="cm">/* RSI0 This register contains bit to dis CCS gen */</span><span class="cp"></span>
<span class="cp">#define RSI_BOOT_TCNTR             0xFFC00650         </span><span class="cm">/* RSI0 Boot Timing Counter Register */</span><span class="cp"></span>
<span class="cp">#define RSI_BACK_TOUT              0xFFC00654         </span><span class="cm">/* RSI0 Boot Acknowledge Timeout Register */</span><span class="cp"></span>
<span class="cp">#define RSI_SLP_WKUP_TOUT          0xFFC00658         </span><span class="cm">/* RSI0 Sleep Wakeup Timeout Register */</span><span class="cp"></span>
<span class="cp">#define RSI_BLKSZ                  0xFFC0065C         </span><span class="cm">/* RSI0 Block Size Register */</span><span class="cp"></span>
<span class="cp">#define RSI_FIFO                   0xFFC00680         </span><span class="cm">/* RSI0 Data FIFO Register */</span><span class="cp"></span>
<span class="cp">#define RSI_ESTAT                  0xFFC006C0         </span><span class="cm">/* RSI0 Exception Status Register */</span><span class="cp"></span>
<span class="cp">#define RSI_EMASK                  0xFFC006C4         </span><span class="cm">/* RSI0 Exception Mask Register */</span><span class="cp"></span>
<span class="cp">#define RSI_CONFIG                 0xFFC006C8         </span><span class="cm">/* RSI0 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define RSI_RD_WAIT_EN             0xFFC006CC         </span><span class="cm">/* RSI0 Read Wait Enable Register */</span><span class="cp"></span>
<span class="cp">#define RSI_PID0                   0xFFC006D0         </span><span class="cm">/* RSI0 Peripheral Identification Register */</span><span class="cp"></span>
<span class="cp">#define RSI_PID1                   0xFFC006D4         </span><span class="cm">/* RSI0 Peripheral Identification Register */</span><span class="cp"></span>
<span class="cp">#define RSI_PID2                   0xFFC006D8         </span><span class="cm">/* RSI0 Peripheral Identification Register */</span><span class="cp"></span>
<span class="cp">#define RSI_PID3                   0xFFC006DC         </span><span class="cm">/* RSI0 Peripheral Identification Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        CAN Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">        CAN0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define CAN0_MC1                    0xFFC00A00         </span><span class="cm">/* CAN0 Mailbox Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define CAN0_MD1                    0xFFC00A04         </span><span class="cm">/* CAN0 Mailbox Direction Register 1 */</span><span class="cp"></span>
<span class="cp">#define CAN0_TRS1                   0xFFC00A08         </span><span class="cm">/* CAN0 Transmission Request Set Register 1 */</span><span class="cp"></span>
<span class="cp">#define CAN0_TRR1                   0xFFC00A0C         </span><span class="cm">/* CAN0 Transmission Request Reset Register 1 */</span><span class="cp"></span>
<span class="cp">#define CAN0_TA1                    0xFFC00A10         </span><span class="cm">/* CAN0 Transmission Acknowledge Register 1 */</span><span class="cp"></span>
<span class="cp">#define CAN0_AA1                    0xFFC00A14         </span><span class="cm">/* CAN0 Abort Acknowledge Register 1 */</span><span class="cp"></span>
<span class="cp">#define CAN0_RMP1                   0xFFC00A18         </span><span class="cm">/* CAN0 Receive Message Pending Register 1 */</span><span class="cp"></span>
<span class="cp">#define CAN0_RML1                   0xFFC00A1C         </span><span class="cm">/* CAN0 Receive Message Lost Register 1 */</span><span class="cp"></span>
<span class="cp">#define CAN0_MBTIF1                 0xFFC00A20         </span><span class="cm">/* CAN0 Mailbox Transmit Interrupt Flag Register 1 */</span><span class="cp"></span>
<span class="cp">#define CAN0_MBRIF1                 0xFFC00A24         </span><span class="cm">/* CAN0 Mailbox Receive Interrupt Flag Register 1 */</span><span class="cp"></span>
<span class="cp">#define CAN0_MBIM1                  0xFFC00A28         </span><span class="cm">/* CAN0 Mailbox Interrupt Mask Register 1 */</span><span class="cp"></span>
<span class="cp">#define CAN0_RFH1                   0xFFC00A2C         </span><span class="cm">/* CAN0 Remote Frame Handling Register 1 */</span><span class="cp"></span>
<span class="cp">#define CAN0_OPSS1                  0xFFC00A30         </span><span class="cm">/* CAN0 Overwrite Protection/Single Shot Transmission Register 1 */</span><span class="cp"></span>
<span class="cp">#define CAN0_MC2                    0xFFC00A40         </span><span class="cm">/* CAN0 Mailbox Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define CAN0_MD2                    0xFFC00A44         </span><span class="cm">/* CAN0 Mailbox Direction Register 2 */</span><span class="cp"></span>
<span class="cp">#define CAN0_TRS2                   0xFFC00A48         </span><span class="cm">/* CAN0 Transmission Request Set Register 2 */</span><span class="cp"></span>
<span class="cp">#define CAN0_TRR2                   0xFFC00A4C         </span><span class="cm">/* CAN0 Transmission Request Reset Register 2 */</span><span class="cp"></span>
<span class="cp">#define CAN0_TA2                    0xFFC00A50         </span><span class="cm">/* CAN0 Transmission Acknowledge Register 2 */</span><span class="cp"></span>
<span class="cp">#define CAN0_AA2                    0xFFC00A54         </span><span class="cm">/* CAN0 Abort Acknowledge Register 2 */</span><span class="cp"></span>
<span class="cp">#define CAN0_RMP2                   0xFFC00A58         </span><span class="cm">/* CAN0 Receive Message Pending Register 2 */</span><span class="cp"></span>
<span class="cp">#define CAN0_RML2                   0xFFC00A5C         </span><span class="cm">/* CAN0 Receive Message Lost Register 2 */</span><span class="cp"></span>
<span class="cp">#define CAN0_MBTIF2                 0xFFC00A60         </span><span class="cm">/* CAN0 Mailbox Transmit Interrupt Flag Register 2 */</span><span class="cp"></span>
<span class="cp">#define CAN0_MBRIF2                 0xFFC00A64         </span><span class="cm">/* CAN0 Mailbox Receive Interrupt Flag Register 2 */</span><span class="cp"></span>
<span class="cp">#define CAN0_MBIM2                  0xFFC00A68         </span><span class="cm">/* CAN0 Mailbox Interrupt Mask Register 2 */</span><span class="cp"></span>
<span class="cp">#define CAN0_RFH2                   0xFFC00A6C         </span><span class="cm">/* CAN0 Remote Frame Handling Register 2 */</span><span class="cp"></span>
<span class="cp">#define CAN0_OPSS2                  0xFFC00A70         </span><span class="cm">/* CAN0 Overwrite Protection/Single Shot Transmission Register 2 */</span><span class="cp"></span>
<span class="cp">#define CAN0_CLOCK                    0xFFC00A80         </span><span class="cm">/* CAN0 Clock Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_TIMING                 0xFFC00A84         </span><span class="cm">/* CAN0 Timing Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_DEBUG                    0xFFC00A88         </span><span class="cm">/* CAN0 Debug Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_STATUS                   0xFFC00A8C         </span><span class="cm">/* CAN0 Status Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_CEC                    0xFFC00A90         </span><span class="cm">/* CAN0 Error Counter Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_GIS                    0xFFC00A94         </span><span class="cm">/* CAN0 Global CAN Interrupt Status */</span><span class="cp"></span>
<span class="cp">#define CAN0_GIM                    0xFFC00A98         </span><span class="cm">/* CAN0 Global CAN Interrupt Mask */</span><span class="cp"></span>
<span class="cp">#define CAN0_GIF                    0xFFC00A9C         </span><span class="cm">/* CAN0 Global CAN Interrupt Flag */</span><span class="cp"></span>
<span class="cp">#define CAN0_CONTROL                    0xFFC00AA0         </span><span class="cm">/* CAN0 CAN Master Control Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_INTR                    0xFFC00AA4         </span><span class="cm">/* CAN0 Interrupt Pending Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MBTD                   0xFFC00AAC         </span><span class="cm">/* CAN0 Temporary Mailbox Disable Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_EWR                    0xFFC00AB0         </span><span class="cm">/* CAN0 Error Counter Warning Level Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_ESR                    0xFFC00AB4         </span><span class="cm">/* CAN0 Error Status Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_UCCNT                  0xFFC00AC4         </span><span class="cm">/* CAN0 Universal Counter Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_UCRC                   0xFFC00AC8         </span><span class="cm">/* CAN0 Universal Counter Reload/Capture Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_UCCNF                  0xFFC00ACC         </span><span class="cm">/* CAN0 Universal Counter Configuration Mode Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM00L                  0xFFC00B00         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM01L                  0xFFC00B08         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM02L                  0xFFC00B10         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM03L                  0xFFC00B18         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM04L                  0xFFC00B20         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM05L                  0xFFC00B28         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM06L                  0xFFC00B30         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM07L                  0xFFC00B38         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM08L                  0xFFC00B40         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM09L                  0xFFC00B48         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM10L                  0xFFC00B50         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM11L                  0xFFC00B58         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM12L                  0xFFC00B60         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM13L                  0xFFC00B68         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM14L                  0xFFC00B70         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM15L                  0xFFC00B78         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM16L                  0xFFC00B80         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM17L                  0xFFC00B88         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM18L                  0xFFC00B90         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM19L                  0xFFC00B98         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM20L                  0xFFC00BA0         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM21L                  0xFFC00BA8         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM22L                  0xFFC00BB0         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM23L                  0xFFC00BB8         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM24L                  0xFFC00BC0         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM25L                  0xFFC00BC8         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM26L                  0xFFC00BD0         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM27L                  0xFFC00BD8         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM28L                  0xFFC00BE0         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM29L                  0xFFC00BE8         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM30L                  0xFFC00BF0         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM31L                  0xFFC00BF8         </span><span class="cm">/* CAN0 Acceptance Mask Register (L) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM00H                  0xFFC00B04         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM01H                  0xFFC00B0C         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM02H                  0xFFC00B14         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM03H                  0xFFC00B1C         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM04H                  0xFFC00B24         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM05H                  0xFFC00B2C         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM06H                  0xFFC00B34         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM07H                  0xFFC00B3C         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM08H                  0xFFC00B44         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM09H                  0xFFC00B4C         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM10H                  0xFFC00B54         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM11H                  0xFFC00B5C         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM12H                  0xFFC00B64         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM13H                  0xFFC00B6C         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM14H                  0xFFC00B74         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM15H                  0xFFC00B7C         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM16H                  0xFFC00B84         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM17H                  0xFFC00B8C         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM18H                  0xFFC00B94         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM19H                  0xFFC00B9C         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM20H                  0xFFC00BA4         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM21H                  0xFFC00BAC         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM22H                  0xFFC00BB4         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM23H                  0xFFC00BBC         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM24H                  0xFFC00BC4         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM25H                  0xFFC00BCC         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM26H                  0xFFC00BD4         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM27H                  0xFFC00BDC         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM28H                  0xFFC00BE4         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM29H                  0xFFC00BEC         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM30H                  0xFFC00BF4         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_AM31H                  0xFFC00BFC         </span><span class="cm">/* CAN0 Acceptance Mask Register (H) */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB00_DATA0             0xFFC00C00         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB01_DATA0             0xFFC00C20         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB02_DATA0             0xFFC00C40         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB03_DATA0             0xFFC00C60         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB04_DATA0             0xFFC00C80         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB05_DATA0             0xFFC00CA0         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB06_DATA0             0xFFC00CC0         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB07_DATA0             0xFFC00CE0         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB08_DATA0             0xFFC00D00         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB09_DATA0             0xFFC00D20         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB10_DATA0             0xFFC00D40         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB11_DATA0             0xFFC00D60         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB12_DATA0             0xFFC00D80         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB13_DATA0             0xFFC00DA0         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB14_DATA0             0xFFC00DC0         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB15_DATA0             0xFFC00DE0         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB16_DATA0             0xFFC00E00         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB17_DATA0             0xFFC00E20         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB18_DATA0             0xFFC00E40         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB19_DATA0             0xFFC00E60         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB20_DATA0             0xFFC00E80         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB21_DATA0             0xFFC00EA0         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB22_DATA0             0xFFC00EC0         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB23_DATA0             0xFFC00EE0         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB24_DATA0             0xFFC00F00         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB25_DATA0             0xFFC00F20         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB26_DATA0             0xFFC00F40         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB27_DATA0             0xFFC00F60         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB28_DATA0             0xFFC00F80         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB29_DATA0             0xFFC00FA0         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB30_DATA0             0xFFC00FC0         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB31_DATA0             0xFFC00FE0         </span><span class="cm">/* CAN0 Mailbox Word 0 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB00_DATA1             0xFFC00C04         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB01_DATA1             0xFFC00C24         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB02_DATA1             0xFFC00C44         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB03_DATA1             0xFFC00C64         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB04_DATA1             0xFFC00C84         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB05_DATA1             0xFFC00CA4         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB06_DATA1             0xFFC00CC4         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB07_DATA1             0xFFC00CE4         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB08_DATA1             0xFFC00D04         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB09_DATA1             0xFFC00D24         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB10_DATA1             0xFFC00D44         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB11_DATA1             0xFFC00D64         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB12_DATA1             0xFFC00D84         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB13_DATA1             0xFFC00DA4         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB14_DATA1             0xFFC00DC4         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB15_DATA1             0xFFC00DE4         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB16_DATA1             0xFFC00E04         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB17_DATA1             0xFFC00E24         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB18_DATA1             0xFFC00E44         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB19_DATA1             0xFFC00E64         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB20_DATA1             0xFFC00E84         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB21_DATA1             0xFFC00EA4         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB22_DATA1             0xFFC00EC4         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB23_DATA1             0xFFC00EE4         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB24_DATA1             0xFFC00F04         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB25_DATA1             0xFFC00F24         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB26_DATA1             0xFFC00F44         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB27_DATA1             0xFFC00F64         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB28_DATA1             0xFFC00F84         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB29_DATA1             0xFFC00FA4         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB30_DATA1             0xFFC00FC4         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB31_DATA1             0xFFC00FE4         </span><span class="cm">/* CAN0 Mailbox Word 1 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB00_DATA2             0xFFC00C08         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB01_DATA2             0xFFC00C28         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB02_DATA2             0xFFC00C48         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB03_DATA2             0xFFC00C68         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB04_DATA2             0xFFC00C88         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB05_DATA2             0xFFC00CA8         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB06_DATA2             0xFFC00CC8         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB07_DATA2             0xFFC00CE8         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB08_DATA2             0xFFC00D08         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB09_DATA2             0xFFC00D28         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB10_DATA2             0xFFC00D48         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB11_DATA2             0xFFC00D68         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB12_DATA2             0xFFC00D88         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB13_DATA2             0xFFC00DA8         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB14_DATA2             0xFFC00DC8         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB15_DATA2             0xFFC00DE8         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB16_DATA2             0xFFC00E08         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB17_DATA2             0xFFC00E28         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB18_DATA2             0xFFC00E48         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB19_DATA2             0xFFC00E68         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB20_DATA2             0xFFC00E88         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB21_DATA2             0xFFC00EA8         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB22_DATA2             0xFFC00EC8         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB23_DATA2             0xFFC00EE8         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB24_DATA2             0xFFC00F08         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB25_DATA2             0xFFC00F28         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB26_DATA2             0xFFC00F48         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB27_DATA2             0xFFC00F68         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB28_DATA2             0xFFC00F88         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB29_DATA2             0xFFC00FA8         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB30_DATA2             0xFFC00FC8         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB31_DATA2             0xFFC00FE8         </span><span class="cm">/* CAN0 Mailbox Word 2 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB00_DATA3             0xFFC00C0C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB01_DATA3             0xFFC00C2C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB02_DATA3             0xFFC00C4C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB03_DATA3             0xFFC00C6C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB04_DATA3             0xFFC00C8C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB05_DATA3             0xFFC00CAC         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB06_DATA3             0xFFC00CCC         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB07_DATA3             0xFFC00CEC         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB08_DATA3             0xFFC00D0C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB09_DATA3             0xFFC00D2C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB10_DATA3             0xFFC00D4C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB11_DATA3             0xFFC00D6C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB12_DATA3             0xFFC00D8C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB13_DATA3             0xFFC00DAC         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB14_DATA3             0xFFC00DCC         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB15_DATA3             0xFFC00DEC         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB16_DATA3             0xFFC00E0C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB17_DATA3             0xFFC00E2C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB18_DATA3             0xFFC00E4C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB19_DATA3             0xFFC00E6C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB20_DATA3             0xFFC00E8C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB21_DATA3             0xFFC00EAC         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB22_DATA3             0xFFC00ECC         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB23_DATA3             0xFFC00EEC         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB24_DATA3             0xFFC00F0C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB25_DATA3             0xFFC00F2C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB26_DATA3             0xFFC00F4C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB27_DATA3             0xFFC00F6C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB28_DATA3             0xFFC00F8C         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB29_DATA3             0xFFC00FAC         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB30_DATA3             0xFFC00FCC         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB31_DATA3             0xFFC00FEC         </span><span class="cm">/* CAN0 Mailbox Word 3 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB00_LENGTH            0xFFC00C10         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB01_LENGTH            0xFFC00C30         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB02_LENGTH            0xFFC00C50         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB03_LENGTH            0xFFC00C70         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB04_LENGTH            0xFFC00C90         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB05_LENGTH            0xFFC00CB0         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB06_LENGTH            0xFFC00CD0         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB07_LENGTH            0xFFC00CF0         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB08_LENGTH            0xFFC00D10         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB09_LENGTH            0xFFC00D30         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB10_LENGTH            0xFFC00D50         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB11_LENGTH            0xFFC00D70         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB12_LENGTH            0xFFC00D90         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB13_LENGTH            0xFFC00DB0         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB14_LENGTH            0xFFC00DD0         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB15_LENGTH            0xFFC00DF0         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB16_LENGTH            0xFFC00E10         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB17_LENGTH            0xFFC00E30         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB18_LENGTH            0xFFC00E50         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB19_LENGTH            0xFFC00E70         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB20_LENGTH            0xFFC00E90         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB21_LENGTH            0xFFC00EB0         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB22_LENGTH            0xFFC00ED0         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB23_LENGTH            0xFFC00EF0         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB24_LENGTH            0xFFC00F10         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB25_LENGTH            0xFFC00F30         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB26_LENGTH            0xFFC00F50         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB27_LENGTH            0xFFC00F70         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB28_LENGTH            0xFFC00F90         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB29_LENGTH            0xFFC00FB0         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB30_LENGTH            0xFFC00FD0         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB31_LENGTH            0xFFC00FF0         </span><span class="cm">/* CAN0 Mailbox Word 4 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB00_TIMESTAMP         0xFFC00C14         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB01_TIMESTAMP         0xFFC00C34         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB02_TIMESTAMP         0xFFC00C54         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB03_TIMESTAMP         0xFFC00C74         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB04_TIMESTAMP         0xFFC00C94         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB05_TIMESTAMP         0xFFC00CB4         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB06_TIMESTAMP         0xFFC00CD4         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB07_TIMESTAMP         0xFFC00CF4         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB08_TIMESTAMP         0xFFC00D14         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB09_TIMESTAMP         0xFFC00D34         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB10_TIMESTAMP         0xFFC00D54         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB11_TIMESTAMP         0xFFC00D74         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB12_TIMESTAMP         0xFFC00D94         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB13_TIMESTAMP         0xFFC00DB4         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB14_TIMESTAMP         0xFFC00DD4         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB15_TIMESTAMP         0xFFC00DF4         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB16_TIMESTAMP         0xFFC00E14         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB17_TIMESTAMP         0xFFC00E34         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB18_TIMESTAMP         0xFFC00E54         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB19_TIMESTAMP         0xFFC00E74         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB20_TIMESTAMP         0xFFC00E94         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB21_TIMESTAMP         0xFFC00EB4         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB22_TIMESTAMP         0xFFC00ED4         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB23_TIMESTAMP         0xFFC00EF4         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB24_TIMESTAMP         0xFFC00F14         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB25_TIMESTAMP         0xFFC00F34         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB26_TIMESTAMP         0xFFC00F54         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB27_TIMESTAMP         0xFFC00F74         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB28_TIMESTAMP         0xFFC00F94         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB29_TIMESTAMP         0xFFC00FB4         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB30_TIMESTAMP         0xFFC00FD4         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB31_TIMESTAMP         0xFFC00FF4         </span><span class="cm">/* CAN0 Mailbox Word 5 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB00_ID0               0xFFC00C18         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB01_ID0               0xFFC00C38         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB02_ID0               0xFFC00C58         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB03_ID0               0xFFC00C78         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB04_ID0               0xFFC00C98         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB05_ID0               0xFFC00CB8         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB06_ID0               0xFFC00CD8         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB07_ID0               0xFFC00CF8         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB08_ID0               0xFFC00D18         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB09_ID0               0xFFC00D38         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB10_ID0               0xFFC00D58         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB11_ID0               0xFFC00D78         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB12_ID0               0xFFC00D98         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB13_ID0               0xFFC00DB8         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB14_ID0               0xFFC00DD8         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB15_ID0               0xFFC00DF8         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB16_ID0               0xFFC00E18         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB17_ID0               0xFFC00E38         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB18_ID0               0xFFC00E58         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB19_ID0               0xFFC00E78         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB20_ID0               0xFFC00E98         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB21_ID0               0xFFC00EB8         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB22_ID0               0xFFC00ED8         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB23_ID0               0xFFC00EF8         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB24_ID0               0xFFC00F18         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB25_ID0               0xFFC00F38         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB26_ID0               0xFFC00F58         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB27_ID0               0xFFC00F78         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB28_ID0               0xFFC00F98         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB29_ID0               0xFFC00FB8         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB30_ID0               0xFFC00FD8         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB31_ID0               0xFFC00FF8         </span><span class="cm">/* CAN0 Mailbox Word 6 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB00_ID1               0xFFC00C1C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB01_ID1               0xFFC00C3C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB02_ID1               0xFFC00C5C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB03_ID1               0xFFC00C7C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB04_ID1               0xFFC00C9C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB05_ID1               0xFFC00CBC         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB06_ID1               0xFFC00CDC         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB07_ID1               0xFFC00CFC         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB08_ID1               0xFFC00D1C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB09_ID1               0xFFC00D3C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB10_ID1               0xFFC00D5C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB11_ID1               0xFFC00D7C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB12_ID1               0xFFC00D9C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB13_ID1               0xFFC00DBC         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB14_ID1               0xFFC00DDC         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB15_ID1               0xFFC00DFC         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB16_ID1               0xFFC00E1C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB17_ID1               0xFFC00E3C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB18_ID1               0xFFC00E5C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB19_ID1               0xFFC00E7C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB20_ID1               0xFFC00E9C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB21_ID1               0xFFC00EBC         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB22_ID1               0xFFC00EDC         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB23_ID1               0xFFC00EFC         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB24_ID1               0xFFC00F1C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB25_ID1               0xFFC00F3C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB26_ID1               0xFFC00F5C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB27_ID1               0xFFC00F7C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB28_ID1               0xFFC00F9C         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB29_ID1               0xFFC00FBC         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB30_ID1               0xFFC00FDC         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>
<span class="cp">#define CAN0_MB31_ID1               0xFFC00FFC         </span><span class="cm">/* CAN0 Mailbox Word 7 Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">	LINK PORT Registers</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define LP0_CTL                     0xFFC01000         </span><span class="cm">/* LP0 Control Register */</span><span class="cp"></span>
<span class="cp">#define LP0_STAT                    0xFFC01004         </span><span class="cm">/* LP0 Status Register */</span><span class="cp"></span>
<span class="cp">#define LP0_DIV                     0xFFC01008         </span><span class="cm">/* LP0 Clock Divider Value */</span><span class="cp"></span>
<span class="cp">#define LP0_CNT                     0xFFC0100C         </span><span class="cm">/* LP0 Current Count Value of Clock Divider */</span><span class="cp"></span>
<span class="cp">#define LP0_TX                      0xFFC01010         </span><span class="cm">/* LP0 Transmit Buffer */</span><span class="cp"></span>
<span class="cp">#define LP0_RX                      0xFFC01014         </span><span class="cm">/* LP0 Receive Buffer */</span><span class="cp"></span>
<span class="cp">#define LP0_TXIN_SHDW               0xFFC01018         </span><span class="cm">/* LP0 Shadow Input Transmit Buffer */</span><span class="cp"></span>
<span class="cp">#define LP0_TXOUT_SHDW              0xFFC0101C         </span><span class="cm">/* LP0 Shadow Output Transmit Buffer */</span><span class="cp"></span>
<span class="cp">#define LP1_CTL                     0xFFC01100         </span><span class="cm">/* LP1 Control Register */</span><span class="cp"></span>
<span class="cp">#define LP1_STAT                    0xFFC01104         </span><span class="cm">/* LP1 Status Register */</span><span class="cp"></span>
<span class="cp">#define LP1_DIV                     0xFFC01108         </span><span class="cm">/* LP1 Clock Divider Value */</span><span class="cp"></span>
<span class="cp">#define LP1_CNT                     0xFFC0110C         </span><span class="cm">/* LP1 Current Count Value of Clock Divider */</span><span class="cp"></span>
<span class="cp">#define LP1_TX                      0xFFC01110         </span><span class="cm">/* LP1 Transmit Buffer */</span><span class="cp"></span>
<span class="cp">#define LP1_RX                      0xFFC01114         </span><span class="cm">/* LP1 Receive Buffer */</span><span class="cp"></span>
<span class="cp">#define LP1_TXIN_SHDW               0xFFC01118         </span><span class="cm">/* LP1 Shadow Input Transmit Buffer */</span><span class="cp"></span>
<span class="cp">#define LP1_TXOUT_SHDW              0xFFC0111C         </span><span class="cm">/* LP1 Shadow Output Transmit Buffer */</span><span class="cp"></span>
<span class="cp">#define LP2_CTL                     0xFFC01200         </span><span class="cm">/* LP2 Control Register */</span><span class="cp"></span>
<span class="cp">#define LP2_STAT                    0xFFC01204         </span><span class="cm">/* LP2 Status Register */</span><span class="cp"></span>
<span class="cp">#define LP2_DIV                     0xFFC01208         </span><span class="cm">/* LP2 Clock Divider Value */</span><span class="cp"></span>
<span class="cp">#define LP2_CNT                     0xFFC0120C         </span><span class="cm">/* LP2 Current Count Value of Clock Divider */</span><span class="cp"></span>
<span class="cp">#define LP2_TX                      0xFFC01210         </span><span class="cm">/* LP2 Transmit Buffer */</span><span class="cp"></span>
<span class="cp">#define LP2_RX                      0xFFC01214         </span><span class="cm">/* LP2 Receive Buffer */</span><span class="cp"></span>
<span class="cp">#define LP2_TXIN_SHDW               0xFFC01218         </span><span class="cm">/* LP2 Shadow Input Transmit Buffer */</span><span class="cp"></span>
<span class="cp">#define LP2_TXOUT_SHDW              0xFFC0121C         </span><span class="cm">/* LP2 Shadow Output Transmit Buffer */</span><span class="cp"></span>
<span class="cp">#define LP3_CTL                     0xFFC01300         </span><span class="cm">/* LP3 Control Register */</span><span class="cp"></span>
<span class="cp">#define LP3_STAT                    0xFFC01304         </span><span class="cm">/* LP3 Status Register */</span><span class="cp"></span>
<span class="cp">#define LP3_DIV                     0xFFC01308         </span><span class="cm">/* LP3 Clock Divider Value */</span><span class="cp"></span>
<span class="cp">#define LP3_CNT                     0xFFC0130C         </span><span class="cm">/* LP3 Current Count Value of Clock Divider */</span><span class="cp"></span>
<span class="cp">#define LP3_TX                      0xFFC01310         </span><span class="cm">/* LP3 Transmit Buffer */</span><span class="cp"></span>
<span class="cp">#define LP3_RX                      0xFFC01314         </span><span class="cm">/* LP3 Receive Buffer */</span><span class="cp"></span>
<span class="cp">#define LP3_TXIN_SHDW               0xFFC01318         </span><span class="cm">/* LP3 Shadow Input Transmit Buffer */</span><span class="cp"></span>
<span class="cp">#define LP3_TXOUT_SHDW              0xFFC0131C         </span><span class="cm">/* LP3 Shadow Output Transmit Buffer */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        TIMER Registers</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define TIMER_REVID                0xFFC01400         </span><span class="cm">/* GPTIMER Timer IP Version ID */</span><span class="cp"></span>
<span class="cp">#define TIMER_RUN                  0xFFC01404         </span><span class="cm">/* GPTIMER Timer Run Register */</span><span class="cp"></span>
<span class="cp">#define TIMER_RUN_SET              0xFFC01408         </span><span class="cm">/* GPTIMER Run Register Alias to Set */</span><span class="cp"></span>
<span class="cp">#define TIMER_RUN_CLR              0xFFC0140C         </span><span class="cm">/* GPTIMER Run Register Alias to Clear */</span><span class="cp"></span>
<span class="cp">#define TIMER_STOP_CFG             0xFFC01410         </span><span class="cm">/* GPTIMER Stop Config Register */</span><span class="cp"></span>
<span class="cp">#define TIMER_STOP_CFG_SET         0xFFC01414         </span><span class="cm">/* GPTIMER Stop Config Alias to Set */</span><span class="cp"></span>
<span class="cp">#define TIMER_STOP_CFG_CLR         0xFFC01418         </span><span class="cm">/* GPTIMER Stop Config Alias to Clear */</span><span class="cp"></span>
<span class="cp">#define TIMER_DATA_IMSK            0xFFC0141C         </span><span class="cm">/* GPTIMER Data Interrupt Mask register */</span><span class="cp"></span>
<span class="cp">#define TIMER_STAT_IMSK            0xFFC01420         </span><span class="cm">/* GPTIMER Status Interrupt Mask register */</span><span class="cp"></span>
<span class="cp">#define TIMER_TRG_MSK              0xFFC01424         </span><span class="cm">/* GPTIMER Output Trigger Mask register */</span><span class="cp"></span>
<span class="cp">#define TIMER_TRG_IE               0xFFC01428         </span><span class="cm">/* GPTIMER Slave Trigger Enable register */</span><span class="cp"></span>
<span class="cp">#define TIMER_DATA_ILAT            0xFFC0142C         </span><span class="cm">/* GPTIMER Data Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define TIMER_STAT_ILAT            0xFFC01430         </span><span class="cm">/* GPTIMER Status (Error) Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define TIMER_ERR_TYPE             0xFFC01434         </span><span class="cm">/* GPTIMER Register Indicating Type of Error */</span><span class="cp"></span>
<span class="cp">#define TIMER_BCAST_PER            0xFFC01438         </span><span class="cm">/* GPTIMER Broadcast Period */</span><span class="cp"></span>
<span class="cp">#define TIMER_BCAST_WID            0xFFC0143C         </span><span class="cm">/* GPTIMER Broadcast Width */</span><span class="cp"></span>
<span class="cp">#define TIMER_BCAST_DLY            0xFFC01440         </span><span class="cm">/* GPTIMER Broadcast Delay */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">	TIMER0~7</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define TIMER0_CONFIG             0xFFC01460         </span><span class="cm">/* TIMER0 Per Timer Config Register */</span><span class="cp"></span>
<span class="cp">#define TIMER0_COUNTER            0xFFC01464         </span><span class="cm">/* TIMER0 Per Timer Counter Register */</span><span class="cp"></span>
<span class="cp">#define TIMER0_PERIOD             0xFFC01468         </span><span class="cm">/* TIMER0 Per Timer Period Register */</span><span class="cp"></span>
<span class="cp">#define TIMER0_WIDTH              0xFFC0146C         </span><span class="cm">/* TIMER0 Per Timer Width Register */</span><span class="cp"></span>
<span class="cp">#define TIMER0_DELAY              0xFFC01470         </span><span class="cm">/* TIMER0 Per Timer Delay Register */</span><span class="cp"></span>

<span class="cp">#define TIMER1_CONFIG             0xFFC01480         </span><span class="cm">/* TIMER1 Per Timer Config Register */</span><span class="cp"></span>
<span class="cp">#define TIMER1_COUNTER            0xFFC01484         </span><span class="cm">/* TIMER1 Per Timer Counter Register */</span><span class="cp"></span>
<span class="cp">#define TIMER1_PERIOD             0xFFC01488         </span><span class="cm">/* TIMER1 Per Timer Period Register */</span><span class="cp"></span>
<span class="cp">#define TIMER1_WIDTH              0xFFC0148C         </span><span class="cm">/* TIMER1 Per Timer Width Register */</span><span class="cp"></span>
<span class="cp">#define TIMER1_DELAY              0xFFC01490         </span><span class="cm">/* TIMER1 Per Timer Delay Register */</span><span class="cp"></span>

<span class="cp">#define TIMER2_CONFIG             0xFFC014A0         </span><span class="cm">/* TIMER2 Per Timer Config Register */</span><span class="cp"></span>
<span class="cp">#define TIMER2_COUNTER            0xFFC014A4         </span><span class="cm">/* TIMER2 Per Timer Counter Register */</span><span class="cp"></span>
<span class="cp">#define TIMER2_PERIOD             0xFFC014A8         </span><span class="cm">/* TIMER2 Per Timer Period Register */</span><span class="cp"></span>
<span class="cp">#define TIMER2_WIDTH              0xFFC014AC         </span><span class="cm">/* TIMER2 Per Timer Width Register */</span><span class="cp"></span>
<span class="cp">#define TIMER2_DELAY              0xFFC014B0         </span><span class="cm">/* TIMER2 Per Timer Delay Register */</span><span class="cp"></span>

<span class="cp">#define TIMER3_CONFIG             0xFFC014C0         </span><span class="cm">/* TIMER3 Per Timer Config Register */</span><span class="cp"></span>
<span class="cp">#define TIMER3_COUNTER            0xFFC014C4         </span><span class="cm">/* TIMER3 Per Timer Counter Register */</span><span class="cp"></span>
<span class="cp">#define TIMER3_PERIOD             0xFFC014C8         </span><span class="cm">/* TIMER3 Per Timer Period Register */</span><span class="cp"></span>
<span class="cp">#define TIMER3_WIDTH              0xFFC014CC         </span><span class="cm">/* TIMER3 Per Timer Width Register */</span><span class="cp"></span>
<span class="cp">#define TIMER3_DELAY              0xFFC014D0         </span><span class="cm">/* TIMER3 Per Timer Delay Register */</span><span class="cp"></span>

<span class="cp">#define TIMER4_CONFIG             0xFFC014E0         </span><span class="cm">/* TIMER4 Per Timer Config Register */</span><span class="cp"></span>
<span class="cp">#define TIMER4_COUNTER            0xFFC014E4         </span><span class="cm">/* TIMER4 Per Timer Counter Register */</span><span class="cp"></span>
<span class="cp">#define TIMER4_PERIOD             0xFFC014E8         </span><span class="cm">/* TIMER4 Per Timer Period Register */</span><span class="cp"></span>
<span class="cp">#define TIMER4_WIDTH              0xFFC014EC         </span><span class="cm">/* TIMER4 Per Timer Width Register */</span><span class="cp"></span>
<span class="cp">#define TIMER4_DELAY              0xFFC014F0         </span><span class="cm">/* TIMER4 Per Timer Delay Register */</span><span class="cp"></span>

<span class="cp">#define TIMER5_CONFIG             0xFFC01500         </span><span class="cm">/* TIMER5 Per Timer Config Register */</span><span class="cp"></span>
<span class="cp">#define TIMER5_COUNTER            0xFFC01504         </span><span class="cm">/* TIMER5 Per Timer Counter Register */</span><span class="cp"></span>
<span class="cp">#define TIMER5_PERIOD             0xFFC01508         </span><span class="cm">/* TIMER5 Per Timer Period Register */</span><span class="cp"></span>
<span class="cp">#define TIMER5_WIDTH              0xFFC0150C         </span><span class="cm">/* TIMER5 Per Timer Width Register */</span><span class="cp"></span>
<span class="cp">#define TIMER5_DELAY              0xFFC01510         </span><span class="cm">/* TIMER5 Per Timer Delay Register */</span><span class="cp"></span>

<span class="cp">#define TIMER6_CONFIG             0xFFC01520         </span><span class="cm">/* TIMER6 Per Timer Config Register */</span><span class="cp"></span>
<span class="cp">#define TIMER6_COUNTER            0xFFC01524         </span><span class="cm">/* TIMER6 Per Timer Counter Register */</span><span class="cp"></span>
<span class="cp">#define TIMER6_PERIOD             0xFFC01528         </span><span class="cm">/* TIMER6 Per Timer Period Register */</span><span class="cp"></span>
<span class="cp">#define TIMER6_WIDTH              0xFFC0152C         </span><span class="cm">/* TIMER6 Per Timer Width Register */</span><span class="cp"></span>
<span class="cp">#define TIMER6_DELAY              0xFFC01530         </span><span class="cm">/* TIMER6 Per Timer Delay Register */</span><span class="cp"></span>

<span class="cp">#define TIMER7_CONFIG             0xFFC01540         </span><span class="cm">/* TIMER7 Per Timer Config Register */</span><span class="cp"></span>
<span class="cp">#define TIMER7_COUNTER            0xFFC01544         </span><span class="cm">/* TIMER7 Per Timer Counter Register */</span><span class="cp"></span>
<span class="cp">#define TIMER7_PERIOD             0xFFC01548         </span><span class="cm">/* TIMER7 Per Timer Period Register */</span><span class="cp"></span>
<span class="cp">#define TIMER7_WIDTH              0xFFC0154C         </span><span class="cm">/* TIMER7 Per Timer Width Register */</span><span class="cp"></span>
<span class="cp">#define TIMER7_DELAY              0xFFC01550         </span><span class="cm">/* TIMER7 Per Timer Delay Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">	CRC Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">	CRC0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define REG_CRC0_CTL                    0xFFC01C00         </span><span class="cm">/* CRC0 Control Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC0_DCNT                   0xFFC01C04         </span><span class="cm">/* CRC0 Data Word Count Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC0_DCNTRLD                0xFFC01C08         </span><span class="cm">/* CRC0 Data Word Count Reload Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC0_COMP                   0xFFC01C14         </span><span class="cm">/* CRC0 DATA Compare Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC0_FILLVAL                0xFFC01C18         </span><span class="cm">/* CRC0 Fill Value Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC0_DFIFO                  0xFFC01C1C         </span><span class="cm">/* CRC0 DATA FIFO Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC0_INEN                   0xFFC01C20         </span><span class="cm">/* CRC0 Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC0_INEN_SET               0xFFC01C24         </span><span class="cm">/* CRC0 Interrupt Enable Set Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC0_INEN_CLR               0xFFC01C28         </span><span class="cm">/* CRC0 Interrupt Enable Clear Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC0_POLY                   0xFFC01C2C         </span><span class="cm">/* CRC0 Polynomial Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC0_STAT                   0xFFC01C40         </span><span class="cm">/* CRC0 Status Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC0_DCNTCAP                0xFFC01C44         </span><span class="cm">/* CRC0 DATA Count Capture Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC0_RESULT_FIN             0xFFC01C4C         </span><span class="cm">/* CRC0 Final CRC Result Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC0_RESULT_CUR             0xFFC01C50         </span><span class="cm">/* CRC0 Current CRC Result Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC0_REVID                  0xFFC01C60         </span><span class="cm">/* CRC0 Revision ID Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">	CRC1</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define REG_CRC1_CTL                    0xFFC01D00         </span><span class="cm">/* CRC1 Control Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC1_DCNT                   0xFFC01D04         </span><span class="cm">/* CRC1 Data Word Count Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC1_DCNTRLD                0xFFC01D08         </span><span class="cm">/* CRC1 Data Word Count Reload Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC1_COMP                   0xFFC01D14         </span><span class="cm">/* CRC1 DATA Compare Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC1_FILLVAL                0xFFC01D18         </span><span class="cm">/* CRC1 Fill Value Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC1_DFIFO                  0xFFC01D1C         </span><span class="cm">/* CRC1 DATA FIFO Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC1_INEN                   0xFFC01D20         </span><span class="cm">/* CRC1 Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC1_INEN_SET               0xFFC01D24         </span><span class="cm">/* CRC1 Interrupt Enable Set Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC1_INEN_CLR               0xFFC01D28         </span><span class="cm">/* CRC1 Interrupt Enable Clear Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC1_POLY                   0xFFC01D2C         </span><span class="cm">/* CRC1 Polynomial Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC1_STAT                   0xFFC01D40         </span><span class="cm">/* CRC1 Status Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC1_DCNTCAP                0xFFC01D44         </span><span class="cm">/* CRC1 DATA Count Capture Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC1_RESULT_FIN             0xFFC01D4C         </span><span class="cm">/* CRC1 Final CRC Result Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC1_RESULT_CUR             0xFFC01D50         </span><span class="cm">/* CRC1 Current CRC Result Register */</span><span class="cp"></span>
<span class="cp">#define REG_CRC1_REVID                  0xFFC01D60         </span><span class="cm">/* CRC1 Revision ID Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        TWI Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">        TWI0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define TWI0_CLKDIV                    0xFFC01E00         </span><span class="cm">/* TWI0 SCL Clock Divider */</span><span class="cp"></span>
<span class="cp">#define TWI0_CONTROL                   0xFFC01E04         </span><span class="cm">/* TWI0 Control Register */</span><span class="cp"></span>
<span class="cp">#define TWI0_SLAVE_CTL                 0xFFC01E08         </span><span class="cm">/* TWI0 Slave Mode Control Register */</span><span class="cp"></span>
<span class="cp">#define TWI0_SLAVE_STAT                0xFFC01E0C         </span><span class="cm">/* TWI0 Slave Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define TWI0_SLAVE_ADDR                0xFFC01E10         </span><span class="cm">/* TWI0 Slave Mode Address Register */</span><span class="cp"></span>
<span class="cp">#define TWI0_MASTER_CTL                0xFFC01E14         </span><span class="cm">/* TWI0 Master Mode Control Registers */</span><span class="cp"></span>
<span class="cp">#define TWI0_MASTER_STAT               0xFFC01E18         </span><span class="cm">/* TWI0 Master Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define TWI0_MASTER_ADDR               0xFFC01E1C         </span><span class="cm">/* TWI0 Master Mode Address Register */</span><span class="cp"></span>
<span class="cp">#define TWI0_INT_STAT                  0xFFC01E20         </span><span class="cm">/* TWI0 Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define TWI0_INT_MASK                  0xFFC01E24         </span><span class="cm">/* TWI0 Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define TWI0_FIFO_CTL                  0xFFC01E28         </span><span class="cm">/* TWI0 FIFO Control Register */</span><span class="cp"></span>
<span class="cp">#define TWI0_FIFO_STAT                 0xFFC01E2C         </span><span class="cm">/* TWI0 FIFO Status Register */</span><span class="cp"></span>
<span class="cp">#define TWI0_XMT_DATA8                 0xFFC01E80         </span><span class="cm">/* TWI0 FIFO Transmit Data Single-Byte Register */</span><span class="cp"></span>
<span class="cp">#define TWI0_XMT_DATA16                0xFFC01E84         </span><span class="cm">/* TWI0 FIFO Transmit Data Double-Byte Register */</span><span class="cp"></span>
<span class="cp">#define TWI0_RCV_DATA8                 0xFFC01E88         </span><span class="cm">/* TWI0 FIFO Transmit Data Single-Byte Register */</span><span class="cp"></span>
<span class="cp">#define TWI0_RCV_DATA16                0xFFC01E8C         </span><span class="cm">/* TWI0 FIFO Transmit Data Double-Byte Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        TWI1</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define TWI1_CLKDIV                 0xFFC01F00         </span><span class="cm">/* TWI1 SCL Clock Divider */</span><span class="cp"></span>
<span class="cp">#define TWI1_CONTROL                    0xFFC01F04         </span><span class="cm">/* TWI1 Control Register */</span><span class="cp"></span>
<span class="cp">#define TWI1_SLAVE_CTL                 0xFFC01F08         </span><span class="cm">/* TWI1 Slave Mode Control Register */</span><span class="cp"></span>
<span class="cp">#define TWI1_SLAVE_STAT                0xFFC01F0C         </span><span class="cm">/* TWI1 Slave Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define TWI1_SLAVE_ADDR                0xFFC01F10         </span><span class="cm">/* TWI1 Slave Mode Address Register */</span><span class="cp"></span>
<span class="cp">#define TWI1_MASTER_CTL                0xFFC01F14         </span><span class="cm">/* TWI1 Master Mode Control Registers */</span><span class="cp"></span>
<span class="cp">#define TWI1_MASTER_STAT               0xFFC01F18         </span><span class="cm">/* TWI1 Master Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define TWI1_MASTER_ADDR               0xFFC01F1C         </span><span class="cm">/* TWI1 Master Mode Address Register */</span><span class="cp"></span>
<span class="cp">#define TWI1_INT_STAT                  0xFFC01F20         </span><span class="cm">/* TWI1 Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define TWI1_INT_MASK                   0xFFC01F24         </span><span class="cm">/* TWI1 Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define TWI1_FIFO_CTL                0xFFC01F28         </span><span class="cm">/* TWI1 FIFO Control Register */</span><span class="cp"></span>
<span class="cp">#define TWI1_FIFO_STAT               0xFFC01F2C         </span><span class="cm">/* TWI1 FIFO Status Register */</span><span class="cp"></span>
<span class="cp">#define TWI1_XMT_DATA8                0xFFC01F80         </span><span class="cm">/* TWI1 FIFO Transmit Data Single-Byte Register */</span><span class="cp"></span>
<span class="cp">#define TWI1_XMT_DATA16               0xFFC01F84         </span><span class="cm">/* TWI1 FIFO Transmit Data Double-Byte Register */</span><span class="cp"></span>
<span class="cp">#define TWI1_RCV_DATA8                0xFFC01F88         </span><span class="cm">/* TWI1 FIFO Transmit Data Single-Byte Register */</span><span class="cp"></span>
<span class="cp">#define TWI1_RCV_DATA16               0xFFC01F8C         </span><span class="cm">/* TWI1 FIFO Transmit Data Double-Byte Register */</span><span class="cp"></span>


<span class="cm">/* =========================</span>
<span class="cm">        UART Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">        UART0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define UART0_REVID                 0xFFC02000         </span><span class="cm">/* UART0 Revision ID Register */</span><span class="cp"></span>
<span class="cp">#define UART0_CTL                   0xFFC02004         </span><span class="cm">/* UART0 Control Register */</span><span class="cp"></span>
<span class="cp">#define UART0_STAT                  0xFFC02008         </span><span class="cm">/* UART0 Status Register */</span><span class="cp"></span>
<span class="cp">#define UART0_SCR                   0xFFC0200C         </span><span class="cm">/* UART0 Scratch Register */</span><span class="cp"></span>
<span class="cp">#define UART0_CLK                   0xFFC02010         </span><span class="cm">/* UART0 Clock Rate Register */</span><span class="cp"></span>
<span class="cp">#define UART0_IER                   0xFFC02014         </span><span class="cm">/* UART0 Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define UART0_IER_SET               0xFFC02018         </span><span class="cm">/* UART0 Interrupt Mask Set Register */</span><span class="cp"></span>
<span class="cp">#define UART0_IER_CLR               0xFFC0201C         </span><span class="cm">/* UART0 Interrupt Mask Clear Register */</span><span class="cp"></span>
<span class="cp">#define UART0_RBR                   0xFFC02020         </span><span class="cm">/* UART0 Receive Buffer Register */</span><span class="cp"></span>
<span class="cp">#define UART0_THR                   0xFFC02024         </span><span class="cm">/* UART0 Transmit Hold Register */</span><span class="cp"></span>
<span class="cp">#define UART0_TAIP                  0xFFC02028         </span><span class="cm">/* UART0 Transmit Address/Insert Pulse Register */</span><span class="cp"></span>
<span class="cp">#define UART0_TSR                   0xFFC0202C         </span><span class="cm">/* UART0 Transmit Shift Register */</span><span class="cp"></span>
<span class="cp">#define UART0_RSR                   0xFFC02030         </span><span class="cm">/* UART0 Receive Shift Register */</span><span class="cp"></span>
<span class="cp">#define UART0_TXDIV                 0xFFC02034         </span><span class="cm">/* UART0 Transmit Clock Devider Register */</span><span class="cp"></span>
<span class="cp">#define UART0_RXDIV                 0xFFC02038         </span><span class="cm">/* UART0 Receive Clock Devider Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        UART1</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define UART1_REVID                 0xFFC02400         </span><span class="cm">/* UART1 Revision ID Register */</span><span class="cp"></span>
<span class="cp">#define UART1_CTL                   0xFFC02404         </span><span class="cm">/* UART1 Control Register */</span><span class="cp"></span>
<span class="cp">#define UART1_STAT                  0xFFC02408         </span><span class="cm">/* UART1 Status Register */</span><span class="cp"></span>
<span class="cp">#define UART1_SCR                   0xFFC0240C         </span><span class="cm">/* UART1 Scratch Register */</span><span class="cp"></span>
<span class="cp">#define UART1_CLK                   0xFFC02410         </span><span class="cm">/* UART1 Clock Rate Register */</span><span class="cp"></span>
<span class="cp">#define UART1_IER                   0xFFC02414         </span><span class="cm">/* UART1 Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define UART1_IER_SET               0xFFC02418         </span><span class="cm">/* UART1 Interrupt Mask Set Register */</span><span class="cp"></span>
<span class="cp">#define UART1_IER_CLR               0xFFC0241C         </span><span class="cm">/* UART1 Interrupt Mask Clear Register */</span><span class="cp"></span>
<span class="cp">#define UART1_RBR                   0xFFC02420         </span><span class="cm">/* UART1 Receive Buffer Register */</span><span class="cp"></span>
<span class="cp">#define UART1_THR                   0xFFC02424         </span><span class="cm">/* UART1 Transmit Hold Register */</span><span class="cp"></span>
<span class="cp">#define UART1_TAIP                  0xFFC02428         </span><span class="cm">/* UART1 Transmit Address/Insert Pulse Register */</span><span class="cp"></span>
<span class="cp">#define UART1_TSR                   0xFFC0242C         </span><span class="cm">/* UART1 Transmit Shift Register */</span><span class="cp"></span>
<span class="cp">#define UART1_RSR                   0xFFC02430         </span><span class="cm">/* UART1 Receive Shift Register */</span><span class="cp"></span>
<span class="cp">#define UART1_TXDIV                 0xFFC02434         </span><span class="cm">/* UART1 Transmit Clock Devider Register */</span><span class="cp"></span>
<span class="cp">#define UART1_RXDIV                 0xFFC02438         </span><span class="cm">/* UART1 Receive Clock Devider Register */</span><span class="cp"></span>


<span class="cm">/* =========================</span>
<span class="cm">        PORT Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">        PORTA</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define PORTA_FER                   0xFFC03000         </span><span class="cm">/* PORTA Port x Function Enable Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_FER_SET               0xFFC03004         </span><span class="cm">/* PORTA Port x Function Enable Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_FER_CLEAR               0xFFC03008         </span><span class="cm">/* PORTA Port x Function Enable Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_DATA                  0xFFC0300C         </span><span class="cm">/* PORTA Port x GPIO Data Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_DATA_SET              0xFFC03010         </span><span class="cm">/* PORTA Port x GPIO Data Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_DATA_CLEAR              0xFFC03014         </span><span class="cm">/* PORTA Port x GPIO Data Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_DIR                   0xFFC03018         </span><span class="cm">/* PORTA Port x GPIO Direction Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_DIR_SET               0xFFC0301C         </span><span class="cm">/* PORTA Port x GPIO Direction Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_DIR_CLEAR               0xFFC03020         </span><span class="cm">/* PORTA Port x GPIO Direction Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_INEN                  0xFFC03024         </span><span class="cm">/* PORTA Port x GPIO Input Enable Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_INEN_SET              0xFFC03028         </span><span class="cm">/* PORTA Port x GPIO Input Enable Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_INEN_CLEAR              0xFFC0302C         </span><span class="cm">/* PORTA Port x GPIO Input Enable Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_MUX                   0xFFC03030         </span><span class="cm">/* PORTA Port x Multiplexer Control Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_DATA_TGL              0xFFC03034         </span><span class="cm">/* PORTA Port x GPIO Input Enable Toggle Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_POL                   0xFFC03038         </span><span class="cm">/* PORTA Port x GPIO Programming Inversion Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_POL_SET               0xFFC0303C         </span><span class="cm">/* PORTA Port x GPIO Programming Inversion Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_POL_CLEAR               0xFFC03040         </span><span class="cm">/* PORTA Port x GPIO Programming Inversion Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_LOCK                  0xFFC03044         </span><span class="cm">/* PORTA Port x GPIO Lock Register */</span><span class="cp"></span>
<span class="cp">#define PORTA_REVID                 0xFFC0307C         </span><span class="cm">/* PORTA Port x GPIO Revision ID */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        PORTB</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define PORTB_FER                   0xFFC03080         </span><span class="cm">/* PORTB Port x Function Enable Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_FER_SET               0xFFC03084         </span><span class="cm">/* PORTB Port x Function Enable Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_FER_CLEAR               0xFFC03088         </span><span class="cm">/* PORTB Port x Function Enable Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_DATA                  0xFFC0308C         </span><span class="cm">/* PORTB Port x GPIO Data Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_DATA_SET              0xFFC03090         </span><span class="cm">/* PORTB Port x GPIO Data Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_DATA_CLEAR              0xFFC03094         </span><span class="cm">/* PORTB Port x GPIO Data Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_DIR                   0xFFC03098         </span><span class="cm">/* PORTB Port x GPIO Direction Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_DIR_SET               0xFFC0309C         </span><span class="cm">/* PORTB Port x GPIO Direction Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_DIR_CLEAR               0xFFC030A0         </span><span class="cm">/* PORTB Port x GPIO Direction Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_INEN                  0xFFC030A4         </span><span class="cm">/* PORTB Port x GPIO Input Enable Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_INEN_SET              0xFFC030A8         </span><span class="cm">/* PORTB Port x GPIO Input Enable Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_INEN_CLEAR              0xFFC030AC         </span><span class="cm">/* PORTB Port x GPIO Input Enable Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_MUX                   0xFFC030B0         </span><span class="cm">/* PORTB Port x Multiplexer Control Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_DATA_TGL              0xFFC030B4         </span><span class="cm">/* PORTB Port x GPIO Input Enable Toggle Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_POL                   0xFFC030B8         </span><span class="cm">/* PORTB Port x GPIO Programming Inversion Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_POL_SET               0xFFC030BC         </span><span class="cm">/* PORTB Port x GPIO Programming Inversion Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_POL_CLEAR               0xFFC030C0         </span><span class="cm">/* PORTB Port x GPIO Programming Inversion Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_LOCK                  0xFFC030C4         </span><span class="cm">/* PORTB Port x GPIO Lock Register */</span><span class="cp"></span>
<span class="cp">#define PORTB_REVID                 0xFFC030FC         </span><span class="cm">/* PORTB Port x GPIO Revision ID */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        PORTC</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define PORTC_FER                   0xFFC03100         </span><span class="cm">/* PORTC Port x Function Enable Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_FER_SET               0xFFC03104         </span><span class="cm">/* PORTC Port x Function Enable Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_FER_CLEAR               0xFFC03108         </span><span class="cm">/* PORTC Port x Function Enable Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_DATA                  0xFFC0310C         </span><span class="cm">/* PORTC Port x GPIO Data Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_DATA_SET              0xFFC03110         </span><span class="cm">/* PORTC Port x GPIO Data Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_DATA_CLEAR              0xFFC03114         </span><span class="cm">/* PORTC Port x GPIO Data Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_DIR                   0xFFC03118         </span><span class="cm">/* PORTC Port x GPIO Direction Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_DIR_SET               0xFFC0311C         </span><span class="cm">/* PORTC Port x GPIO Direction Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_DIR_CLEAR               0xFFC03120         </span><span class="cm">/* PORTC Port x GPIO Direction Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_INEN                  0xFFC03124         </span><span class="cm">/* PORTC Port x GPIO Input Enable Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_INEN_SET              0xFFC03128         </span><span class="cm">/* PORTC Port x GPIO Input Enable Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_INEN_CLEAR              0xFFC0312C         </span><span class="cm">/* PORTC Port x GPIO Input Enable Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_MUX                   0xFFC03130         </span><span class="cm">/* PORTC Port x Multiplexer Control Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_DATA_TGL              0xFFC03134         </span><span class="cm">/* PORTC Port x GPIO Input Enable Toggle Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_POL                   0xFFC03138         </span><span class="cm">/* PORTC Port x GPIO Programming Inversion Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_POL_SET               0xFFC0313C         </span><span class="cm">/* PORTC Port x GPIO Programming Inversion Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_POL_CLEAR               0xFFC03140         </span><span class="cm">/* PORTC Port x GPIO Programming Inversion Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_LOCK                  0xFFC03144         </span><span class="cm">/* PORTC Port x GPIO Lock Register */</span><span class="cp"></span>
<span class="cp">#define PORTC_REVID                 0xFFC0317C         </span><span class="cm">/* PORTC Port x GPIO Revision ID */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        PORTD</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define PORTD_FER                   0xFFC03180         </span><span class="cm">/* PORTD Port x Function Enable Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_FER_SET               0xFFC03184         </span><span class="cm">/* PORTD Port x Function Enable Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_FER_CLEAR               0xFFC03188         </span><span class="cm">/* PORTD Port x Function Enable Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_DATA                  0xFFC0318C         </span><span class="cm">/* PORTD Port x GPIO Data Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_DATA_SET              0xFFC03190         </span><span class="cm">/* PORTD Port x GPIO Data Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_DATA_CLEAR              0xFFC03194         </span><span class="cm">/* PORTD Port x GPIO Data Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_DIR                   0xFFC03198         </span><span class="cm">/* PORTD Port x GPIO Direction Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_DIR_SET               0xFFC0319C         </span><span class="cm">/* PORTD Port x GPIO Direction Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_DIR_CLEAR               0xFFC031A0         </span><span class="cm">/* PORTD Port x GPIO Direction Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_INEN                  0xFFC031A4         </span><span class="cm">/* PORTD Port x GPIO Input Enable Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_INEN_SET              0xFFC031A8         </span><span class="cm">/* PORTD Port x GPIO Input Enable Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_INEN_CLEAR              0xFFC031AC         </span><span class="cm">/* PORTD Port x GPIO Input Enable Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_MUX                   0xFFC031B0         </span><span class="cm">/* PORTD Port x Multiplexer Control Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_DATA_TGL              0xFFC031B4         </span><span class="cm">/* PORTD Port x GPIO Input Enable Toggle Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_POL                   0xFFC031B8         </span><span class="cm">/* PORTD Port x GPIO Programming Inversion Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_POL_SET               0xFFC031BC         </span><span class="cm">/* PORTD Port x GPIO Programming Inversion Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_POL_CLEAR               0xFFC031C0         </span><span class="cm">/* PORTD Port x GPIO Programming Inversion Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_LOCK                  0xFFC031C4         </span><span class="cm">/* PORTD Port x GPIO Lock Register */</span><span class="cp"></span>
<span class="cp">#define PORTD_REVID                 0xFFC031FC         </span><span class="cm">/* PORTD Port x GPIO Revision ID */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        PORTE</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define PORTE_FER                   0xFFC03200         </span><span class="cm">/* PORTE Port x Function Enable Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_FER_SET               0xFFC03204         </span><span class="cm">/* PORTE Port x Function Enable Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_FER_CLEAR               0xFFC03208         </span><span class="cm">/* PORTE Port x Function Enable Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_DATA                  0xFFC0320C         </span><span class="cm">/* PORTE Port x GPIO Data Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_DATA_SET              0xFFC03210         </span><span class="cm">/* PORTE Port x GPIO Data Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_DATA_CLEAR              0xFFC03214         </span><span class="cm">/* PORTE Port x GPIO Data Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_DIR                   0xFFC03218         </span><span class="cm">/* PORTE Port x GPIO Direction Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_DIR_SET               0xFFC0321C         </span><span class="cm">/* PORTE Port x GPIO Direction Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_DIR_CLEAR               0xFFC03220         </span><span class="cm">/* PORTE Port x GPIO Direction Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_INEN                  0xFFC03224         </span><span class="cm">/* PORTE Port x GPIO Input Enable Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_INEN_SET              0xFFC03228         </span><span class="cm">/* PORTE Port x GPIO Input Enable Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_INEN_CLEAR              0xFFC0322C         </span><span class="cm">/* PORTE Port x GPIO Input Enable Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_MUX                   0xFFC03230         </span><span class="cm">/* PORTE Port x Multiplexer Control Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_DATA_TGL              0xFFC03234         </span><span class="cm">/* PORTE Port x GPIO Input Enable Toggle Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_POL                   0xFFC03238         </span><span class="cm">/* PORTE Port x GPIO Programming Inversion Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_POL_SET               0xFFC0323C         </span><span class="cm">/* PORTE Port x GPIO Programming Inversion Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_POL_CLEAR               0xFFC03240         </span><span class="cm">/* PORTE Port x GPIO Programming Inversion Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_LOCK                  0xFFC03244         </span><span class="cm">/* PORTE Port x GPIO Lock Register */</span><span class="cp"></span>
<span class="cp">#define PORTE_REVID                 0xFFC0327C         </span><span class="cm">/* PORTE Port x GPIO Revision ID */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        PORTF</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define PORTF_FER                   0xFFC03280         </span><span class="cm">/* PORTF Port x Function Enable Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_FER_SET               0xFFC03284         </span><span class="cm">/* PORTF Port x Function Enable Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_FER_CLEAR               0xFFC03288         </span><span class="cm">/* PORTF Port x Function Enable Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_DATA                  0xFFC0328C         </span><span class="cm">/* PORTF Port x GPIO Data Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_DATA_SET              0xFFC03290         </span><span class="cm">/* PORTF Port x GPIO Data Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_DATA_CLEAR              0xFFC03294         </span><span class="cm">/* PORTF Port x GPIO Data Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_DIR                   0xFFC03298         </span><span class="cm">/* PORTF Port x GPIO Direction Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_DIR_SET               0xFFC0329C         </span><span class="cm">/* PORTF Port x GPIO Direction Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_DIR_CLEAR               0xFFC032A0         </span><span class="cm">/* PORTF Port x GPIO Direction Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_INEN                  0xFFC032A4         </span><span class="cm">/* PORTF Port x GPIO Input Enable Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_INEN_SET              0xFFC032A8         </span><span class="cm">/* PORTF Port x GPIO Input Enable Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_INEN_CLEAR              0xFFC032AC         </span><span class="cm">/* PORTF Port x GPIO Input Enable Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_MUX                   0xFFC032B0         </span><span class="cm">/* PORTF Port x Multiplexer Control Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_DATA_TGL              0xFFC032B4         </span><span class="cm">/* PORTF Port x GPIO Input Enable Toggle Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_POL                   0xFFC032B8         </span><span class="cm">/* PORTF Port x GPIO Programming Inversion Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_POL_SET               0xFFC032BC         </span><span class="cm">/* PORTF Port x GPIO Programming Inversion Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_POL_CLEAR               0xFFC032C0         </span><span class="cm">/* PORTF Port x GPIO Programming Inversion Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_LOCK                  0xFFC032C4         </span><span class="cm">/* PORTF Port x GPIO Lock Register */</span><span class="cp"></span>
<span class="cp">#define PORTF_REVID                 0xFFC032FC         </span><span class="cm">/* PORTF Port x GPIO Revision ID */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        PORTG</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define PORTG_FER                   0xFFC03300         </span><span class="cm">/* PORTG Port x Function Enable Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_FER_SET               0xFFC03304         </span><span class="cm">/* PORTG Port x Function Enable Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_FER_CLEAR               0xFFC03308         </span><span class="cm">/* PORTG Port x Function Enable Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_DATA                  0xFFC0330C         </span><span class="cm">/* PORTG Port x GPIO Data Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_DATA_SET              0xFFC03310         </span><span class="cm">/* PORTG Port x GPIO Data Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_DATA_CLEAR              0xFFC03314         </span><span class="cm">/* PORTG Port x GPIO Data Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_DIR                   0xFFC03318         </span><span class="cm">/* PORTG Port x GPIO Direction Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_DIR_SET               0xFFC0331C         </span><span class="cm">/* PORTG Port x GPIO Direction Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_DIR_CLEAR               0xFFC03320         </span><span class="cm">/* PORTG Port x GPIO Direction Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_INEN                  0xFFC03324         </span><span class="cm">/* PORTG Port x GPIO Input Enable Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_INEN_SET              0xFFC03328         </span><span class="cm">/* PORTG Port x GPIO Input Enable Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_INEN_CLEAR              0xFFC0332C         </span><span class="cm">/* PORTG Port x GPIO Input Enable Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_MUX                   0xFFC03330         </span><span class="cm">/* PORTG Port x Multiplexer Control Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_DATA_TGL              0xFFC03334         </span><span class="cm">/* PORTG Port x GPIO Input Enable Toggle Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_POL                   0xFFC03338         </span><span class="cm">/* PORTG Port x GPIO Programming Inversion Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_POL_SET               0xFFC0333C         </span><span class="cm">/* PORTG Port x GPIO Programming Inversion Set Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_POL_CLEAR               0xFFC03340         </span><span class="cm">/* PORTG Port x GPIO Programming Inversion Clear Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_LOCK                  0xFFC03344         </span><span class="cm">/* PORTG Port x GPIO Lock Register */</span><span class="cp"></span>
<span class="cp">#define PORTG_REVID                 0xFFC0337C         </span><span class="cm">/* PORTG Port x GPIO Revision ID */</span><span class="cp"></span>


<span class="cm">/* =========================</span>
<span class="cm">        PINT Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">        PINT0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define PINT0_MASK_SET              0xFFC04000         </span><span class="cm">/* PINT0 Pint Mask Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT0_MASK_CLEAR            0xFFC04004         </span><span class="cm">/* PINT0 Pint Mask Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT0_REQUEST               0xFFC04008         </span><span class="cm">/* PINT0 Pint Request Register */</span><span class="cp"></span>
<span class="cp">#define PINT0_ASSIGN                0xFFC0400C         </span><span class="cm">/* PINT0 Pint Assign Register */</span><span class="cp"></span>
<span class="cp">#define PINT0_EDGE_SET              0xFFC04010         </span><span class="cm">/* PINT0 Pint Edge Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT0_EDGE_CLEAR            0xFFC04014         </span><span class="cm">/* PINT0 Pint Edge Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT0_INVERT_SET            0xFFC04018         </span><span class="cm">/* PINT0 Pint Invert Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT0_INVERT_CLEAR          0xFFC0401C         </span><span class="cm">/* PINT0 Pint Invert Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT0_PINSTATE              0xFFC04020         </span><span class="cm">/* PINT0 Pint Pinstate Register */</span><span class="cp"></span>
<span class="cp">#define PINT0_LATCH                 0xFFC04024         </span><span class="cm">/* PINT0 Pint Latch Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        PINT1</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define PINT1_MASK_SET              0xFFC04100         </span><span class="cm">/* PINT1 Pint Mask Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT1_MASK_CLEAR            0xFFC04104         </span><span class="cm">/* PINT1 Pint Mask Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT1_REQUEST               0xFFC04108         </span><span class="cm">/* PINT1 Pint Request Register */</span><span class="cp"></span>
<span class="cp">#define PINT1_ASSIGN                0xFFC0410C         </span><span class="cm">/* PINT1 Pint Assign Register */</span><span class="cp"></span>
<span class="cp">#define PINT1_EDGE_SET              0xFFC04110         </span><span class="cm">/* PINT1 Pint Edge Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT1_EDGE_CLEAR            0xFFC04114         </span><span class="cm">/* PINT1 Pint Edge Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT1_INVERT_SET            0xFFC04118         </span><span class="cm">/* PINT1 Pint Invert Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT1_INVERT_CLEAR          0xFFC0411C         </span><span class="cm">/* PINT1 Pint Invert Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT1_PINSTATE              0xFFC04120         </span><span class="cm">/* PINT1 Pint Pinstate Register */</span><span class="cp"></span>
<span class="cp">#define PINT1_LATCH                 0xFFC04124         </span><span class="cm">/* PINT1 Pint Latch Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        PINT2</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define PINT2_MASK_SET              0xFFC04200         </span><span class="cm">/* PINT2 Pint Mask Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT2_MASK_CLEAR            0xFFC04204         </span><span class="cm">/* PINT2 Pint Mask Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT2_REQUEST               0xFFC04208         </span><span class="cm">/* PINT2 Pint Request Register */</span><span class="cp"></span>
<span class="cp">#define PINT2_ASSIGN                0xFFC0420C         </span><span class="cm">/* PINT2 Pint Assign Register */</span><span class="cp"></span>
<span class="cp">#define PINT2_EDGE_SET              0xFFC04210         </span><span class="cm">/* PINT2 Pint Edge Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT2_EDGE_CLEAR            0xFFC04214         </span><span class="cm">/* PINT2 Pint Edge Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT2_INVERT_SET            0xFFC04218         </span><span class="cm">/* PINT2 Pint Invert Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT2_INVERT_CLEAR          0xFFC0421C         </span><span class="cm">/* PINT2 Pint Invert Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT2_PINSTATE              0xFFC04220         </span><span class="cm">/* PINT2 Pint Pinstate Register */</span><span class="cp"></span>
<span class="cp">#define PINT2_LATCH                 0xFFC04224         </span><span class="cm">/* PINT2 Pint Latch Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        PINT3</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define PINT3_MASK_SET              0xFFC04300         </span><span class="cm">/* PINT3 Pint Mask Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT3_MASK_CLEAR            0xFFC04304         </span><span class="cm">/* PINT3 Pint Mask Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT3_REQUEST               0xFFC04308         </span><span class="cm">/* PINT3 Pint Request Register */</span><span class="cp"></span>
<span class="cp">#define PINT3_ASSIGN                0xFFC0430C         </span><span class="cm">/* PINT3 Pint Assign Register */</span><span class="cp"></span>
<span class="cp">#define PINT3_EDGE_SET              0xFFC04310         </span><span class="cm">/* PINT3 Pint Edge Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT3_EDGE_CLEAR            0xFFC04314         </span><span class="cm">/* PINT3 Pint Edge Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT3_INVERT_SET            0xFFC04318         </span><span class="cm">/* PINT3 Pint Invert Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT3_INVERT_CLEAR          0xFFC0431C         </span><span class="cm">/* PINT3 Pint Invert Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT3_PINSTATE              0xFFC04320         </span><span class="cm">/* PINT3 Pint Pinstate Register */</span><span class="cp"></span>
<span class="cp">#define PINT3_LATCH                 0xFFC04324         </span><span class="cm">/* PINT3 Pint Latch Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        PINT4</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define PINT4_MASK_SET              0xFFC04400         </span><span class="cm">/* PINT4 Pint Mask Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT4_MASK_CLEAR            0xFFC04404         </span><span class="cm">/* PINT4 Pint Mask Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT4_REQUEST               0xFFC04408         </span><span class="cm">/* PINT4 Pint Request Register */</span><span class="cp"></span>
<span class="cp">#define PINT4_ASSIGN                0xFFC0440C         </span><span class="cm">/* PINT4 Pint Assign Register */</span><span class="cp"></span>
<span class="cp">#define PINT4_EDGE_SET              0xFFC04410         </span><span class="cm">/* PINT4 Pint Edge Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT4_EDGE_CLEAR            0xFFC04414         </span><span class="cm">/* PINT4 Pint Edge Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT4_INVERT_SET            0xFFC04418         </span><span class="cm">/* PINT4 Pint Invert Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT4_INVERT_CLEAR          0xFFC0441C         </span><span class="cm">/* PINT4 Pint Invert Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT4_PINSTATE              0xFFC04420         </span><span class="cm">/* PINT4 Pint Pinstate Register */</span><span class="cp"></span>
<span class="cp">#define PINT4_LATCH                 0xFFC04424         </span><span class="cm">/* PINT4 Pint Latch Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        PINT5</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define PINT5_MASK_SET              0xFFC04500         </span><span class="cm">/* PINT5 Pint Mask Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT5_MASK_CLEAR            0xFFC04504         </span><span class="cm">/* PINT5 Pint Mask Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT5_REQUEST               0xFFC04508         </span><span class="cm">/* PINT5 Pint Request Register */</span><span class="cp"></span>
<span class="cp">#define PINT5_ASSIGN                0xFFC0450C         </span><span class="cm">/* PINT5 Pint Assign Register */</span><span class="cp"></span>
<span class="cp">#define PINT5_EDGE_SET              0xFFC04510         </span><span class="cm">/* PINT5 Pint Edge Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT5_EDGE_CLEAR            0xFFC04514         </span><span class="cm">/* PINT5 Pint Edge Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT5_INVERT_SET            0xFFC04518         </span><span class="cm">/* PINT5 Pint Invert Set Register */</span><span class="cp"></span>
<span class="cp">#define PINT5_INVERT_CLEAR          0xFFC0451C         </span><span class="cm">/* PINT5 Pint Invert Clear Register */</span><span class="cp"></span>
<span class="cp">#define PINT5_PINSTATE              0xFFC04520         </span><span class="cm">/* PINT5 Pint Pinstate Register */</span><span class="cp"></span>
<span class="cp">#define PINT5_LATCH                 0xFFC04524         </span><span class="cm">/* PINT5 Pint Latch Register */</span><span class="cp"></span>


<span class="cm">/* =========================</span>
<span class="cm">        SMC Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">        SMC0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define SMC_GCTL                   0xFFC16004         </span><span class="cm">/* SMC0 SMC Control Register */</span><span class="cp"></span>
<span class="cp">#define SMC_GSTAT                  0xFFC16008         </span><span class="cm">/* SMC0 SMC Status Register */</span><span class="cp"></span>
<span class="cp">#define SMC_B0CTL                  0xFFC1600C         </span><span class="cm">/* SMC0 SMC Bank0 Control Register */</span><span class="cp"></span>
<span class="cp">#define SMC_B0TIM                  0xFFC16010         </span><span class="cm">/* SMC0 SMC Bank0 Timing Register */</span><span class="cp"></span>
<span class="cp">#define SMC_B0ETIM                 0xFFC16014         </span><span class="cm">/* SMC0 SMC Bank0 Extended Timing Register */</span><span class="cp"></span>
<span class="cp">#define SMC_B1CTL                  0xFFC1601C         </span><span class="cm">/* SMC0 SMC BANK1 Control Register */</span><span class="cp"></span>
<span class="cp">#define SMC_B1TIM                  0xFFC16020         </span><span class="cm">/* SMC0 SMC BANK1 Timing Register */</span><span class="cp"></span>
<span class="cp">#define SMC_B1ETIM                 0xFFC16024         </span><span class="cm">/* SMC0 SMC BANK1 Extended Timing Register */</span><span class="cp"></span>
<span class="cp">#define SMC_B2CTL                  0xFFC1602C         </span><span class="cm">/* SMC0 SMC BANK2 Control Register */</span><span class="cp"></span>
<span class="cp">#define SMC_B2TIM                  0xFFC16030         </span><span class="cm">/* SMC0 SMC BANK2 Timing Register */</span><span class="cp"></span>
<span class="cp">#define SMC_B2ETIM                 0xFFC16034         </span><span class="cm">/* SMC0 SMC BANK2 Extended Timing Register */</span><span class="cp"></span>
<span class="cp">#define SMC_B3CTL                  0xFFC1603C         </span><span class="cm">/* SMC0 SMC BANK3 Control Register */</span><span class="cp"></span>
<span class="cp">#define SMC_B3TIM                  0xFFC16040         </span><span class="cm">/* SMC0 SMC BANK3 Timing Register */</span><span class="cp"></span>
<span class="cp">#define SMC_B3ETIM                 0xFFC16044         </span><span class="cm">/* SMC0 SMC BANK3 Extended Timing Register */</span><span class="cp"></span>


<span class="cm">/* =========================</span>
<span class="cm">        WDOG Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">        WDOG0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define WDOG0_CTL                   0xFFC17000         </span><span class="cm">/* WDOG0 Control Register */</span><span class="cp"></span>
<span class="cp">#define WDOG0_CNT                   0xFFC17004         </span><span class="cm">/* WDOG0 Count Register */</span><span class="cp"></span>
<span class="cp">#define WDOG0_STAT                  0xFFC17008         </span><span class="cm">/* WDOG0 Watchdog Timer Status Register */</span><span class="cp"></span>
<span class="cp">#define WDOG_CTL		WDOG0_CTL</span>
<span class="cp">#define WDOG_CNT		WDOG0_CNT</span>
<span class="cp">#define WDOG_STAT		WDOG0_STAT</span>

<span class="cm">/* =========================</span>
<span class="cm">        WDOG1</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define WDOG1_CTL                   0xFFC17800         </span><span class="cm">/* WDOG1 Control Register */</span><span class="cp"></span>
<span class="cp">#define WDOG1_CNT                   0xFFC17804         </span><span class="cm">/* WDOG1 Count Register */</span><span class="cp"></span>
<span class="cp">#define WDOG1_STAT                  0xFFC17808         </span><span class="cm">/* WDOG1 Watchdog Timer Status Register */</span><span class="cp"></span>


<span class="cm">/* =========================</span>
<span class="cm">        SDU Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">        SDU0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define SDU0_IDCODE                 0xFFC1F020         </span><span class="cm">/* SDU0 ID Code Register */</span><span class="cp"></span>
<span class="cp">#define SDU0_CTL                    0xFFC1F050         </span><span class="cm">/* SDU0 Control Register */</span><span class="cp"></span>
<span class="cp">#define SDU0_STAT                   0xFFC1F054         </span><span class="cm">/* SDU0 Status Register */</span><span class="cp"></span>
<span class="cp">#define SDU0_MACCTL                 0xFFC1F058         </span><span class="cm">/* SDU0 Memory Access Control Register */</span><span class="cp"></span>
<span class="cp">#define SDU0_MACADDR                0xFFC1F05C         </span><span class="cm">/* SDU0 Memory Access Address Register */</span><span class="cp"></span>
<span class="cp">#define SDU0_MACDATA                0xFFC1F060         </span><span class="cm">/* SDU0 Memory Access Data Register */</span><span class="cp"></span>
<span class="cp">#define SDU0_DMARD                  0xFFC1F064         </span><span class="cm">/* SDU0 DMA Read Data Register */</span><span class="cp"></span>
<span class="cp">#define SDU0_DMAWD                  0xFFC1F068         </span><span class="cm">/* SDU0 DMA Write Data Register */</span><span class="cp"></span>
<span class="cp">#define SDU0_MSG                    0xFFC1F080         </span><span class="cm">/* SDU0 Message Register */</span><span class="cp"></span>
<span class="cp">#define SDU0_MSG_SET                0xFFC1F084         </span><span class="cm">/* SDU0 Message Set Register */</span><span class="cp"></span>
<span class="cp">#define SDU0_MSG_CLR                0xFFC1F088         </span><span class="cm">/* SDU0 Message Clear Register */</span><span class="cp"></span>
<span class="cp">#define SDU0_GHLT                   0xFFC1F08C         </span><span class="cm">/* SDU0 Group Halt Register */</span><span class="cp"></span>


<span class="cm">/* =========================</span>
<span class="cm">        EMAC Registers</span>
<span class="cm">   ========================= */</span>
<span class="cm">/* =========================</span>
<span class="cm">        EMAC0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define EMAC0_MACCFG                0xFFC20000         </span><span class="cm">/* EMAC0 MAC Configuration Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_MACFRMFILT            0xFFC20004         </span><span class="cm">/* EMAC0 Filter Register for filtering Received Frames */</span><span class="cp"></span>
<span class="cp">#define EMAC0_HASHTBL_HI            0xFFC20008         </span><span class="cm">/* EMAC0 Contains the Upper 32 bits of the hash table */</span><span class="cp"></span>
<span class="cp">#define EMAC0_HASHTBL_LO            0xFFC2000C         </span><span class="cm">/* EMAC0 Contains the lower 32 bits of the hash table */</span><span class="cp"></span>
<span class="cp">#define EMAC0_GMII_ADDR             0xFFC20010         </span><span class="cm">/* EMAC0 Management Address Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_GMII_DATA             0xFFC20014         </span><span class="cm">/* EMAC0 Management Data Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_FLOWCTL               0xFFC20018         </span><span class="cm">/* EMAC0 MAC FLow Control Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_VLANTAG               0xFFC2001C         </span><span class="cm">/* EMAC0 VLAN Tag Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_VER                   0xFFC20020         </span><span class="cm">/* EMAC0 EMAC Version Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_DBG                   0xFFC20024         </span><span class="cm">/* EMAC0 EMAC Debug Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RMTWKUP               0xFFC20028         </span><span class="cm">/* EMAC0 Remote wake up frame register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_PMT_CTLSTAT           0xFFC2002C         </span><span class="cm">/* EMAC0 PMT Control and Status Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_ISTAT                 0xFFC20038         </span><span class="cm">/* EMAC0 EMAC Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_IMSK                  0xFFC2003C         </span><span class="cm">/* EMAC0 EMAC Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_ADDR0_HI              0xFFC20040         </span><span class="cm">/* EMAC0 EMAC Address0 High Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_ADDR0_LO              0xFFC20044         </span><span class="cm">/* EMAC0 EMAC Address0 Low Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_MMC_CTL               0xFFC20100         </span><span class="cm">/* EMAC0 MMC Control Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_MMC_RXINT             0xFFC20104         </span><span class="cm">/* EMAC0 MMC RX Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_MMC_TXINT             0xFFC20108         </span><span class="cm">/* EMAC0 MMC TX Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_MMC_RXIMSK            0xFFC2010C         </span><span class="cm">/* EMAC0 MMC RX Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_MMC_TXIMSK            0xFFC20110         </span><span class="cm">/* EMAC0 MMC TX Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXOCTCNT_GB           0xFFC20114         </span><span class="cm">/* EMAC0 Num bytes transmitted exclusive of preamble */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXFRMCNT_GB           0xFFC20118         </span><span class="cm">/* EMAC0 Num frames transmitted exclusive of retired */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXBCASTFRM_G          0xFFC2011C         </span><span class="cm">/* EMAC0 Number of good broadcast frames transmitted. */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXMCASTFRM_G          0xFFC20120         </span><span class="cm">/* EMAC0 Number of good multicast frames transmitted. */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TX64_GB               0xFFC20124         </span><span class="cm">/* EMAC0 Number of 64 byte length frames */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TX65TO127_GB          0xFFC20128         </span><span class="cm">/* EMAC0 Number of frames of length b/w 65-127 (inclusive) bytes */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TX128TO255_GB         0xFFC2012C         </span><span class="cm">/* EMAC0 Number of frames of length b/w 128-255 (inclusive) bytes */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TX256TO511_GB         0xFFC20130         </span><span class="cm">/* EMAC0 Number of frames of length b/w 256-511 (inclusive) bytes */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TX512TO1023_GB        0xFFC20134         </span><span class="cm">/* EMAC0 Number of frames of length b/w 512-1023 (inclusive) bytes */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TX1024TOMAX_GB        0xFFC20138         </span><span class="cm">/* EMAC0 Number of frames of length b/w 1024-max (inclusive) bytes */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXUCASTFRM_GB         0xFFC2013C         </span><span class="cm">/* EMAC0 Number of good and bad unicast frames transmitted */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXMCASTFRM_GB         0xFFC20140         </span><span class="cm">/* EMAC0 Number of good and bad multicast frames transmitted */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXBCASTFRM_GB         0xFFC20144         </span><span class="cm">/* EMAC0 Number of good and bad broadcast frames transmitted */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXUNDR_ERR            0xFFC20148         </span><span class="cm">/* EMAC0 Number of frames aborted due to frame underflow error */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXSNGCOL_G            0xFFC2014C         </span><span class="cm">/* EMAC0 Number of transmitted frames after single collision */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXMULTCOL_G           0xFFC20150         </span><span class="cm">/* EMAC0 Number of transmitted frames with more than one collision */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXDEFERRED            0xFFC20154         </span><span class="cm">/* EMAC0 Number of transmitted frames after deferral */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXLATECOL             0xFFC20158         </span><span class="cm">/* EMAC0 Number of frames aborted due to late collision error */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXEXCESSCOL           0xFFC2015C         </span><span class="cm">/* EMAC0 Number of aborted frames due to excessive collisions */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXCARR_ERR            0xFFC20160         </span><span class="cm">/* EMAC0 Number of aborted frames due to carrier sense error */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXOCTCNT_G            0xFFC20164         </span><span class="cm">/* EMAC0 Number of bytes transmitted in good frames only */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXFRMCNT_G            0xFFC20168         </span><span class="cm">/* EMAC0 Number of good frames transmitted. */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXEXCESSDEF           0xFFC2016C         </span><span class="cm">/* EMAC0 Number of frames aborted due to excessive deferral */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXPAUSEFRM            0xFFC20170         </span><span class="cm">/* EMAC0 Number of good PAUSE frames transmitted. */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TXVLANFRM_G           0xFFC20174         </span><span class="cm">/* EMAC0 Number of VLAN frames transmitted */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXFRMCNT_GB           0xFFC20180         </span><span class="cm">/* EMAC0 Number of good and bad frames received. */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXOCTCNT_GB           0xFFC20184         </span><span class="cm">/* EMAC0 Number of bytes received in good and bad frames */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXOCTCNT_G            0xFFC20188         </span><span class="cm">/* EMAC0 Number of bytes received only in good frames */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXBCASTFRM_G          0xFFC2018C         </span><span class="cm">/* EMAC0 Number of good broadcast frames received. */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXMCASTFRM_G          0xFFC20190         </span><span class="cm">/* EMAC0 Number of good multicast frames received */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXCRC_ERR             0xFFC20194         </span><span class="cm">/* EMAC0 Number of frames received with CRC error */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXALIGN_ERR           0xFFC20198         </span><span class="cm">/* EMAC0 Number of frames with alignment error */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXRUNT_ERR            0xFFC2019C         </span><span class="cm">/* EMAC0 Number of frames received with runt error. */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXJAB_ERR             0xFFC201A0         </span><span class="cm">/* EMAC0 Number of frames received with length greater than 1518 */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXUSIZE_G             0xFFC201A4         </span><span class="cm">/* EMAC0 Number of frames received with length 64 */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXOSIZE_G             0xFFC201A8         </span><span class="cm">/* EMAC0 Number of frames received with length greater than maxium */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RX64_GB               0xFFC201AC         </span><span class="cm">/* EMAC0 Number of good and bad frames of lengh 64 bytes */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RX65TO127_GB          0xFFC201B0         </span><span class="cm">/* EMAC0 Number of good and bad frame between 64-127(inclusive) */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RX128TO255_GB         0xFFC201B4         </span><span class="cm">/* EMAC0 Number of good and bad frames received with length between 128 and 255 (inclusive) bytes, exclusive of preamble. */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RX256TO511_GB         0xFFC201B8         </span><span class="cm">/* EMAC0 Number of good and bad frames between 256-511(inclusive) */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RX512TO1023_GB        0xFFC201BC         </span><span class="cm">/* EMAC0 Number of good and bad frames received between 512-1023 */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RX1024TOMAX_GB        0xFFC201C0         </span><span class="cm">/* EMAC0 Number of frames received between 1024 and maxsize */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXUCASTFRM_G          0xFFC201C4         </span><span class="cm">/* EMAC0 Number of good unicast frames received. */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXLEN_ERR             0xFFC201C8         </span><span class="cm">/* EMAC0 Number of frames received with length error */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXOORTYPE             0xFFC201CC         </span><span class="cm">/* EMAC0 Number of frames with length not equal to valid frame size */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXPAUSEFRM            0xFFC201D0         </span><span class="cm">/* EMAC0 Number of good and valid PAUSE frames received. */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXFIFO_OVF            0xFFC201D4         </span><span class="cm">/* EMAC0 Number of missed received frames due to FIFO overflow. This counter is not present in the GMAC-CORE configuration. */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXVLANFRM_GB          0xFFC201D8         </span><span class="cm">/* EMAC0 Number of good and bad VLAN frames received. */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXWDOG_ERR            0xFFC201DC         </span><span class="cm">/* EMAC0 Frames received with error due to watchdog timeout */</span><span class="cp"></span>
<span class="cp">#define EMAC0_IPC_RXIMSK            0xFFC20200         </span><span class="cm">/* EMAC0 MMC IPC RX Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_IPC_RXINT             0xFFC20208         </span><span class="cm">/* EMAC0 MMC IPC RX Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXIPV4_GD_FRM         0xFFC20210         </span><span class="cm">/* EMAC0 Number of good IPv4 datagrams */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXIPV4_HDR_ERR_FRM    0xFFC20214         </span><span class="cm">/* EMAC0 Number of IPv4 datagrams with header errors */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXIPV4_NOPAY_FRM      0xFFC20218         </span><span class="cm">/* EMAC0 Number of IPv4 datagrams without checksum */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXIPV4_FRAG_FRM       0xFFC2021C         </span><span class="cm">/* EMAC0 Number of good IPv4 datagrams with fragmentation */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXIPV4_UDSBL_FRM      0xFFC20220         </span><span class="cm">/* EMAC0 Number of IPv4 UDP datagrams with disabled checksum */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXIPV6_GD_FRM         0xFFC20224         </span><span class="cm">/* EMAC0 Number of IPv4 datagrams with TCP/UDP/ICMP payloads */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXIPV6_HDR_ERR_FRM    0xFFC20228         </span><span class="cm">/* EMAC0 Number of IPv6 datagrams with header errors */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXIPV6_NOPAY_FRM      0xFFC2022C         </span><span class="cm">/* EMAC0 Number of IPv6 datagrams with no TCP/UDP/ICMP payload */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXUDP_GD_FRM          0xFFC20230         </span><span class="cm">/* EMAC0 Number of good IP datagrames with good UDP payload */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXUDP_ERR_FRM         0xFFC20234         </span><span class="cm">/* EMAC0 Number of good IP datagrams with UDP checksum errors */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXTCP_GD_FRM          0xFFC20238         </span><span class="cm">/* EMAC0 Number of good IP datagrams with a good TCP payload */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXTCP_ERR_FRM         0xFFC2023C         </span><span class="cm">/* EMAC0 Number of good IP datagrams with TCP checksum errors */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXICMP_GD_FRM         0xFFC20240         </span><span class="cm">/* EMAC0 Number of good IP datagrams with a good ICMP payload */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXICMP_ERR_FRM        0xFFC20244         </span><span class="cm">/* EMAC0 Number of good IP datagrams with ICMP checksum errors */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXIPV4_GD_OCT         0xFFC20250         </span><span class="cm">/* EMAC0 Bytes received in IPv4 datagrams including tcp,udp or icmp */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXIPV4_HDR_ERR_OCT    0xFFC20254         </span><span class="cm">/* EMAC0 Bytes received in IPv4 datagrams with header errors */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXIPV4_NOPAY_OCT      0xFFC20258         </span><span class="cm">/* EMAC0 Bytes received in IPv4 datagrams without tcp,udp,icmp load */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXIPV4_FRAG_OCT       0xFFC2025C         </span><span class="cm">/* EMAC0 Bytes received in fragmented IPv4 datagrams */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXIPV4_UDSBL_OCT      0xFFC20260         </span><span class="cm">/* EMAC0 Bytes received in UDP segment with checksum disabled */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXIPV6_GD_OCT         0xFFC20264         </span><span class="cm">/* EMAC0 Bytes received in good IPv6  including tcp,udp or icmp load */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXIPV6_HDR_ERR_OCT    0xFFC20268         </span><span class="cm">/* EMAC0 Number of bytes received in IPv6 with header errors */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXIPV6_NOPAY_OCT      0xFFC2026C         </span><span class="cm">/* EMAC0 Bytes received in IPv6 without tcp,udp or icmp load */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXUDP_GD_OCT          0xFFC20270         </span><span class="cm">/* EMAC0 Number of bytes received in good UDP segments */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXUDP_ERR_OCT         0xFFC20274         </span><span class="cm">/* EMAC0 Number of bytes received in UDP segment with checksum err */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXTCP_GD_OCT          0xFFC20278         </span><span class="cm">/* EMAC0 Number of bytes received in a good TCP segment */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXTCP_ERR_OCT         0xFFC2027C         </span><span class="cm">/* EMAC0 Number of bytes received in TCP segment with checksum err */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXICMP_GD_OCT         0xFFC20280         </span><span class="cm">/* EMAC0 Number of bytes received in a good ICMP segment */</span><span class="cp"></span>
<span class="cp">#define EMAC0_RXICMP_ERR_OCT        0xFFC20284         </span><span class="cm">/* EMAC0 Bytes received in an ICMP segment with checksum errors */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TM_CTL                0xFFC20700         </span><span class="cm">/* EMAC0 EMAC Time Stamp Control Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TM_SUBSEC             0xFFC20704         </span><span class="cm">/* EMAC0 EMAC Time Stamp Sub Second Increment */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TM_SEC                0xFFC20708         </span><span class="cm">/* EMAC0 EMAC Time Stamp Second Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TM_NSEC               0xFFC2070C         </span><span class="cm">/* EMAC0 EMAC Time Stamp Nano Second Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TM_SECUPDT            0xFFC20710         </span><span class="cm">/* EMAC0 EMAC Time Stamp Seconds Update */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TM_NSECUPDT           0xFFC20714         </span><span class="cm">/* EMAC0 EMAC Time Stamp Nano Seconds Update */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TM_ADDEND             0xFFC20718         </span><span class="cm">/* EMAC0 EMAC Time Stamp Addend Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TM_TGTM               0xFFC2071C         </span><span class="cm">/* EMAC0 EMAC Time Stamp Target Time Sec. */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TM_NTGTM              0xFFC20720         </span><span class="cm">/* EMAC0 EMAC Time Stamp Target Time Nanosec. */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TM_HISEC              0xFFC20724         </span><span class="cm">/* EMAC0 EMAC Time Stamp High Second Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TM_STMPSTAT           0xFFC20728         </span><span class="cm">/* EMAC0 EMAC Time Stamp Status Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TM_PPSCTL             0xFFC2072C         </span><span class="cm">/* EMAC0 EMAC PPS Control Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TM_AUXSTMP_NSEC       0xFFC20730         </span><span class="cm">/* EMAC0 EMAC Auxillary Time Stamp Nano Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_TM_AUXSTMP_SEC        0xFFC20734         </span><span class="cm">/* EMAC0 EMAC Auxillary Time Stamp Sec Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_DMA_BUSMODE           0xFFC21000         </span><span class="cm">/* EMAC0 Bus Operating Modes for EMAC DMA */</span><span class="cp"></span>
<span class="cp">#define EMAC0_DMA_TXPOLL            0xFFC21004         </span><span class="cm">/* EMAC0 TX DMA Poll demand register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_DMA_RXPOLL            0xFFC21008         </span><span class="cm">/* EMAC0 RX DMA Poll demand register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_DMA_RXDSC_ADDR        0xFFC2100C         </span><span class="cm">/* EMAC0 RX Descriptor List Address */</span><span class="cp"></span>
<span class="cp">#define EMAC0_DMA_TXDSC_ADDR        0xFFC21010         </span><span class="cm">/* EMAC0 TX Descriptor List Address */</span><span class="cp"></span>
<span class="cp">#define EMAC0_DMA_STAT              0xFFC21014         </span><span class="cm">/* EMAC0 DMA Status Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_DMA_OPMODE            0xFFC21018         </span><span class="cm">/* EMAC0 DMA Operation Mode Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_DMA_IEN               0xFFC2101C         </span><span class="cm">/* EMAC0 DMA Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_DMA_MISS_FRM          0xFFC21020         </span><span class="cm">/* EMAC0 DMA missed frame and buffer overflow counter */</span><span class="cp"></span>
<span class="cp">#define EMAC0_DMA_RXIWDOG           0xFFC21024         </span><span class="cm">/* EMAC0 DMA RX Interrupt Watch Dog timer */</span><span class="cp"></span>
<span class="cp">#define EMAC0_DMA_BMMODE            0xFFC21028         </span><span class="cm">/* EMAC0 AXI Bus Mode Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_DMA_BMSTAT            0xFFC2102C         </span><span class="cm">/* EMAC0 AXI Status Register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_DMA_TXDSC_CUR         0xFFC21048         </span><span class="cm">/* EMAC0 TX current descriptor register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_DMA_RXDSC_CUR         0xFFC2104C         </span><span class="cm">/* EMAC0 RX current descriptor register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_DMA_TXBUF_CUR         0xFFC21050         </span><span class="cm">/* EMAC0 TX current buffer pointer register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_DMA_RXBUF_CUR         0xFFC21054         </span><span class="cm">/* EMAC0 RX current buffer pointer register */</span><span class="cp"></span>
<span class="cp">#define EMAC0_HWFEAT                0xFFC21058         </span><span class="cm">/* EMAC0 Hardware Feature Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        EMAC1</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define EMAC1_MACCFG                0xFFC22000         </span><span class="cm">/* EMAC1 MAC Configuration Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_MACFRMFILT            0xFFC22004         </span><span class="cm">/* EMAC1 Filter Register for filtering Received Frames */</span><span class="cp"></span>
<span class="cp">#define EMAC1_HASHTBL_HI            0xFFC22008         </span><span class="cm">/* EMAC1 Contains the Upper 32 bits of the hash table */</span><span class="cp"></span>
<span class="cp">#define EMAC1_HASHTBL_LO            0xFFC2200C         </span><span class="cm">/* EMAC1 Contains the lower 32 bits of the hash table */</span><span class="cp"></span>
<span class="cp">#define EMAC1_GMII_ADDR             0xFFC22010         </span><span class="cm">/* EMAC1 Management Address Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_GMII_DATA             0xFFC22014         </span><span class="cm">/* EMAC1 Management Data Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_FLOWCTL               0xFFC22018         </span><span class="cm">/* EMAC1 MAC FLow Control Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_VLANTAG               0xFFC2201C         </span><span class="cm">/* EMAC1 VLAN Tag Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_VER                   0xFFC22020         </span><span class="cm">/* EMAC1 EMAC Version Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_DBG                   0xFFC22024         </span><span class="cm">/* EMAC1 EMAC Debug Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RMTWKUP               0xFFC22028         </span><span class="cm">/* EMAC1 Remote wake up frame register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_PMT_CTLSTAT           0xFFC2202C         </span><span class="cm">/* EMAC1 PMT Control and Status Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_ISTAT                 0xFFC22038         </span><span class="cm">/* EMAC1 EMAC Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_IMSK                  0xFFC2203C         </span><span class="cm">/* EMAC1 EMAC Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_ADDR0_HI              0xFFC22040         </span><span class="cm">/* EMAC1 EMAC Address0 High Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_ADDR0_LO              0xFFC22044         </span><span class="cm">/* EMAC1 EMAC Address0 Low Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_MMC_CTL               0xFFC22100         </span><span class="cm">/* EMAC1 MMC Control Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_MMC_RXINT             0xFFC22104         </span><span class="cm">/* EMAC1 MMC RX Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_MMC_TXINT             0xFFC22108         </span><span class="cm">/* EMAC1 MMC TX Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_MMC_RXIMSK            0xFFC2210C         </span><span class="cm">/* EMAC1 MMC RX Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_MMC_TXIMSK            0xFFC22110         </span><span class="cm">/* EMAC1 MMC TX Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXOCTCNT_GB           0xFFC22114         </span><span class="cm">/* EMAC1 Num bytes transmitted exclusive of preamble */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXFRMCNT_GB           0xFFC22118         </span><span class="cm">/* EMAC1 Num frames transmitted exclusive of retired */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXBCASTFRM_G          0xFFC2211C         </span><span class="cm">/* EMAC1 Number of good broadcast frames transmitted. */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXMCASTFRM_G          0xFFC22120         </span><span class="cm">/* EMAC1 Number of good multicast frames transmitted. */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TX64_GB               0xFFC22124         </span><span class="cm">/* EMAC1 Number of 64 byte length frames */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TX65TO127_GB          0xFFC22128         </span><span class="cm">/* EMAC1 Number of frames of length b/w 65-127 (inclusive) bytes */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TX128TO255_GB         0xFFC2212C         </span><span class="cm">/* EMAC1 Number of frames of length b/w 128-255 (inclusive) bytes */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TX256TO511_GB         0xFFC22130         </span><span class="cm">/* EMAC1 Number of frames of length b/w 256-511 (inclusive) bytes */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TX512TO1023_GB        0xFFC22134         </span><span class="cm">/* EMAC1 Number of frames of length b/w 512-1023 (inclusive) bytes */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TX1024TOMAX_GB        0xFFC22138         </span><span class="cm">/* EMAC1 Number of frames of length b/w 1024-max (inclusive) bytes */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXUCASTFRM_GB         0xFFC2213C         </span><span class="cm">/* EMAC1 Number of good and bad unicast frames transmitted */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXMCASTFRM_GB         0xFFC22140         </span><span class="cm">/* EMAC1 Number of good and bad multicast frames transmitted */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXBCASTFRM_GB         0xFFC22144         </span><span class="cm">/* EMAC1 Number of good and bad broadcast frames transmitted */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXUNDR_ERR            0xFFC22148         </span><span class="cm">/* EMAC1 Number of frames aborted due to frame underflow error */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXSNGCOL_G            0xFFC2214C         </span><span class="cm">/* EMAC1 Number of transmitted frames after single collision */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXMULTCOL_G           0xFFC22150         </span><span class="cm">/* EMAC1 Number of transmitted frames with more than one collision */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXDEFERRED            0xFFC22154         </span><span class="cm">/* EMAC1 Number of transmitted frames after deferral */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXLATECOL             0xFFC22158         </span><span class="cm">/* EMAC1 Number of frames aborted due to late collision error */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXEXCESSCOL           0xFFC2215C         </span><span class="cm">/* EMAC1 Number of aborted frames due to excessive collisions */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXCARR_ERR            0xFFC22160         </span><span class="cm">/* EMAC1 Number of aborted frames due to carrier sense error */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXOCTCNT_G            0xFFC22164         </span><span class="cm">/* EMAC1 Number of bytes transmitted in good frames only */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXFRMCNT_G            0xFFC22168         </span><span class="cm">/* EMAC1 Number of good frames transmitted. */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXEXCESSDEF           0xFFC2216C         </span><span class="cm">/* EMAC1 Number of frames aborted due to excessive deferral */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXPAUSEFRM            0xFFC22170         </span><span class="cm">/* EMAC1 Number of good PAUSE frames transmitted. */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TXVLANFRM_G           0xFFC22174         </span><span class="cm">/* EMAC1 Number of VLAN frames transmitted */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXFRMCNT_GB           0xFFC22180         </span><span class="cm">/* EMAC1 Number of good and bad frames received. */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXOCTCNT_GB           0xFFC22184         </span><span class="cm">/* EMAC1 Number of bytes received in good and bad frames */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXOCTCNT_G            0xFFC22188         </span><span class="cm">/* EMAC1 Number of bytes received only in good frames */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXBCASTFRM_G          0xFFC2218C         </span><span class="cm">/* EMAC1 Number of good broadcast frames received. */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXMCASTFRM_G          0xFFC22190         </span><span class="cm">/* EMAC1 Number of good multicast frames received */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXCRC_ERR             0xFFC22194         </span><span class="cm">/* EMAC1 Number of frames received with CRC error */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXALIGN_ERR           0xFFC22198         </span><span class="cm">/* EMAC1 Number of frames with alignment error */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXRUNT_ERR            0xFFC2219C         </span><span class="cm">/* EMAC1 Number of frames received with runt error. */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXJAB_ERR             0xFFC221A0         </span><span class="cm">/* EMAC1 Number of frames received with length greater than 1518 */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXUSIZE_G             0xFFC221A4         </span><span class="cm">/* EMAC1 Number of frames received with length 64 */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXOSIZE_G             0xFFC221A8         </span><span class="cm">/* EMAC1 Number of frames received with length greater than maxium */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RX64_GB               0xFFC221AC         </span><span class="cm">/* EMAC1 Number of good and bad frames of lengh 64 bytes */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RX65TO127_GB          0xFFC221B0         </span><span class="cm">/* EMAC1 Number of good and bad frame between 64-127(inclusive) */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RX128TO255_GB         0xFFC221B4         </span><span class="cm">/* EMAC1 Number of good and bad frames received with length between 128 and 255 (inclusive) bytes, exclusive of preamble. */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RX256TO511_GB         0xFFC221B8         </span><span class="cm">/* EMAC1 Number of good and bad frames between 256-511(inclusive) */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RX512TO1023_GB        0xFFC221BC         </span><span class="cm">/* EMAC1 Number of good and bad frames received between 512-1023 */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RX1024TOMAX_GB        0xFFC221C0         </span><span class="cm">/* EMAC1 Number of frames received between 1024 and maxsize */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXUCASTFRM_G          0xFFC221C4         </span><span class="cm">/* EMAC1 Number of good unicast frames received. */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXLEN_ERR             0xFFC221C8         </span><span class="cm">/* EMAC1 Number of frames received with length error */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXOORTYPE             0xFFC221CC         </span><span class="cm">/* EMAC1 Number of frames with length not equal to valid frame size */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXPAUSEFRM            0xFFC221D0         </span><span class="cm">/* EMAC1 Number of good and valid PAUSE frames received. */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXFIFO_OVF            0xFFC221D4         </span><span class="cm">/* EMAC1 Number of missed received frames due to FIFO overflow. This counter is not present in the GMAC-CORE configuration. */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXVLANFRM_GB          0xFFC221D8         </span><span class="cm">/* EMAC1 Number of good and bad VLAN frames received. */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXWDOG_ERR            0xFFC221DC         </span><span class="cm">/* EMAC1 Frames received with error due to watchdog timeout */</span><span class="cp"></span>
<span class="cp">#define EMAC1_IPC_RXIMSK            0xFFC22200         </span><span class="cm">/* EMAC1 MMC IPC RX Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_IPC_RXINT             0xFFC22208         </span><span class="cm">/* EMAC1 MMC IPC RX Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXIPV4_GD_FRM         0xFFC22210         </span><span class="cm">/* EMAC1 Number of good IPv4 datagrams */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXIPV4_HDR_ERR_FRM    0xFFC22214         </span><span class="cm">/* EMAC1 Number of IPv4 datagrams with header errors */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXIPV4_NOPAY_FRM      0xFFC22218         </span><span class="cm">/* EMAC1 Number of IPv4 datagrams without checksum */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXIPV4_FRAG_FRM       0xFFC2221C         </span><span class="cm">/* EMAC1 Number of good IPv4 datagrams with fragmentation */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXIPV4_UDSBL_FRM      0xFFC22220         </span><span class="cm">/* EMAC1 Number of IPv4 UDP datagrams with disabled checksum */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXIPV6_GD_FRM         0xFFC22224         </span><span class="cm">/* EMAC1 Number of IPv4 datagrams with TCP/UDP/ICMP payloads */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXIPV6_HDR_ERR_FRM    0xFFC22228         </span><span class="cm">/* EMAC1 Number of IPv6 datagrams with header errors */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXIPV6_NOPAY_FRM      0xFFC2222C         </span><span class="cm">/* EMAC1 Number of IPv6 datagrams with no TCP/UDP/ICMP payload */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXUDP_GD_FRM          0xFFC22230         </span><span class="cm">/* EMAC1 Number of good IP datagrames with good UDP payload */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXUDP_ERR_FRM         0xFFC22234         </span><span class="cm">/* EMAC1 Number of good IP datagrams with UDP checksum errors */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXTCP_GD_FRM          0xFFC22238         </span><span class="cm">/* EMAC1 Number of good IP datagrams with a good TCP payload */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXTCP_ERR_FRM         0xFFC2223C         </span><span class="cm">/* EMAC1 Number of good IP datagrams with TCP checksum errors */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXICMP_GD_FRM         0xFFC22240         </span><span class="cm">/* EMAC1 Number of good IP datagrams with a good ICMP payload */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXICMP_ERR_FRM        0xFFC22244         </span><span class="cm">/* EMAC1 Number of good IP datagrams with ICMP checksum errors */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXIPV4_GD_OCT         0xFFC22250         </span><span class="cm">/* EMAC1 Bytes received in IPv4 datagrams including tcp,udp or icmp */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXIPV4_HDR_ERR_OCT    0xFFC22254         </span><span class="cm">/* EMAC1 Bytes received in IPv4 datagrams with header errors */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXIPV4_NOPAY_OCT      0xFFC22258         </span><span class="cm">/* EMAC1 Bytes received in IPv4 datagrams without tcp,udp,icmp load */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXIPV4_FRAG_OCT       0xFFC2225C         </span><span class="cm">/* EMAC1 Bytes received in fragmented IPv4 datagrams */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXIPV4_UDSBL_OCT      0xFFC22260         </span><span class="cm">/* EMAC1 Bytes received in UDP segment with checksum disabled */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXIPV6_GD_OCT         0xFFC22264         </span><span class="cm">/* EMAC1 Bytes received in good IPv6  including tcp,udp or icmp load */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXIPV6_HDR_ERR_OCT    0xFFC22268         </span><span class="cm">/* EMAC1 Number of bytes received in IPv6 with header errors */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXIPV6_NOPAY_OCT      0xFFC2226C         </span><span class="cm">/* EMAC1 Bytes received in IPv6 without tcp,udp or icmp load */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXUDP_GD_OCT          0xFFC22270         </span><span class="cm">/* EMAC1 Number of bytes received in good UDP segments */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXUDP_ERR_OCT         0xFFC22274         </span><span class="cm">/* EMAC1 Number of bytes received in UDP segment with checksum err */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXTCP_GD_OCT          0xFFC22278         </span><span class="cm">/* EMAC1 Number of bytes received in a good TCP segment */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXTCP_ERR_OCT         0xFFC2227C         </span><span class="cm">/* EMAC1 Number of bytes received in TCP segment with checksum err */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXICMP_GD_OCT         0xFFC22280         </span><span class="cm">/* EMAC1 Number of bytes received in a good ICMP segment */</span><span class="cp"></span>
<span class="cp">#define EMAC1_RXICMP_ERR_OCT        0xFFC22284         </span><span class="cm">/* EMAC1 Bytes received in an ICMP segment with checksum errors */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TM_CTL                0xFFC22700         </span><span class="cm">/* EMAC1 EMAC Time Stamp Control Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TM_SUBSEC             0xFFC22704         </span><span class="cm">/* EMAC1 EMAC Time Stamp Sub Second Increment */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TM_SEC                0xFFC22708         </span><span class="cm">/* EMAC1 EMAC Time Stamp Second Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TM_NSEC               0xFFC2270C         </span><span class="cm">/* EMAC1 EMAC Time Stamp Nano Second Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TM_SECUPDT            0xFFC22710         </span><span class="cm">/* EMAC1 EMAC Time Stamp Seconds Update */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TM_NSECUPDT           0xFFC22714         </span><span class="cm">/* EMAC1 EMAC Time Stamp Nano Seconds Update */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TM_ADDEND             0xFFC22718         </span><span class="cm">/* EMAC1 EMAC Time Stamp Addend Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TM_TGTM               0xFFC2271C         </span><span class="cm">/* EMAC1 EMAC Time Stamp Target Time Sec. */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TM_NTGTM              0xFFC22720         </span><span class="cm">/* EMAC1 EMAC Time Stamp Target Time Nanosec. */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TM_HISEC              0xFFC22724         </span><span class="cm">/* EMAC1 EMAC Time Stamp High Second Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TM_STMPSTAT           0xFFC22728         </span><span class="cm">/* EMAC1 EMAC Time Stamp Status Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TM_PPSCTL             0xFFC2272C         </span><span class="cm">/* EMAC1 EMAC PPS Control Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TM_AUXSTMP_NSEC       0xFFC22730         </span><span class="cm">/* EMAC1 EMAC Auxillary Time Stamp Nano Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_TM_AUXSTMP_SEC        0xFFC22734         </span><span class="cm">/* EMAC1 EMAC Auxillary Time Stamp Sec Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_DMA_BUSMODE           0xFFC23000         </span><span class="cm">/* EMAC1 Bus Operating Modes for EMAC DMA */</span><span class="cp"></span>
<span class="cp">#define EMAC1_DMA_TXPOLL            0xFFC23004         </span><span class="cm">/* EMAC1 TX DMA Poll demand register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_DMA_RXPOLL            0xFFC23008         </span><span class="cm">/* EMAC1 RX DMA Poll demand register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_DMA_RXDSC_ADDR        0xFFC2300C         </span><span class="cm">/* EMAC1 RX Descriptor List Address */</span><span class="cp"></span>
<span class="cp">#define EMAC1_DMA_TXDSC_ADDR        0xFFC23010         </span><span class="cm">/* EMAC1 TX Descriptor List Address */</span><span class="cp"></span>
<span class="cp">#define EMAC1_DMA_STAT              0xFFC23014         </span><span class="cm">/* EMAC1 DMA Status Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_DMA_OPMODE            0xFFC23018         </span><span class="cm">/* EMAC1 DMA Operation Mode Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_DMA_IEN               0xFFC2301C         </span><span class="cm">/* EMAC1 DMA Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_DMA_MISS_FRM          0xFFC23020         </span><span class="cm">/* EMAC1 DMA missed frame and buffer overflow counter */</span><span class="cp"></span>
<span class="cp">#define EMAC1_DMA_RXIWDOG           0xFFC23024         </span><span class="cm">/* EMAC1 DMA RX Interrupt Watch Dog timer */</span><span class="cp"></span>
<span class="cp">#define EMAC1_DMA_BMMODE            0xFFC23028         </span><span class="cm">/* EMAC1 AXI Bus Mode Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_DMA_BMSTAT            0xFFC2302C         </span><span class="cm">/* EMAC1 AXI Status Register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_DMA_TXDSC_CUR         0xFFC23048         </span><span class="cm">/* EMAC1 TX current descriptor register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_DMA_RXDSC_CUR         0xFFC2304C         </span><span class="cm">/* EMAC1 RX current descriptor register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_DMA_TXBUF_CUR         0xFFC23050         </span><span class="cm">/* EMAC1 TX current buffer pointer register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_DMA_RXBUF_CUR         0xFFC23054         </span><span class="cm">/* EMAC1 RX current buffer pointer register */</span><span class="cp"></span>
<span class="cp">#define EMAC1_HWFEAT                0xFFC23058         </span><span class="cm">/* EMAC1 Hardware Feature Register */</span><span class="cp"></span>


<span class="cm">/* =========================</span>
<span class="cm">        SPI Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">        SPI0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define SPI0_REGBASE                0xFFC40400</span>
<span class="cp">#define SPI0_CTL                    0xFFC40404         </span><span class="cm">/* SPI0 Control Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_RXCTL                  0xFFC40408         </span><span class="cm">/* SPI0 RX Control Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_TXCTL                  0xFFC4040C         </span><span class="cm">/* SPI0 TX Control Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_CLK                    0xFFC40410         </span><span class="cm">/* SPI0 Clock Rate Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_DLY                    0xFFC40414         </span><span class="cm">/* SPI0 Delay Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_SLVSEL                 0xFFC40418         </span><span class="cm">/* SPI0 Slave Select Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_RWC                    0xFFC4041C         </span><span class="cm">/* SPI0 Received Word-Count Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_RWCR                   0xFFC40420         </span><span class="cm">/* SPI0 Received Word-Count Reload Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_TWC                    0xFFC40424         </span><span class="cm">/* SPI0 Transmitted Word-Count Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_TWCR                   0xFFC40428         </span><span class="cm">/* SPI0 Transmitted Word-Count Reload Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_IMSK                   0xFFC40430         </span><span class="cm">/* SPI0 Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_IMSK_CLR               0xFFC40434         </span><span class="cm">/* SPI0 Interrupt Mask Clear Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_IMSK_SET               0xFFC40438         </span><span class="cm">/* SPI0 Interrupt Mask Set Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_STAT                   0xFFC40440         </span><span class="cm">/* SPI0 Status Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_ILAT                   0xFFC40444         </span><span class="cm">/* SPI0 Masked Interrupt Condition Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_ILAT_CLR               0xFFC40448         </span><span class="cm">/* SPI0 Masked Interrupt Clear Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_RFIFO                  0xFFC40450         </span><span class="cm">/* SPI0 Receive FIFO Data Register */</span><span class="cp"></span>
<span class="cp">#define SPI0_TFIFO                  0xFFC40458         </span><span class="cm">/* SPI0 Transmit FIFO Data Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        SPI1</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define SPI1_REGBASE                0xFFC40500</span>
<span class="cp">#define SPI1_CTL                    0xFFC40504         </span><span class="cm">/* SPI1 Control Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_RXCTL                  0xFFC40508         </span><span class="cm">/* SPI1 RX Control Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_TXCTL                  0xFFC4050C         </span><span class="cm">/* SPI1 TX Control Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_CLK                    0xFFC40510         </span><span class="cm">/* SPI1 Clock Rate Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_DLY                    0xFFC40514         </span><span class="cm">/* SPI1 Delay Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_SLVSEL                 0xFFC40518         </span><span class="cm">/* SPI1 Slave Select Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_RWC                    0xFFC4051C         </span><span class="cm">/* SPI1 Received Word-Count Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_RWCR                   0xFFC40520         </span><span class="cm">/* SPI1 Received Word-Count Reload Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_TWC                    0xFFC40524         </span><span class="cm">/* SPI1 Transmitted Word-Count Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_TWCR                   0xFFC40528         </span><span class="cm">/* SPI1 Transmitted Word-Count Reload Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_IMSK                   0xFFC40530         </span><span class="cm">/* SPI1 Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_IMSK_CLR               0xFFC40534         </span><span class="cm">/* SPI1 Interrupt Mask Clear Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_IMSK_SET               0xFFC40538         </span><span class="cm">/* SPI1 Interrupt Mask Set Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_STAT                   0xFFC40540         </span><span class="cm">/* SPI1 Status Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_ILAT                   0xFFC40544         </span><span class="cm">/* SPI1 Masked Interrupt Condition Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_ILAT_CLR               0xFFC40548         </span><span class="cm">/* SPI1 Masked Interrupt Clear Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_RFIFO                  0xFFC40550         </span><span class="cm">/* SPI1 Receive FIFO Data Register */</span><span class="cp"></span>
<span class="cp">#define SPI1_TFIFO                  0xFFC40558         </span><span class="cm">/* SPI1 Transmit FIFO Data Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">	SPORT Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">	SPORT0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define SPORT0_CTL_A                0xFFC40000         </span><span class="cm">/* SPORT0 &#39;A&#39; Control Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_DIV_A                0xFFC40004         </span><span class="cm">/* SPORT0 &#39;A&#39; Clock and FS Divide Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MCTL_A               0xFFC40008         </span><span class="cm">/* SPORT0 &#39;A&#39; Multichannel Control Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_CS0_A                0xFFC4000C         </span><span class="cm">/* SPORT0 &#39;A&#39; Multichannel Select Register (Channels 0-31) */</span><span class="cp"></span>
<span class="cp">#define SPORT0_CS1_A                0xFFC40010         </span><span class="cm">/* SPORT0 &#39;A&#39; Multichannel Select Register (Channels 32-63) */</span><span class="cp"></span>
<span class="cp">#define SPORT0_CS2_A                0xFFC40014         </span><span class="cm">/* SPORT0 &#39;A&#39; Multichannel Select Register (Channels 64-95) */</span><span class="cp"></span>
<span class="cp">#define SPORT0_CS3_A                0xFFC40018         </span><span class="cm">/* SPORT0 &#39;A&#39; Multichannel Select Register (Channels 96-127) */</span><span class="cp"></span>
<span class="cp">#define SPORT0_CNT_A                0xFFC4001C         </span><span class="cm">/* SPORT0 &#39;A&#39; Frame Sync And Clock Divisor Current Count */</span><span class="cp"></span>
<span class="cp">#define SPORT0_ERR_A                0xFFC40020         </span><span class="cm">/* SPORT0 &#39;A&#39; Error Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MSTAT_A              0xFFC40024         </span><span class="cm">/* SPORT0 &#39;A&#39; Multichannel Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_CTL2_A               0xFFC40028         </span><span class="cm">/* SPORT0 &#39;A&#39; Control Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_TXPRI_A              0xFFC40040         </span><span class="cm">/* SPORT0 &#39;A&#39; Primary Channel Transmit Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_RXPRI_A              0xFFC40044         </span><span class="cm">/* SPORT0 &#39;A&#39; Primary Channel Receive Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_TXSEC_A              0xFFC40048         </span><span class="cm">/* SPORT0 &#39;A&#39; Secondary Channel Transmit Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_RXSEC_A              0xFFC4004C         </span><span class="cm">/* SPORT0 &#39;A&#39; Secondary Channel Receive Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_CTL_B                0xFFC40080         </span><span class="cm">/* SPORT0 &#39;B&#39; Control Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_DIV_B                0xFFC40084         </span><span class="cm">/* SPORT0 &#39;B&#39; Clock and FS Divide Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MCTL_B               0xFFC40088         </span><span class="cm">/* SPORT0 &#39;B&#39; Multichannel Control Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_CS0_B                0xFFC4008C         </span><span class="cm">/* SPORT0 &#39;B&#39; Multichannel Select Register (Channels 0-31) */</span><span class="cp"></span>
<span class="cp">#define SPORT0_CS1_B                0xFFC40090         </span><span class="cm">/* SPORT0 &#39;B&#39; Multichannel Select Register (Channels 32-63) */</span><span class="cp"></span>
<span class="cp">#define SPORT0_CS2_B                0xFFC40094         </span><span class="cm">/* SPORT0 &#39;B&#39; Multichannel Select Register (Channels 64-95) */</span><span class="cp"></span>
<span class="cp">#define SPORT0_CS3_B                0xFFC40098         </span><span class="cm">/* SPORT0 &#39;B&#39; Multichannel Select Register (Channels 96-127) */</span><span class="cp"></span>
<span class="cp">#define SPORT0_CNT_B                0xFFC4009C         </span><span class="cm">/* SPORT0 &#39;B&#39; Frame Sync And Clock Divisor Current Count */</span><span class="cp"></span>
<span class="cp">#define SPORT0_ERR_B                0xFFC400A0         </span><span class="cm">/* SPORT0 &#39;B&#39; Error Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_MSTAT_B              0xFFC400A4         </span><span class="cm">/* SPORT0 &#39;B&#39; Multichannel Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_CTL2_B               0xFFC400A8         </span><span class="cm">/* SPORT0 &#39;B&#39; Control Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT0_TXPRI_B              0xFFC400C0         </span><span class="cm">/* SPORT0 &#39;B&#39; Primary Channel Transmit Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_RXPRI_B              0xFFC400C4         </span><span class="cm">/* SPORT0 &#39;B&#39; Primary Channel Receive Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_TXSEC_B              0xFFC400C8         </span><span class="cm">/* SPORT0 &#39;B&#39; Secondary Channel Transmit Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT0_RXSEC_B              0xFFC400CC         </span><span class="cm">/* SPORT0 &#39;B&#39; Secondary Channel Receive Buffer Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">	SPORT1</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define SPORT1_CTL_A                0xFFC40100         </span><span class="cm">/* SPORT1 &#39;A&#39; Control Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_DIV_A                0xFFC40104         </span><span class="cm">/* SPORT1 &#39;A&#39; Clock and FS Divide Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MCTL_A               0xFFC40108         </span><span class="cm">/* SPORT1 &#39;A&#39; Multichannel Control Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_CS0_A                0xFFC4010C         </span><span class="cm">/* SPORT1 &#39;A&#39; Multichannel Select Register (Channels 0-31) */</span><span class="cp"></span>
<span class="cp">#define SPORT1_CS1_A                0xFFC40110         </span><span class="cm">/* SPORT1 &#39;A&#39; Multichannel Select Register (Channels 32-63) */</span><span class="cp"></span>
<span class="cp">#define SPORT1_CS2_A                0xFFC40114         </span><span class="cm">/* SPORT1 &#39;A&#39; Multichannel Select Register (Channels 64-95) */</span><span class="cp"></span>
<span class="cp">#define SPORT1_CS3_A                0xFFC40118         </span><span class="cm">/* SPORT1 &#39;A&#39; Multichannel Select Register (Channels 96-127) */</span><span class="cp"></span>
<span class="cp">#define SPORT1_CNT_A                0xFFC4011C         </span><span class="cm">/* SPORT1 &#39;A&#39; Frame Sync And Clock Divisor Current Count */</span><span class="cp"></span>
<span class="cp">#define SPORT1_ERR_A                0xFFC40120         </span><span class="cm">/* SPORT1 &#39;A&#39; Error Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MSTAT_A              0xFFC40124         </span><span class="cm">/* SPORT1 &#39;A&#39; Multichannel Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_CTL2_A               0xFFC40128         </span><span class="cm">/* SPORT1 &#39;A&#39; Control Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_TXPRI_A              0xFFC40140         </span><span class="cm">/* SPORT1 &#39;A&#39; Primary Channel Transmit Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_RXPRI_A              0xFFC40144         </span><span class="cm">/* SPORT1 &#39;A&#39; Primary Channel Receive Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_TXSEC_A              0xFFC40148         </span><span class="cm">/* SPORT1 &#39;A&#39; Secondary Channel Transmit Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_RXSEC_A              0xFFC4014C         </span><span class="cm">/* SPORT1 &#39;A&#39; Secondary Channel Receive Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_CTL_B                0xFFC40180         </span><span class="cm">/* SPORT1 &#39;B&#39; Control Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_DIV_B                0xFFC40184         </span><span class="cm">/* SPORT1 &#39;B&#39; Clock and FS Divide Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MCTL_B               0xFFC40188         </span><span class="cm">/* SPORT1 &#39;B&#39; Multichannel Control Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_CS0_B                0xFFC4018C         </span><span class="cm">/* SPORT1 &#39;B&#39; Multichannel Select Register (Channels 0-31) */</span><span class="cp"></span>
<span class="cp">#define SPORT1_CS1_B                0xFFC40190         </span><span class="cm">/* SPORT1 &#39;B&#39; Multichannel Select Register (Channels 32-63) */</span><span class="cp"></span>
<span class="cp">#define SPORT1_CS2_B                0xFFC40194         </span><span class="cm">/* SPORT1 &#39;B&#39; Multichannel Select Register (Channels 64-95) */</span><span class="cp"></span>
<span class="cp">#define SPORT1_CS3_B                0xFFC40198         </span><span class="cm">/* SPORT1 &#39;B&#39; Multichannel Select Register (Channels 96-127) */</span><span class="cp"></span>
<span class="cp">#define SPORT1_CNT_B                0xFFC4019C         </span><span class="cm">/* SPORT1 &#39;B&#39; Frame Sync And Clock Divisor Current Count */</span><span class="cp"></span>
<span class="cp">#define SPORT1_ERR_B                0xFFC401A0         </span><span class="cm">/* SPORT1 &#39;B&#39; Error Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_MSTAT_B              0xFFC401A4         </span><span class="cm">/* SPORT1 &#39;B&#39; Multichannel Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_CTL2_B               0xFFC401A8         </span><span class="cm">/* SPORT1 &#39;B&#39; Control Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT1_TXPRI_B              0xFFC401C0         </span><span class="cm">/* SPORT1 &#39;B&#39; Primary Channel Transmit Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_RXPRI_B              0xFFC401C4         </span><span class="cm">/* SPORT1 &#39;B&#39; Primary Channel Receive Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_TXSEC_B              0xFFC401C8         </span><span class="cm">/* SPORT1 &#39;B&#39; Secondary Channel Transmit Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT1_RXSEC_B              0xFFC401CC         </span><span class="cm">/* SPORT1 &#39;B&#39; Secondary Channel Receive Buffer Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">	SPORT2</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define SPORT2_CTL_A                0xFFC40200         </span><span class="cm">/* SPORT2 &#39;A&#39; Control Register */</span><span class="cp"></span>
<span class="cp">#define SPORT2_DIV_A                0xFFC40204         </span><span class="cm">/* SPORT2 &#39;A&#39; Clock and FS Divide Register */</span><span class="cp"></span>
<span class="cp">#define SPORT2_MCTL_A               0xFFC40208         </span><span class="cm">/* SPORT2 &#39;A&#39; Multichannel Control Register */</span><span class="cp"></span>
<span class="cp">#define SPORT2_CS0_A                0xFFC4020C         </span><span class="cm">/* SPORT2 &#39;A&#39; Multichannel Select Register (Channels 0-31) */</span><span class="cp"></span>
<span class="cp">#define SPORT2_CS1_A                0xFFC40210         </span><span class="cm">/* SPORT2 &#39;A&#39; Multichannel Select Register (Channels 32-63) */</span><span class="cp"></span>
<span class="cp">#define SPORT2_CS2_A                0xFFC40214         </span><span class="cm">/* SPORT2 &#39;A&#39; Multichannel Select Register (Channels 64-95) */</span><span class="cp"></span>
<span class="cp">#define SPORT2_CS3_A                0xFFC40218         </span><span class="cm">/* SPORT2 &#39;A&#39; Multichannel Select Register (Channels 96-127) */</span><span class="cp"></span>
<span class="cp">#define SPORT2_CNT_A                0xFFC4021C         </span><span class="cm">/* SPORT2 &#39;A&#39; Frame Sync And Clock Divisor Current Count */</span><span class="cp"></span>
<span class="cp">#define SPORT2_ERR_A                0xFFC40220         </span><span class="cm">/* SPORT2 &#39;A&#39; Error Register */</span><span class="cp"></span>
<span class="cp">#define SPORT2_MSTAT_A              0xFFC40224         </span><span class="cm">/* SPORT2 &#39;A&#39; Multichannel Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define SPORT2_CTL2_A               0xFFC40228         </span><span class="cm">/* SPORT2 &#39;A&#39; Control Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT2_TXPRI_A              0xFFC40240         </span><span class="cm">/* SPORT2 &#39;A&#39; Primary Channel Transmit Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT2_RXPRI_A              0xFFC40244         </span><span class="cm">/* SPORT2 &#39;A&#39; Primary Channel Receive Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT2_TXSEC_A              0xFFC40248         </span><span class="cm">/* SPORT2 &#39;A&#39; Secondary Channel Transmit Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT2_RXSEC_A              0xFFC4024C         </span><span class="cm">/* SPORT2 &#39;A&#39; Secondary Channel Receive Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT2_CTL_B                0xFFC40280         </span><span class="cm">/* SPORT2 &#39;B&#39; Control Register */</span><span class="cp"></span>
<span class="cp">#define SPORT2_DIV_B                0xFFC40284         </span><span class="cm">/* SPORT2 &#39;B&#39; Clock and FS Divide Register */</span><span class="cp"></span>
<span class="cp">#define SPORT2_MCTL_B               0xFFC40288         </span><span class="cm">/* SPORT2 &#39;B&#39; Multichannel Control Register */</span><span class="cp"></span>
<span class="cp">#define SPORT2_CS0_B                0xFFC4028C         </span><span class="cm">/* SPORT2 &#39;B&#39; Multichannel Select Register (Channels 0-31) */</span><span class="cp"></span>
<span class="cp">#define SPORT2_CS1_B                0xFFC40290         </span><span class="cm">/* SPORT2 &#39;B&#39; Multichannel Select Register (Channels 32-63) */</span><span class="cp"></span>
<span class="cp">#define SPORT2_CS2_B                0xFFC40294         </span><span class="cm">/* SPORT2 &#39;B&#39; Multichannel Select Register (Channels 64-95) */</span><span class="cp"></span>
<span class="cp">#define SPORT2_CS3_B                0xFFC40298         </span><span class="cm">/* SPORT2 &#39;B&#39; Multichannel Select Register (Channels 96-127) */</span><span class="cp"></span>
<span class="cp">#define SPORT2_CNT_B                0xFFC4029C         </span><span class="cm">/* SPORT2 &#39;B&#39; Frame Sync And Clock Divisor Current Count */</span><span class="cp"></span>
<span class="cp">#define SPORT2_ERR_B                0xFFC402A0         </span><span class="cm">/* SPORT2 &#39;B&#39; Error Register */</span><span class="cp"></span>
<span class="cp">#define SPORT2_MSTAT_B              0xFFC402A4         </span><span class="cm">/* SPORT2 &#39;B&#39; Multichannel Mode Status Register */</span><span class="cp"></span>
<span class="cp">#define SPORT2_CTL2_B               0xFFC402A8         </span><span class="cm">/* SPORT2 &#39;B&#39; Control Register 2 */</span><span class="cp"></span>
<span class="cp">#define SPORT2_TXPRI_B              0xFFC402C0         </span><span class="cm">/* SPORT2 &#39;B&#39; Primary Channel Transmit Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT2_RXPRI_B              0xFFC402C4         </span><span class="cm">/* SPORT2 &#39;B&#39; Primary Channel Receive Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT2_TXSEC_B              0xFFC402C8         </span><span class="cm">/* SPORT2 &#39;B&#39; Secondary Channel Transmit Buffer Register */</span><span class="cp"></span>
<span class="cp">#define SPORT2_RXSEC_B              0xFFC402CC         </span><span class="cm">/* SPORT2 &#39;B&#39; Secondary Channel Receive Buffer Register */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">	EPPI Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">	EPPI0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define EPPI0_STAT                  0xFFC18000         </span><span class="cm">/* EPPI0 Status Register */</span><span class="cp"></span>
<span class="cp">#define EPPI0_HCNT                  0xFFC18004         </span><span class="cm">/* EPPI0 Horizontal Transfer Count Register */</span><span class="cp"></span>
<span class="cp">#define EPPI0_HDLY                  0xFFC18008         </span><span class="cm">/* EPPI0 Horizontal Delay Count Register */</span><span class="cp"></span>
<span class="cp">#define EPPI0_VCNT                  0xFFC1800C         </span><span class="cm">/* EPPI0 Vertical Transfer Count Register */</span><span class="cp"></span>
<span class="cp">#define EPPI0_VDLY                  0xFFC18010         </span><span class="cm">/* EPPI0 Vertical Delay Count Register */</span><span class="cp"></span>
<span class="cp">#define EPPI0_FRAME                 0xFFC18014         </span><span class="cm">/* EPPI0 Lines Per Frame Register */</span><span class="cp"></span>
<span class="cp">#define EPPI0_LINE                  0xFFC18018         </span><span class="cm">/* EPPI0 Samples Per Line Register */</span><span class="cp"></span>
<span class="cp">#define EPPI0_CLKDIV                0xFFC1801C         </span><span class="cm">/* EPPI0 Clock Divide Register */</span><span class="cp"></span>
<span class="cp">#define EPPI0_CTL                   0xFFC18020         </span><span class="cm">/* EPPI0 Control Register */</span><span class="cp"></span>
<span class="cp">#define EPPI0_FS1_WLHB              0xFFC18024         </span><span class="cm">/* EPPI0 FS1 Width Register / EPPI Horizontal Blanking Samples Per Line Register */</span><span class="cp"></span>
<span class="cp">#define EPPI0_FS1_PASPL             0xFFC18028         </span><span class="cm">/* EPPI0 FS1 Period Register / EPPI Active Samples Per Line Register */</span><span class="cp"></span>
<span class="cp">#define EPPI0_FS2_WLVB              0xFFC1802C         </span><span class="cm">/* EPPI0 FS2 Width Register / EPPI Lines Of Vertical Blanking Register */</span><span class="cp"></span>
<span class="cp">#define EPPI0_FS2_PALPF             0xFFC18030         </span><span class="cm">/* EPPI0 FS2 Period Register / EPPI Active Lines Per Field Register */</span><span class="cp"></span>
<span class="cp">#define EPPI0_IMSK                  0xFFC18034         </span><span class="cm">/* EPPI0 Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define EPPI0_ODDCLIP               0xFFC1803C         </span><span class="cm">/* EPPI0 Clipping Register for ODD (Chroma) Data */</span><span class="cp"></span>
<span class="cp">#define EPPI0_EVENCLIP              0xFFC18040         </span><span class="cm">/* EPPI0 Clipping Register for EVEN (Luma) Data */</span><span class="cp"></span>
<span class="cp">#define EPPI0_FS1_DLY               0xFFC18044         </span><span class="cm">/* EPPI0 Frame Sync 1 Delay Value */</span><span class="cp"></span>
<span class="cp">#define EPPI0_FS2_DLY               0xFFC18048         </span><span class="cm">/* EPPI0 Frame Sync 2 Delay Value */</span><span class="cp"></span>
<span class="cp">#define EPPI0_CTL2                  0xFFC1804C         </span><span class="cm">/* EPPI0 Control Register 2 */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">	EPPI1</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define EPPI1_STAT                  0xFFC18400         </span><span class="cm">/* EPPI1 Status Register */</span><span class="cp"></span>
<span class="cp">#define EPPI1_HCNT                  0xFFC18404         </span><span class="cm">/* EPPI1 Horizontal Transfer Count Register */</span><span class="cp"></span>
<span class="cp">#define EPPI1_HDLY                  0xFFC18408         </span><span class="cm">/* EPPI1 Horizontal Delay Count Register */</span><span class="cp"></span>
<span class="cp">#define EPPI1_VCNT                  0xFFC1840C         </span><span class="cm">/* EPPI1 Vertical Transfer Count Register */</span><span class="cp"></span>
<span class="cp">#define EPPI1_VDLY                  0xFFC18410         </span><span class="cm">/* EPPI1 Vertical Delay Count Register */</span><span class="cp"></span>
<span class="cp">#define EPPI1_FRAME                 0xFFC18414         </span><span class="cm">/* EPPI1 Lines Per Frame Register */</span><span class="cp"></span>
<span class="cp">#define EPPI1_LINE                  0xFFC18418         </span><span class="cm">/* EPPI1 Samples Per Line Register */</span><span class="cp"></span>
<span class="cp">#define EPPI1_CLKDIV                0xFFC1841C         </span><span class="cm">/* EPPI1 Clock Divide Register */</span><span class="cp"></span>
<span class="cp">#define EPPI1_CTL                   0xFFC18420         </span><span class="cm">/* EPPI1 Control Register */</span><span class="cp"></span>
<span class="cp">#define EPPI1_FS1_WLHB              0xFFC18424         </span><span class="cm">/* EPPI1 FS1 Width Register / EPPI Horizontal Blanking Samples Per Line Register */</span><span class="cp"></span>
<span class="cp">#define EPPI1_FS1_PASPL             0xFFC18428         </span><span class="cm">/* EPPI1 FS1 Period Register / EPPI Active Samples Per Line Register */</span><span class="cp"></span>
<span class="cp">#define EPPI1_FS2_WLVB              0xFFC1842C         </span><span class="cm">/* EPPI1 FS2 Width Register / EPPI Lines Of Vertical Blanking Register */</span><span class="cp"></span>
<span class="cp">#define EPPI1_FS2_PALPF             0xFFC18430         </span><span class="cm">/* EPPI1 FS2 Period Register / EPPI Active Lines Per Field Register */</span><span class="cp"></span>
<span class="cp">#define EPPI1_IMSK                  0xFFC18434         </span><span class="cm">/* EPPI1 Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define EPPI1_ODDCLIP               0xFFC1843C         </span><span class="cm">/* EPPI1 Clipping Register for ODD (Chroma) Data */</span><span class="cp"></span>
<span class="cp">#define EPPI1_EVENCLIP              0xFFC18440         </span><span class="cm">/* EPPI1 Clipping Register for EVEN (Luma) Data */</span><span class="cp"></span>
<span class="cp">#define EPPI1_FS1_DLY               0xFFC18444         </span><span class="cm">/* EPPI1 Frame Sync 1 Delay Value */</span><span class="cp"></span>
<span class="cp">#define EPPI1_FS2_DLY               0xFFC18448         </span><span class="cm">/* EPPI1 Frame Sync 2 Delay Value */</span><span class="cp"></span>
<span class="cp">#define EPPI1_CTL2                  0xFFC1844C         </span><span class="cm">/* EPPI1 Control Register 2 */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">	EPPI2</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define EPPI2_STAT                  0xFFC18800         </span><span class="cm">/* EPPI2 Status Register */</span><span class="cp"></span>
<span class="cp">#define EPPI2_HCNT                  0xFFC18804         </span><span class="cm">/* EPPI2 Horizontal Transfer Count Register */</span><span class="cp"></span>
<span class="cp">#define EPPI2_HDLY                  0xFFC18808         </span><span class="cm">/* EPPI2 Horizontal Delay Count Register */</span><span class="cp"></span>
<span class="cp">#define EPPI2_VCNT                  0xFFC1880C         </span><span class="cm">/* EPPI2 Vertical Transfer Count Register */</span><span class="cp"></span>
<span class="cp">#define EPPI2_VDLY                  0xFFC18810         </span><span class="cm">/* EPPI2 Vertical Delay Count Register */</span><span class="cp"></span>
<span class="cp">#define EPPI2_FRAME                 0xFFC18814         </span><span class="cm">/* EPPI2 Lines Per Frame Register */</span><span class="cp"></span>
<span class="cp">#define EPPI2_LINE                  0xFFC18818         </span><span class="cm">/* EPPI2 Samples Per Line Register */</span><span class="cp"></span>
<span class="cp">#define EPPI2_CLKDIV                0xFFC1881C         </span><span class="cm">/* EPPI2 Clock Divide Register */</span><span class="cp"></span>
<span class="cp">#define EPPI2_CTL                   0xFFC18820         </span><span class="cm">/* EPPI2 Control Register */</span><span class="cp"></span>
<span class="cp">#define EPPI2_FS1_WLHB              0xFFC18824         </span><span class="cm">/* EPPI2 FS1 Width Register / EPPI Horizontal Blanking Samples Per Line Register */</span><span class="cp"></span>
<span class="cp">#define EPPI2_FS1_PASPL             0xFFC18828         </span><span class="cm">/* EPPI2 FS1 Period Register / EPPI Active Samples Per Line Register */</span><span class="cp"></span>
<span class="cp">#define EPPI2_FS2_WLVB              0xFFC1882C         </span><span class="cm">/* EPPI2 FS2 Width Register / EPPI Lines Of Vertical Blanking Register */</span><span class="cp"></span>
<span class="cp">#define EPPI2_FS2_PALPF             0xFFC18830         </span><span class="cm">/* EPPI2 FS2 Period Register / EPPI Active Lines Per Field Register */</span><span class="cp"></span>
<span class="cp">#define EPPI2_IMSK                  0xFFC18834         </span><span class="cm">/* EPPI2 Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define EPPI2_ODDCLIP               0xFFC1883C         </span><span class="cm">/* EPPI2 Clipping Register for ODD (Chroma) Data */</span><span class="cp"></span>
<span class="cp">#define EPPI2_EVENCLIP              0xFFC18840         </span><span class="cm">/* EPPI2 Clipping Register for EVEN (Luma) Data */</span><span class="cp"></span>
<span class="cp">#define EPPI2_FS1_DLY               0xFFC18844         </span><span class="cm">/* EPPI2 Frame Sync 1 Delay Value */</span><span class="cp"></span>
<span class="cp">#define EPPI2_FS2_DLY               0xFFC18848         </span><span class="cm">/* EPPI2 Frame Sync 2 Delay Value */</span><span class="cp"></span>
<span class="cp">#define EPPI2_CTL2                  0xFFC1884C         </span><span class="cm">/* EPPI2 Control Register 2 */</span><span class="cp"></span>



<span class="cm">/* =========================</span>
<span class="cm">        DDE Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA0_NEXT_DESC_PTR          0xFFC41000         </span><span class="cm">/* DMA0 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA0_START_ADDR             0xFFC41004         </span><span class="cm">/* DMA0 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA0_CONFIG                 0xFFC41008         </span><span class="cm">/* DMA0 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA0_X_COUNT                0xFFC4100C         </span><span class="cm">/* DMA0 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA0_X_MODIFY               0xFFC41010         </span><span class="cm">/* DMA0 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA0_Y_COUNT                0xFFC41014         </span><span class="cm">/* DMA0 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA0_Y_MODIFY               0xFFC41018         </span><span class="cm">/* DMA0 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA0_CURR_DESC_PTR          0xFFC41024         </span><span class="cm">/* DMA0 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA0_PREV_DESC_PTR          0xFFC41028         </span><span class="cm">/* DMA0 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA0_CURR_ADDR              0xFFC4102C         </span><span class="cm">/* DMA0 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA0_IRQ_STATUS             0xFFC41030         </span><span class="cm">/* DMA0 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA0_CURR_X_COUNT           0xFFC41034         </span><span class="cm">/* DMA0 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA0_CURR_Y_COUNT           0xFFC41038         </span><span class="cm">/* DMA0 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA0_BWL_COUNT              0xFFC41040         </span><span class="cm">/* DMA0 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA0_CURR_BWL_COUNT         0xFFC41044         </span><span class="cm">/* DMA0 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA0_BWM_COUNT              0xFFC41048         </span><span class="cm">/* DMA0 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA0_CURR_BWM_COUNT         0xFFC4104C         </span><span class="cm">/* DMA0 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA1</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA1_NEXT_DESC_PTR             0xFFC41080         </span><span class="cm">/* DMA1 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA1_START_ADDR              0xFFC41084         </span><span class="cm">/* DMA1 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA1_CONFIG                    0xFFC41088         </span><span class="cm">/* DMA1 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_X_COUNT                   0xFFC4108C         </span><span class="cm">/* DMA1 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA1_X_MODIFY                   0xFFC41090         </span><span class="cm">/* DMA1 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA1_Y_COUNT                   0xFFC41094         </span><span class="cm">/* DMA1 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA1_Y_MODIFY                   0xFFC41098         </span><span class="cm">/* DMA1 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA1_CURR_DESC_PTR             0xFFC410A4         </span><span class="cm">/* DMA1 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_PREV_DESC_PTR             0xFFC410A8         </span><span class="cm">/* DMA1 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA1_CURR_ADDR               0xFFC410AC         </span><span class="cm">/* DMA1 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA1_IRQ_STATUS                   0xFFC410B0         </span><span class="cm">/* DMA1 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA1_CURR_X_COUNT               0xFFC410B4         </span><span class="cm">/* DMA1 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA1_CURR_Y_COUNT               0xFFC410B8         </span><span class="cm">/* DMA1 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA1_BWL_COUNT                 0xFFC410C0         </span><span class="cm">/* DMA1 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_CURR_BWL_COUNT             0xFFC410C4         </span><span class="cm">/* DMA1 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA1_BWM_COUNT                 0xFFC410C8         </span><span class="cm">/* DMA1 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA1_CURR_BWM_COUNT             0xFFC410CC         </span><span class="cm">/* DMA1 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA2</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA2_NEXT_DESC_PTR             0xFFC41100         </span><span class="cm">/* DMA2 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA2_START_ADDR              0xFFC41104         </span><span class="cm">/* DMA2 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA2_CONFIG                    0xFFC41108         </span><span class="cm">/* DMA2 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_X_COUNT                   0xFFC4110C         </span><span class="cm">/* DMA2 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA2_X_MODIFY                   0xFFC41110         </span><span class="cm">/* DMA2 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA2_Y_COUNT                   0xFFC41114         </span><span class="cm">/* DMA2 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA2_Y_MODIFY                   0xFFC41118         </span><span class="cm">/* DMA2 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA2_CURR_DESC_PTR             0xFFC41124         </span><span class="cm">/* DMA2 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_PREV_DESC_PTR             0xFFC41128         </span><span class="cm">/* DMA2 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA2_CURR_ADDR               0xFFC4112C         </span><span class="cm">/* DMA2 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA2_IRQ_STATUS                   0xFFC41130         </span><span class="cm">/* DMA2 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA2_CURR_X_COUNT               0xFFC41134         </span><span class="cm">/* DMA2 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA2_CURR_Y_COUNT               0xFFC41138         </span><span class="cm">/* DMA2 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA2_BWL_COUNT                 0xFFC41140         </span><span class="cm">/* DMA2 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_CURR_BWL_COUNT             0xFFC41144         </span><span class="cm">/* DMA2 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA2_BWM_COUNT                 0xFFC41148         </span><span class="cm">/* DMA2 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA2_CURR_BWM_COUNT             0xFFC4114C         </span><span class="cm">/* DMA2 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA3</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA3_NEXT_DESC_PTR             0xFFC41180         </span><span class="cm">/* DMA3 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA3_START_ADDR              0xFFC41184         </span><span class="cm">/* DMA3 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA3_CONFIG                    0xFFC41188         </span><span class="cm">/* DMA3 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA3_X_COUNT                   0xFFC4118C         </span><span class="cm">/* DMA3 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA3_X_MODIFY                   0xFFC41190         </span><span class="cm">/* DMA3 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA3_Y_COUNT                   0xFFC41194         </span><span class="cm">/* DMA3 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA3_Y_MODIFY                   0xFFC41198         </span><span class="cm">/* DMA3 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA3_CURR_DESC_PTR             0xFFC411A4         </span><span class="cm">/* DMA3 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA3_PREV_DESC_PTR             0xFFC411A8         </span><span class="cm">/* DMA3 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA3_CURR_ADDR               0xFFC411AC         </span><span class="cm">/* DMA3 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA3_IRQ_STATUS                   0xFFC411B0         </span><span class="cm">/* DMA3 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA3_CURR_X_COUNT               0xFFC411B4         </span><span class="cm">/* DMA3 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA3_CURR_Y_COUNT               0xFFC411B8         </span><span class="cm">/* DMA3 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA3_BWL_COUNT                 0xFFC411C0         </span><span class="cm">/* DMA3 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA3_CURR_BWL_COUNT             0xFFC411C4         </span><span class="cm">/* DMA3 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA3_BWM_COUNT                 0xFFC411C8         </span><span class="cm">/* DMA3 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA3_CURR_BWM_COUNT             0xFFC411CC         </span><span class="cm">/* DMA3 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA4</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA4_NEXT_DESC_PTR             0xFFC41200         </span><span class="cm">/* DMA4 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA4_START_ADDR              0xFFC41204         </span><span class="cm">/* DMA4 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA4_CONFIG                    0xFFC41208         </span><span class="cm">/* DMA4 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA4_X_COUNT                   0xFFC4120C         </span><span class="cm">/* DMA4 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA4_X_MODIFY                   0xFFC41210         </span><span class="cm">/* DMA4 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA4_Y_COUNT                   0xFFC41214         </span><span class="cm">/* DMA4 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA4_Y_MODIFY                   0xFFC41218         </span><span class="cm">/* DMA4 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA4_CURR_DESC_PTR             0xFFC41224         </span><span class="cm">/* DMA4 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA4_PREV_DESC_PTR             0xFFC41228         </span><span class="cm">/* DMA4 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA4_CURR_ADDR               0xFFC4122C         </span><span class="cm">/* DMA4 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA4_IRQ_STATUS                   0xFFC41230         </span><span class="cm">/* DMA4 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA4_CURR_X_COUNT               0xFFC41234         </span><span class="cm">/* DMA4 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA4_CURR_Y_COUNT               0xFFC41238         </span><span class="cm">/* DMA4 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA4_BWL_COUNT                 0xFFC41240         </span><span class="cm">/* DMA4 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA4_CURR_BWL_COUNT             0xFFC41244         </span><span class="cm">/* DMA4 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA4_BWM_COUNT                 0xFFC41248         </span><span class="cm">/* DMA4 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA4_CURR_BWM_COUNT             0xFFC4124C         </span><span class="cm">/* DMA4 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA5</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA5_NEXT_DESC_PTR             0xFFC41280         </span><span class="cm">/* DMA5 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA5_START_ADDR              0xFFC41284         </span><span class="cm">/* DMA5 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA5_CONFIG                    0xFFC41288         </span><span class="cm">/* DMA5 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA5_X_COUNT                   0xFFC4128C         </span><span class="cm">/* DMA5 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA5_X_MODIFY                   0xFFC41290         </span><span class="cm">/* DMA5 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA5_Y_COUNT                   0xFFC41294         </span><span class="cm">/* DMA5 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA5_Y_MODIFY                   0xFFC41298         </span><span class="cm">/* DMA5 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA5_CURR_DESC_PTR             0xFFC412A4         </span><span class="cm">/* DMA5 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA5_PREV_DESC_PTR             0xFFC412A8         </span><span class="cm">/* DMA5 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA5_CURR_ADDR               0xFFC412AC         </span><span class="cm">/* DMA5 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA5_IRQ_STATUS                   0xFFC412B0         </span><span class="cm">/* DMA5 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA5_CURR_X_COUNT               0xFFC412B4         </span><span class="cm">/* DMA5 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA5_CURR_Y_COUNT               0xFFC412B8         </span><span class="cm">/* DMA5 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA5_BWL_COUNT                 0xFFC412C0         </span><span class="cm">/* DMA5 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA5_CURR_BWL_COUNT             0xFFC412C4         </span><span class="cm">/* DMA5 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA5_BWM_COUNT                 0xFFC412C8         </span><span class="cm">/* DMA5 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA5_CURR_BWM_COUNT             0xFFC412CC         </span><span class="cm">/* DMA5 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA6</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA6_NEXT_DESC_PTR             0xFFC41300         </span><span class="cm">/* DMA6 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA6_START_ADDR              0xFFC41304         </span><span class="cm">/* DMA6 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA6_CONFIG                    0xFFC41308         </span><span class="cm">/* DMA6 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA6_X_COUNT                   0xFFC4130C         </span><span class="cm">/* DMA6 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA6_X_MODIFY                   0xFFC41310         </span><span class="cm">/* DMA6 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA6_Y_COUNT                   0xFFC41314         </span><span class="cm">/* DMA6 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA6_Y_MODIFY                   0xFFC41318         </span><span class="cm">/* DMA6 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA6_CURR_DESC_PTR             0xFFC41324         </span><span class="cm">/* DMA6 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA6_PREV_DESC_PTR             0xFFC41328         </span><span class="cm">/* DMA6 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA6_CURR_ADDR               0xFFC4132C         </span><span class="cm">/* DMA6 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA6_IRQ_STATUS                   0xFFC41330         </span><span class="cm">/* DMA6 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA6_CURR_X_COUNT               0xFFC41334         </span><span class="cm">/* DMA6 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA6_CURR_Y_COUNT               0xFFC41338         </span><span class="cm">/* DMA6 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA6_BWL_COUNT                 0xFFC41340         </span><span class="cm">/* DMA6 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA6_CURR_BWL_COUNT             0xFFC41344         </span><span class="cm">/* DMA6 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA6_BWM_COUNT                 0xFFC41348         </span><span class="cm">/* DMA6 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA6_CURR_BWM_COUNT             0xFFC4134C         </span><span class="cm">/* DMA6 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA7</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA7_NEXT_DESC_PTR             0xFFC41380         </span><span class="cm">/* DMA7 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA7_START_ADDR              0xFFC41384         </span><span class="cm">/* DMA7 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA7_CONFIG                    0xFFC41388         </span><span class="cm">/* DMA7 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA7_X_COUNT                   0xFFC4138C         </span><span class="cm">/* DMA7 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA7_X_MODIFY                   0xFFC41390         </span><span class="cm">/* DMA7 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA7_Y_COUNT                   0xFFC41394         </span><span class="cm">/* DMA7 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA7_Y_MODIFY                   0xFFC41398         </span><span class="cm">/* DMA7 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA7_CURR_DESC_PTR             0xFFC413A4         </span><span class="cm">/* DMA7 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA7_PREV_DESC_PTR             0xFFC413A8         </span><span class="cm">/* DMA7 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA7_CURR_ADDR               0xFFC413AC         </span><span class="cm">/* DMA7 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA7_IRQ_STATUS                   0xFFC413B0         </span><span class="cm">/* DMA7 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA7_CURR_X_COUNT               0xFFC413B4         </span><span class="cm">/* DMA7 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA7_CURR_Y_COUNT               0xFFC413B8         </span><span class="cm">/* DMA7 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA7_BWL_COUNT                 0xFFC413C0         </span><span class="cm">/* DMA7 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA7_CURR_BWL_COUNT             0xFFC413C4         </span><span class="cm">/* DMA7 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA7_BWM_COUNT                 0xFFC413C8         </span><span class="cm">/* DMA7 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA7_CURR_BWM_COUNT             0xFFC413CC         </span><span class="cm">/* DMA7 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA8</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA8_NEXT_DESC_PTR             0xFFC41400         </span><span class="cm">/* DMA8 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA8_START_ADDR              0xFFC41404         </span><span class="cm">/* DMA8 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA8_CONFIG                    0xFFC41408         </span><span class="cm">/* DMA8 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA8_X_COUNT                   0xFFC4140C         </span><span class="cm">/* DMA8 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA8_X_MODIFY                   0xFFC41410         </span><span class="cm">/* DMA8 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA8_Y_COUNT                   0xFFC41414         </span><span class="cm">/* DMA8 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA8_Y_MODIFY                   0xFFC41418         </span><span class="cm">/* DMA8 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA8_CURR_DESC_PTR             0xFFC41424         </span><span class="cm">/* DMA8 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA8_PREV_DESC_PTR             0xFFC41428         </span><span class="cm">/* DMA8 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA8_CURR_ADDR               0xFFC4142C         </span><span class="cm">/* DMA8 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA8_IRQ_STATUS                   0xFFC41430         </span><span class="cm">/* DMA8 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA8_CURR_X_COUNT               0xFFC41434         </span><span class="cm">/* DMA8 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA8_CURR_Y_COUNT               0xFFC41438         </span><span class="cm">/* DMA8 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA8_BWL_COUNT                 0xFFC41440         </span><span class="cm">/* DMA8 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA8_CURR_BWL_COUNT             0xFFC41444         </span><span class="cm">/* DMA8 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA8_BWM_COUNT                 0xFFC41448         </span><span class="cm">/* DMA8 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA8_CURR_BWM_COUNT             0xFFC4144C         </span><span class="cm">/* DMA8 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA9</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA9_NEXT_DESC_PTR             0xFFC41480         </span><span class="cm">/* DMA9 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA9_START_ADDR              0xFFC41484         </span><span class="cm">/* DMA9 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA9_CONFIG                    0xFFC41488         </span><span class="cm">/* DMA9 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA9_X_COUNT                   0xFFC4148C         </span><span class="cm">/* DMA9 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA9_X_MODIFY                   0xFFC41490         </span><span class="cm">/* DMA9 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA9_Y_COUNT                   0xFFC41494         </span><span class="cm">/* DMA9 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA9_Y_MODIFY                   0xFFC41498         </span><span class="cm">/* DMA9 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA9_CURR_DESC_PTR             0xFFC414A4         </span><span class="cm">/* DMA9 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA9_PREV_DESC_PTR             0xFFC414A8         </span><span class="cm">/* DMA9 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA9_CURR_ADDR               0xFFC414AC         </span><span class="cm">/* DMA9 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA9_IRQ_STATUS                   0xFFC414B0         </span><span class="cm">/* DMA9 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA9_CURR_X_COUNT               0xFFC414B4         </span><span class="cm">/* DMA9 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA9_CURR_Y_COUNT               0xFFC414B8         </span><span class="cm">/* DMA9 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA9_BWL_COUNT                 0xFFC414C0         </span><span class="cm">/* DMA9 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA9_CURR_BWL_COUNT             0xFFC414C4         </span><span class="cm">/* DMA9 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA9_BWM_COUNT                 0xFFC414C8         </span><span class="cm">/* DMA9 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA9_CURR_BWM_COUNT             0xFFC414CC         </span><span class="cm">/* DMA9 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA10</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA10_NEXT_DESC_PTR            0xFFC05000         </span><span class="cm">/* DMA10 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA10_START_ADDR             0xFFC05004         </span><span class="cm">/* DMA10 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA10_CONFIG                   0xFFC05008         </span><span class="cm">/* DMA10 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA10_X_COUNT                  0xFFC0500C         </span><span class="cm">/* DMA10 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA10_X_MODIFY                  0xFFC05010         </span><span class="cm">/* DMA10 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA10_Y_COUNT                  0xFFC05014         </span><span class="cm">/* DMA10 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA10_Y_MODIFY                  0xFFC05018         </span><span class="cm">/* DMA10 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA10_CURR_DESC_PTR            0xFFC05024         </span><span class="cm">/* DMA10 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA10_PREV_DESC_PTR            0xFFC05028         </span><span class="cm">/* DMA10 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA10_CURR_ADDR              0xFFC0502C         </span><span class="cm">/* DMA10 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA10_IRQ_STATUS                  0xFFC05030         </span><span class="cm">/* DMA10 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA10_CURR_X_COUNT              0xFFC05034         </span><span class="cm">/* DMA10 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA10_CURR_Y_COUNT              0xFFC05038         </span><span class="cm">/* DMA10 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA10_BWL_COUNT                0xFFC05040         </span><span class="cm">/* DMA10 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA10_CURR_BWL_COUNT            0xFFC05044         </span><span class="cm">/* DMA10 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA10_BWM_COUNT                0xFFC05048         </span><span class="cm">/* DMA10 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA10_CURR_BWM_COUNT            0xFFC0504C         </span><span class="cm">/* DMA10 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA11</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA11_NEXT_DESC_PTR            0xFFC05080         </span><span class="cm">/* DMA11 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA11_START_ADDR             0xFFC05084         </span><span class="cm">/* DMA11 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA11_CONFIG                   0xFFC05088         </span><span class="cm">/* DMA11 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA11_X_COUNT                  0xFFC0508C         </span><span class="cm">/* DMA11 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA11_X_MODIFY                  0xFFC05090         </span><span class="cm">/* DMA11 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA11_Y_COUNT                  0xFFC05094         </span><span class="cm">/* DMA11 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA11_Y_MODIFY                  0xFFC05098         </span><span class="cm">/* DMA11 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA11_CURR_DESC_PTR            0xFFC050A4         </span><span class="cm">/* DMA11 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA11_PREV_DESC_PTR            0xFFC050A8         </span><span class="cm">/* DMA11 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA11_CURR_ADDR              0xFFC050AC         </span><span class="cm">/* DMA11 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA11_IRQ_STATUS                  0xFFC050B0         </span><span class="cm">/* DMA11 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA11_CURR_X_COUNT              0xFFC050B4         </span><span class="cm">/* DMA11 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA11_CURR_Y_COUNT              0xFFC050B8         </span><span class="cm">/* DMA11 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA11_BWL_COUNT                0xFFC050C0         </span><span class="cm">/* DMA11 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA11_CURR_BWL_COUNT            0xFFC050C4         </span><span class="cm">/* DMA11 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA11_BWM_COUNT                0xFFC050C8         </span><span class="cm">/* DMA11 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA11_CURR_BWM_COUNT            0xFFC050CC         </span><span class="cm">/* DMA11 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA12</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA12_NEXT_DESC_PTR            0xFFC05100         </span><span class="cm">/* DMA12 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA12_START_ADDR             0xFFC05104         </span><span class="cm">/* DMA12 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA12_CONFIG                   0xFFC05108         </span><span class="cm">/* DMA12 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA12_X_COUNT                  0xFFC0510C         </span><span class="cm">/* DMA12 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA12_X_MODIFY                  0xFFC05110         </span><span class="cm">/* DMA12 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA12_Y_COUNT                  0xFFC05114         </span><span class="cm">/* DMA12 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA12_Y_MODIFY                  0xFFC05118         </span><span class="cm">/* DMA12 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA12_CURR_DESC_PTR            0xFFC05124         </span><span class="cm">/* DMA12 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA12_PREV_DESC_PTR            0xFFC05128         </span><span class="cm">/* DMA12 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA12_CURR_ADDR              0xFFC0512C         </span><span class="cm">/* DMA12 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA12_IRQ_STATUS                  0xFFC05130         </span><span class="cm">/* DMA12 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA12_CURR_X_COUNT              0xFFC05134         </span><span class="cm">/* DMA12 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA12_CURR_Y_COUNT              0xFFC05138         </span><span class="cm">/* DMA12 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA12_BWL_COUNT                0xFFC05140         </span><span class="cm">/* DMA12 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA12_CURR_BWL_COUNT            0xFFC05144         </span><span class="cm">/* DMA12 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA12_BWM_COUNT                0xFFC05148         </span><span class="cm">/* DMA12 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA12_CURR_BWM_COUNT            0xFFC0514C         </span><span class="cm">/* DMA12 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA13</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA13_NEXT_DESC_PTR            0xFFC07000         </span><span class="cm">/* DMA13 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA13_START_ADDR             0xFFC07004         </span><span class="cm">/* DMA13 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA13_CONFIG                   0xFFC07008         </span><span class="cm">/* DMA13 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA13_X_COUNT                  0xFFC0700C         </span><span class="cm">/* DMA13 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA13_X_MODIFY                  0xFFC07010         </span><span class="cm">/* DMA13 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA13_Y_COUNT                  0xFFC07014         </span><span class="cm">/* DMA13 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA13_Y_MODIFY                  0xFFC07018         </span><span class="cm">/* DMA13 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA13_CURR_DESC_PTR            0xFFC07024         </span><span class="cm">/* DMA13 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA13_PREV_DESC_PTR            0xFFC07028         </span><span class="cm">/* DMA13 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA13_CURR_ADDR              0xFFC0702C         </span><span class="cm">/* DMA13 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA13_IRQ_STATUS                  0xFFC07030         </span><span class="cm">/* DMA13 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA13_CURR_X_COUNT              0xFFC07034         </span><span class="cm">/* DMA13 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA13_CURR_Y_COUNT              0xFFC07038         </span><span class="cm">/* DMA13 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA13_BWL_COUNT                0xFFC07040         </span><span class="cm">/* DMA13 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA13_CURR_BWL_COUNT            0xFFC07044         </span><span class="cm">/* DMA13 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA13_BWM_COUNT                0xFFC07048         </span><span class="cm">/* DMA13 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA13_CURR_BWM_COUNT            0xFFC0704C         </span><span class="cm">/* DMA13 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA14</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA14_NEXT_DESC_PTR            0xFFC07080         </span><span class="cm">/* DMA14 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA14_START_ADDR             0xFFC07084         </span><span class="cm">/* DMA14 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA14_CONFIG                   0xFFC07088         </span><span class="cm">/* DMA14 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA14_X_COUNT                  0xFFC0708C         </span><span class="cm">/* DMA14 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA14_X_MODIFY                  0xFFC07090         </span><span class="cm">/* DMA14 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA14_Y_COUNT                  0xFFC07094         </span><span class="cm">/* DMA14 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA14_Y_MODIFY                  0xFFC07098         </span><span class="cm">/* DMA14 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA14_CURR_DESC_PTR            0xFFC070A4         </span><span class="cm">/* DMA14 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA14_PREV_DESC_PTR            0xFFC070A8         </span><span class="cm">/* DMA14 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA14_CURR_ADDR              0xFFC070AC         </span><span class="cm">/* DMA14 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA14_IRQ_STATUS                  0xFFC070B0         </span><span class="cm">/* DMA14 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA14_CURR_X_COUNT              0xFFC070B4         </span><span class="cm">/* DMA14 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA14_CURR_Y_COUNT              0xFFC070B8         </span><span class="cm">/* DMA14 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA14_BWL_COUNT                0xFFC070C0         </span><span class="cm">/* DMA14 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA14_CURR_BWL_COUNT            0xFFC070C4         </span><span class="cm">/* DMA14 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA14_BWM_COUNT                0xFFC070C8         </span><span class="cm">/* DMA14 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA14_CURR_BWM_COUNT            0xFFC070CC         </span><span class="cm">/* DMA14 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA15</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA15_NEXT_DESC_PTR            0xFFC07100         </span><span class="cm">/* DMA15 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA15_START_ADDR             0xFFC07104         </span><span class="cm">/* DMA15 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA15_CONFIG                   0xFFC07108         </span><span class="cm">/* DMA15 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA15_X_COUNT                  0xFFC0710C         </span><span class="cm">/* DMA15 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA15_X_MODIFY                  0xFFC07110         </span><span class="cm">/* DMA15 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA15_Y_COUNT                  0xFFC07114         </span><span class="cm">/* DMA15 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA15_Y_MODIFY                  0xFFC07118         </span><span class="cm">/* DMA15 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA15_CURR_DESC_PTR            0xFFC07124         </span><span class="cm">/* DMA15 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA15_PREV_DESC_PTR            0xFFC07128         </span><span class="cm">/* DMA15 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA15_CURR_ADDR              0xFFC0712C         </span><span class="cm">/* DMA15 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA15_IRQ_STATUS                  0xFFC07130         </span><span class="cm">/* DMA15 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA15_CURR_X_COUNT              0xFFC07134         </span><span class="cm">/* DMA15 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA15_CURR_Y_COUNT              0xFFC07138         </span><span class="cm">/* DMA15 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA15_BWL_COUNT                0xFFC07140         </span><span class="cm">/* DMA15 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA15_CURR_BWL_COUNT            0xFFC07144         </span><span class="cm">/* DMA15 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA15_BWM_COUNT                0xFFC07148         </span><span class="cm">/* DMA15 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA15_CURR_BWM_COUNT            0xFFC0714C         </span><span class="cm">/* DMA15 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA16</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA16_NEXT_DESC_PTR            0xFFC07180         </span><span class="cm">/* DMA16 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA16_START_ADDR             0xFFC07184         </span><span class="cm">/* DMA16 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA16_CONFIG                   0xFFC07188         </span><span class="cm">/* DMA16 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA16_X_COUNT                  0xFFC0718C         </span><span class="cm">/* DMA16 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA16_X_MODIFY                  0xFFC07190         </span><span class="cm">/* DMA16 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA16_Y_COUNT                  0xFFC07194         </span><span class="cm">/* DMA16 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA16_Y_MODIFY                  0xFFC07198         </span><span class="cm">/* DMA16 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA16_CURR_DESC_PTR            0xFFC071A4         </span><span class="cm">/* DMA16 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA16_PREV_DESC_PTR            0xFFC071A8         </span><span class="cm">/* DMA16 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA16_CURR_ADDR              0xFFC071AC         </span><span class="cm">/* DMA16 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA16_IRQ_STATUS                  0xFFC071B0         </span><span class="cm">/* DMA16 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA16_CURR_X_COUNT              0xFFC071B4         </span><span class="cm">/* DMA16 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA16_CURR_Y_COUNT              0xFFC071B8         </span><span class="cm">/* DMA16 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA16_BWL_COUNT                0xFFC071C0         </span><span class="cm">/* DMA16 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA16_CURR_BWL_COUNT            0xFFC071C4         </span><span class="cm">/* DMA16 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA16_BWM_COUNT                0xFFC071C8         </span><span class="cm">/* DMA16 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA16_CURR_BWM_COUNT            0xFFC071CC         </span><span class="cm">/* DMA16 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA17</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA17_NEXT_DESC_PTR            0xFFC07200         </span><span class="cm">/* DMA17 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA17_START_ADDR             0xFFC07204         </span><span class="cm">/* DMA17 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA17_CONFIG                   0xFFC07208         </span><span class="cm">/* DMA17 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA17_X_COUNT                  0xFFC0720C         </span><span class="cm">/* DMA17 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA17_X_MODIFY                  0xFFC07210         </span><span class="cm">/* DMA17 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA17_Y_COUNT                  0xFFC07214         </span><span class="cm">/* DMA17 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA17_Y_MODIFY                  0xFFC07218         </span><span class="cm">/* DMA17 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA17_CURR_DESC_PTR            0xFFC07224         </span><span class="cm">/* DMA17 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA17_PREV_DESC_PTR            0xFFC07228         </span><span class="cm">/* DMA17 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA17_CURR_ADDR              0xFFC0722C         </span><span class="cm">/* DMA17 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA17_IRQ_STATUS                  0xFFC07230         </span><span class="cm">/* DMA17 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA17_CURR_X_COUNT              0xFFC07234         </span><span class="cm">/* DMA17 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA17_CURR_Y_COUNT              0xFFC07238         </span><span class="cm">/* DMA17 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA17_BWL_COUNT                0xFFC07240         </span><span class="cm">/* DMA17 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA17_CURR_BWL_COUNT            0xFFC07244         </span><span class="cm">/* DMA17 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA17_BWM_COUNT                0xFFC07248         </span><span class="cm">/* DMA17 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA17_CURR_BWM_COUNT            0xFFC0724C         </span><span class="cm">/* DMA17 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA18</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA18_NEXT_DESC_PTR            0xFFC07280         </span><span class="cm">/* DMA18 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA18_START_ADDR             0xFFC07284         </span><span class="cm">/* DMA18 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA18_CONFIG                   0xFFC07288         </span><span class="cm">/* DMA18 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA18_X_COUNT                  0xFFC0728C         </span><span class="cm">/* DMA18 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA18_X_MODIFY                  0xFFC07290         </span><span class="cm">/* DMA18 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA18_Y_COUNT                  0xFFC07294         </span><span class="cm">/* DMA18 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA18_Y_MODIFY                  0xFFC07298         </span><span class="cm">/* DMA18 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA18_CURR_DESC_PTR            0xFFC072A4         </span><span class="cm">/* DMA18 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA18_PREV_DESC_PTR            0xFFC072A8         </span><span class="cm">/* DMA18 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA18_CURR_ADDR              0xFFC072AC         </span><span class="cm">/* DMA18 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA18_IRQ_STATUS                  0xFFC072B0         </span><span class="cm">/* DMA18 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA18_CURR_X_COUNT              0xFFC072B4         </span><span class="cm">/* DMA18 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA18_CURR_Y_COUNT              0xFFC072B8         </span><span class="cm">/* DMA18 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA18_BWL_COUNT                0xFFC072C0         </span><span class="cm">/* DMA18 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA18_CURR_BWL_COUNT            0xFFC072C4         </span><span class="cm">/* DMA18 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA18_BWM_COUNT                0xFFC072C8         </span><span class="cm">/* DMA18 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA18_CURR_BWM_COUNT            0xFFC072CC         </span><span class="cm">/* DMA18 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA19</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA19_NEXT_DESC_PTR            0xFFC07300         </span><span class="cm">/* DMA19 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA19_START_ADDR             0xFFC07304         </span><span class="cm">/* DMA19 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA19_CONFIG                   0xFFC07308         </span><span class="cm">/* DMA19 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA19_X_COUNT                  0xFFC0730C         </span><span class="cm">/* DMA19 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA19_X_MODIFY                  0xFFC07310         </span><span class="cm">/* DMA19 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA19_Y_COUNT                  0xFFC07314         </span><span class="cm">/* DMA19 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA19_Y_MODIFY                  0xFFC07318         </span><span class="cm">/* DMA19 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA19_CURR_DESC_PTR            0xFFC07324         </span><span class="cm">/* DMA19 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA19_PREV_DESC_PTR            0xFFC07328         </span><span class="cm">/* DMA19 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA19_CURR_ADDR              0xFFC0732C         </span><span class="cm">/* DMA19 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA19_IRQ_STATUS                  0xFFC07330         </span><span class="cm">/* DMA19 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA19_CURR_X_COUNT              0xFFC07334         </span><span class="cm">/* DMA19 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA19_CURR_Y_COUNT              0xFFC07338         </span><span class="cm">/* DMA19 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA19_BWL_COUNT                0xFFC07340         </span><span class="cm">/* DMA19 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA19_CURR_BWL_COUNT            0xFFC07344         </span><span class="cm">/* DMA19 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA19_BWM_COUNT                0xFFC07348         </span><span class="cm">/* DMA19 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA19_CURR_BWM_COUNT            0xFFC0734C         </span><span class="cm">/* DMA19 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA20</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA20_NEXT_DESC_PTR            0xFFC07380         </span><span class="cm">/* DMA20 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA20_START_ADDR             0xFFC07384         </span><span class="cm">/* DMA20 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA20_CONFIG                   0xFFC07388         </span><span class="cm">/* DMA20 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA20_X_COUNT                  0xFFC0738C         </span><span class="cm">/* DMA20 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA20_X_MODIFY                  0xFFC07390         </span><span class="cm">/* DMA20 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA20_Y_COUNT                  0xFFC07394         </span><span class="cm">/* DMA20 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA20_Y_MODIFY                  0xFFC07398         </span><span class="cm">/* DMA20 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA20_CURR_DESC_PTR            0xFFC073A4         </span><span class="cm">/* DMA20 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA20_PREV_DESC_PTR            0xFFC073A8         </span><span class="cm">/* DMA20 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA20_CURR_ADDR              0xFFC073AC         </span><span class="cm">/* DMA20 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA20_IRQ_STATUS                  0xFFC073B0         </span><span class="cm">/* DMA20 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA20_CURR_X_COUNT              0xFFC073B4         </span><span class="cm">/* DMA20 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA20_CURR_Y_COUNT              0xFFC073B8         </span><span class="cm">/* DMA20 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA20_BWL_COUNT                0xFFC073C0         </span><span class="cm">/* DMA20 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA20_CURR_BWL_COUNT            0xFFC073C4         </span><span class="cm">/* DMA20 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA20_BWM_COUNT                0xFFC073C8         </span><span class="cm">/* DMA20 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA20_CURR_BWM_COUNT            0xFFC073CC         </span><span class="cm">/* DMA20 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA21</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA21_NEXT_DESC_PTR            0xFFC09000         </span><span class="cm">/* DMA21 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA21_START_ADDR             0xFFC09004         </span><span class="cm">/* DMA21 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA21_CONFIG                   0xFFC09008         </span><span class="cm">/* DMA21 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA21_X_COUNT                  0xFFC0900C         </span><span class="cm">/* DMA21 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA21_X_MODIFY                  0xFFC09010         </span><span class="cm">/* DMA21 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA21_Y_COUNT                  0xFFC09014         </span><span class="cm">/* DMA21 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA21_Y_MODIFY                  0xFFC09018         </span><span class="cm">/* DMA21 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA21_CURR_DESC_PTR            0xFFC09024         </span><span class="cm">/* DMA21 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA21_PREV_DESC_PTR            0xFFC09028         </span><span class="cm">/* DMA21 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA21_CURR_ADDR              0xFFC0902C         </span><span class="cm">/* DMA21 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA21_IRQ_STATUS                  0xFFC09030         </span><span class="cm">/* DMA21 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA21_CURR_X_COUNT              0xFFC09034         </span><span class="cm">/* DMA21 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA21_CURR_Y_COUNT              0xFFC09038         </span><span class="cm">/* DMA21 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA21_BWL_COUNT                0xFFC09040         </span><span class="cm">/* DMA21 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA21_CURR_BWL_COUNT            0xFFC09044         </span><span class="cm">/* DMA21 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA21_BWM_COUNT                0xFFC09048         </span><span class="cm">/* DMA21 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA21_CURR_BWM_COUNT            0xFFC0904C         </span><span class="cm">/* DMA21 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA22</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA22_NEXT_DESC_PTR            0xFFC09080         </span><span class="cm">/* DMA22 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA22_START_ADDR             0xFFC09084         </span><span class="cm">/* DMA22 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA22_CONFIG                   0xFFC09088         </span><span class="cm">/* DMA22 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA22_X_COUNT                  0xFFC0908C         </span><span class="cm">/* DMA22 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA22_X_MODIFY                  0xFFC09090         </span><span class="cm">/* DMA22 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA22_Y_COUNT                  0xFFC09094         </span><span class="cm">/* DMA22 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA22_Y_MODIFY                  0xFFC09098         </span><span class="cm">/* DMA22 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA22_CURR_DESC_PTR            0xFFC090A4         </span><span class="cm">/* DMA22 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA22_PREV_DESC_PTR            0xFFC090A8         </span><span class="cm">/* DMA22 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA22_CURR_ADDR              0xFFC090AC         </span><span class="cm">/* DMA22 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA22_IRQ_STATUS                  0xFFC090B0         </span><span class="cm">/* DMA22 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA22_CURR_X_COUNT              0xFFC090B4         </span><span class="cm">/* DMA22 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA22_CURR_Y_COUNT              0xFFC090B8         </span><span class="cm">/* DMA22 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA22_BWL_COUNT                0xFFC090C0         </span><span class="cm">/* DMA22 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA22_CURR_BWL_COUNT            0xFFC090C4         </span><span class="cm">/* DMA22 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA22_BWM_COUNT                0xFFC090C8         </span><span class="cm">/* DMA22 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA22_CURR_BWM_COUNT            0xFFC090CC         </span><span class="cm">/* DMA22 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA23</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA23_NEXT_DESC_PTR            0xFFC09100         </span><span class="cm">/* DMA23 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA23_START_ADDR             0xFFC09104         </span><span class="cm">/* DMA23 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA23_CONFIG                   0xFFC09108         </span><span class="cm">/* DMA23 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA23_X_COUNT                  0xFFC0910C         </span><span class="cm">/* DMA23 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA23_X_MODIFY                  0xFFC09110         </span><span class="cm">/* DMA23 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA23_Y_COUNT                  0xFFC09114         </span><span class="cm">/* DMA23 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA23_Y_MODIFY                  0xFFC09118         </span><span class="cm">/* DMA23 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA23_CURR_DESC_PTR            0xFFC09124         </span><span class="cm">/* DMA23 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA23_PREV_DESC_PTR            0xFFC09128         </span><span class="cm">/* DMA23 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA23_CURR_ADDR              0xFFC0912C         </span><span class="cm">/* DMA23 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA23_IRQ_STATUS                  0xFFC09130         </span><span class="cm">/* DMA23 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA23_CURR_X_COUNT              0xFFC09134         </span><span class="cm">/* DMA23 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA23_CURR_Y_COUNT              0xFFC09138         </span><span class="cm">/* DMA23 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA23_BWL_COUNT                0xFFC09140         </span><span class="cm">/* DMA23 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA23_CURR_BWL_COUNT            0xFFC09144         </span><span class="cm">/* DMA23 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA23_BWM_COUNT                0xFFC09148         </span><span class="cm">/* DMA23 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA23_CURR_BWM_COUNT            0xFFC0914C         </span><span class="cm">/* DMA23 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA24</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA24_NEXT_DESC_PTR            0xFFC09180         </span><span class="cm">/* DMA24 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA24_START_ADDR             0xFFC09184         </span><span class="cm">/* DMA24 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA24_CONFIG                   0xFFC09188         </span><span class="cm">/* DMA24 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA24_X_COUNT                  0xFFC0918C         </span><span class="cm">/* DMA24 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA24_X_MODIFY                  0xFFC09190         </span><span class="cm">/* DMA24 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA24_Y_COUNT                  0xFFC09194         </span><span class="cm">/* DMA24 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA24_Y_MODIFY                  0xFFC09198         </span><span class="cm">/* DMA24 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA24_CURR_DESC_PTR            0xFFC091A4         </span><span class="cm">/* DMA24 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA24_PREV_DESC_PTR            0xFFC091A8         </span><span class="cm">/* DMA24 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA24_CURR_ADDR              0xFFC091AC         </span><span class="cm">/* DMA24 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA24_IRQ_STATUS                  0xFFC091B0         </span><span class="cm">/* DMA24 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA24_CURR_X_COUNT              0xFFC091B4         </span><span class="cm">/* DMA24 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA24_CURR_Y_COUNT              0xFFC091B8         </span><span class="cm">/* DMA24 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA24_BWL_COUNT                0xFFC091C0         </span><span class="cm">/* DMA24 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA24_CURR_BWL_COUNT            0xFFC091C4         </span><span class="cm">/* DMA24 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA24_BWM_COUNT                0xFFC091C8         </span><span class="cm">/* DMA24 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA24_CURR_BWM_COUNT            0xFFC091CC         </span><span class="cm">/* DMA24 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA25</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA25_NEXT_DESC_PTR            0xFFC09200         </span><span class="cm">/* DMA25 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA25_START_ADDR             0xFFC09204         </span><span class="cm">/* DMA25 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA25_CONFIG                   0xFFC09208         </span><span class="cm">/* DMA25 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA25_X_COUNT                  0xFFC0920C         </span><span class="cm">/* DMA25 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA25_X_MODIFY                  0xFFC09210         </span><span class="cm">/* DMA25 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA25_Y_COUNT                  0xFFC09214         </span><span class="cm">/* DMA25 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA25_Y_MODIFY                  0xFFC09218         </span><span class="cm">/* DMA25 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA25_CURR_DESC_PTR            0xFFC09224         </span><span class="cm">/* DMA25 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA25_PREV_DESC_PTR            0xFFC09228         </span><span class="cm">/* DMA25 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA25_CURR_ADDR              0xFFC0922C         </span><span class="cm">/* DMA25 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA25_IRQ_STATUS                  0xFFC09230         </span><span class="cm">/* DMA25 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA25_CURR_X_COUNT              0xFFC09234         </span><span class="cm">/* DMA25 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA25_CURR_Y_COUNT              0xFFC09238         </span><span class="cm">/* DMA25 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA25_BWL_COUNT                0xFFC09240         </span><span class="cm">/* DMA25 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA25_CURR_BWL_COUNT            0xFFC09244         </span><span class="cm">/* DMA25 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA25_BWM_COUNT                0xFFC09248         </span><span class="cm">/* DMA25 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA25_CURR_BWM_COUNT            0xFFC0924C         </span><span class="cm">/* DMA25 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA26</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA26_NEXT_DESC_PTR            0xFFC09280         </span><span class="cm">/* DMA26 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA26_START_ADDR             0xFFC09284         </span><span class="cm">/* DMA26 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA26_CONFIG                   0xFFC09288         </span><span class="cm">/* DMA26 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA26_X_COUNT                  0xFFC0928C         </span><span class="cm">/* DMA26 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA26_X_MODIFY                  0xFFC09290         </span><span class="cm">/* DMA26 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA26_Y_COUNT                  0xFFC09294         </span><span class="cm">/* DMA26 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA26_Y_MODIFY                  0xFFC09298         </span><span class="cm">/* DMA26 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA26_CURR_DESC_PTR            0xFFC092A4         </span><span class="cm">/* DMA26 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA26_PREV_DESC_PTR            0xFFC092A8         </span><span class="cm">/* DMA26 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA26_CURR_ADDR              0xFFC092AC         </span><span class="cm">/* DMA26 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA26_IRQ_STATUS                  0xFFC092B0         </span><span class="cm">/* DMA26 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA26_CURR_X_COUNT              0xFFC092B4         </span><span class="cm">/* DMA26 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA26_CURR_Y_COUNT              0xFFC092B8         </span><span class="cm">/* DMA26 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA26_BWL_COUNT                0xFFC092C0         </span><span class="cm">/* DMA26 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA26_CURR_BWL_COUNT            0xFFC092C4         </span><span class="cm">/* DMA26 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA26_BWM_COUNT                0xFFC092C8         </span><span class="cm">/* DMA26 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA26_CURR_BWM_COUNT            0xFFC092CC         </span><span class="cm">/* DMA26 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA27</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA27_NEXT_DESC_PTR            0xFFC09300         </span><span class="cm">/* DMA27 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA27_START_ADDR             0xFFC09304         </span><span class="cm">/* DMA27 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA27_CONFIG                   0xFFC09308         </span><span class="cm">/* DMA27 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA27_X_COUNT                  0xFFC0930C         </span><span class="cm">/* DMA27 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA27_X_MODIFY                  0xFFC09310         </span><span class="cm">/* DMA27 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA27_Y_COUNT                  0xFFC09314         </span><span class="cm">/* DMA27 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA27_Y_MODIFY                  0xFFC09318         </span><span class="cm">/* DMA27 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA27_CURR_DESC_PTR            0xFFC09324         </span><span class="cm">/* DMA27 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA27_PREV_DESC_PTR            0xFFC09328         </span><span class="cm">/* DMA27 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA27_CURR_ADDR              0xFFC0932C         </span><span class="cm">/* DMA27 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA27_IRQ_STATUS                  0xFFC09330         </span><span class="cm">/* DMA27 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA27_CURR_X_COUNT              0xFFC09334         </span><span class="cm">/* DMA27 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA27_CURR_Y_COUNT              0xFFC09338         </span><span class="cm">/* DMA27 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA27_BWL_COUNT                0xFFC09340         </span><span class="cm">/* DMA27 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA27_CURR_BWL_COUNT            0xFFC09344         </span><span class="cm">/* DMA27 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA27_BWM_COUNT                0xFFC09348         </span><span class="cm">/* DMA27 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA27_CURR_BWM_COUNT            0xFFC0934C         </span><span class="cm">/* DMA27 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA28</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA28_NEXT_DESC_PTR            0xFFC09380         </span><span class="cm">/* DMA28 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA28_START_ADDR             0xFFC09384         </span><span class="cm">/* DMA28 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA28_CONFIG                   0xFFC09388         </span><span class="cm">/* DMA28 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA28_X_COUNT                  0xFFC0938C         </span><span class="cm">/* DMA28 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA28_X_MODIFY                  0xFFC09390         </span><span class="cm">/* DMA28 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA28_Y_COUNT                  0xFFC09394         </span><span class="cm">/* DMA28 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA28_Y_MODIFY                  0xFFC09398         </span><span class="cm">/* DMA28 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA28_CURR_DESC_PTR            0xFFC093A4         </span><span class="cm">/* DMA28 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA28_PREV_DESC_PTR            0xFFC093A8         </span><span class="cm">/* DMA28 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA28_CURR_ADDR              0xFFC093AC         </span><span class="cm">/* DMA28 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA28_IRQ_STATUS                  0xFFC093B0         </span><span class="cm">/* DMA28 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA28_CURR_X_COUNT              0xFFC093B4         </span><span class="cm">/* DMA28 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA28_CURR_Y_COUNT              0xFFC093B8         </span><span class="cm">/* DMA28 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA28_BWL_COUNT                0xFFC093C0         </span><span class="cm">/* DMA28 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA28_CURR_BWL_COUNT            0xFFC093C4         </span><span class="cm">/* DMA28 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA28_BWM_COUNT                0xFFC093C8         </span><span class="cm">/* DMA28 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA28_CURR_BWM_COUNT            0xFFC093CC         </span><span class="cm">/* DMA28 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA29</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA29_NEXT_DESC_PTR            0xFFC0B000         </span><span class="cm">/* DMA29 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA29_START_ADDR             0xFFC0B004         </span><span class="cm">/* DMA29 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA29_CONFIG                   0xFFC0B008         </span><span class="cm">/* DMA29 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA29_X_COUNT                  0xFFC0B00C         </span><span class="cm">/* DMA29 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA29_X_MODIFY                  0xFFC0B010         </span><span class="cm">/* DMA29 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA29_Y_COUNT                  0xFFC0B014         </span><span class="cm">/* DMA29 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA29_Y_MODIFY                  0xFFC0B018         </span><span class="cm">/* DMA29 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA29_CURR_DESC_PTR            0xFFC0B024         </span><span class="cm">/* DMA29 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA29_PREV_DESC_PTR            0xFFC0B028         </span><span class="cm">/* DMA29 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA29_CURR_ADDR              0xFFC0B02C         </span><span class="cm">/* DMA29 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA29_IRQ_STATUS                  0xFFC0B030         </span><span class="cm">/* DMA29 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA29_CURR_X_COUNT              0xFFC0B034         </span><span class="cm">/* DMA29 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA29_CURR_Y_COUNT              0xFFC0B038         </span><span class="cm">/* DMA29 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA29_BWL_COUNT                0xFFC0B040         </span><span class="cm">/* DMA29 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA29_CURR_BWL_COUNT            0xFFC0B044         </span><span class="cm">/* DMA29 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA29_BWM_COUNT                0xFFC0B048         </span><span class="cm">/* DMA29 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA29_CURR_BWM_COUNT            0xFFC0B04C         </span><span class="cm">/* DMA29 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA30</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA30_NEXT_DESC_PTR            0xFFC0B080         </span><span class="cm">/* DMA30 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA30_START_ADDR             0xFFC0B084         </span><span class="cm">/* DMA30 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA30_CONFIG                   0xFFC0B088         </span><span class="cm">/* DMA30 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA30_X_COUNT                  0xFFC0B08C         </span><span class="cm">/* DMA30 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA30_X_MODIFY                  0xFFC0B090         </span><span class="cm">/* DMA30 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA30_Y_COUNT                  0xFFC0B094         </span><span class="cm">/* DMA30 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA30_Y_MODIFY                  0xFFC0B098         </span><span class="cm">/* DMA30 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA30_CURR_DESC_PTR            0xFFC0B0A4         </span><span class="cm">/* DMA30 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA30_PREV_DESC_PTR            0xFFC0B0A8         </span><span class="cm">/* DMA30 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA30_CURR_ADDR              0xFFC0B0AC         </span><span class="cm">/* DMA30 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA30_IRQ_STATUS                  0xFFC0B0B0         </span><span class="cm">/* DMA30 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA30_CURR_X_COUNT              0xFFC0B0B4         </span><span class="cm">/* DMA30 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA30_CURR_Y_COUNT              0xFFC0B0B8         </span><span class="cm">/* DMA30 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA30_BWL_COUNT                0xFFC0B0C0         </span><span class="cm">/* DMA30 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA30_CURR_BWL_COUNT            0xFFC0B0C4         </span><span class="cm">/* DMA30 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA30_BWM_COUNT                0xFFC0B0C8         </span><span class="cm">/* DMA30 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA30_CURR_BWM_COUNT            0xFFC0B0CC         </span><span class="cm">/* DMA30 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA31</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA31_NEXT_DESC_PTR            0xFFC0B100         </span><span class="cm">/* DMA31 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA31_START_ADDR             0xFFC0B104         </span><span class="cm">/* DMA31 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA31_CONFIG                   0xFFC0B108         </span><span class="cm">/* DMA31 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA31_X_COUNT                  0xFFC0B10C         </span><span class="cm">/* DMA31 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA31_X_MODIFY                  0xFFC0B110         </span><span class="cm">/* DMA31 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA31_Y_COUNT                  0xFFC0B114         </span><span class="cm">/* DMA31 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA31_Y_MODIFY                  0xFFC0B118         </span><span class="cm">/* DMA31 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA31_CURR_DESC_PTR            0xFFC0B124         </span><span class="cm">/* DMA31 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA31_PREV_DESC_PTR            0xFFC0B128         </span><span class="cm">/* DMA31 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA31_CURR_ADDR              0xFFC0B12C         </span><span class="cm">/* DMA31 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA31_IRQ_STATUS                  0xFFC0B130         </span><span class="cm">/* DMA31 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA31_CURR_X_COUNT              0xFFC0B134         </span><span class="cm">/* DMA31 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA31_CURR_Y_COUNT              0xFFC0B138         </span><span class="cm">/* DMA31 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA31_BWL_COUNT                0xFFC0B140         </span><span class="cm">/* DMA31 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA31_CURR_BWL_COUNT            0xFFC0B144         </span><span class="cm">/* DMA31 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA31_BWM_COUNT                0xFFC0B148         </span><span class="cm">/* DMA31 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA31_CURR_BWM_COUNT            0xFFC0B14C         </span><span class="cm">/* DMA31 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA32</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA32_NEXT_DESC_PTR            0xFFC0B180         </span><span class="cm">/* DMA32 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA32_START_ADDR             0xFFC0B184         </span><span class="cm">/* DMA32 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA32_CONFIG                   0xFFC0B188         </span><span class="cm">/* DMA32 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA32_X_COUNT                  0xFFC0B18C         </span><span class="cm">/* DMA32 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA32_X_MODIFY                  0xFFC0B190         </span><span class="cm">/* DMA32 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA32_Y_COUNT                  0xFFC0B194         </span><span class="cm">/* DMA32 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA32_Y_MODIFY                  0xFFC0B198         </span><span class="cm">/* DMA32 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA32_CURR_DESC_PTR            0xFFC0B1A4         </span><span class="cm">/* DMA32 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA32_PREV_DESC_PTR            0xFFC0B1A8         </span><span class="cm">/* DMA32 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA32_CURR_ADDR              0xFFC0B1AC         </span><span class="cm">/* DMA32 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA32_IRQ_STATUS                  0xFFC0B1B0         </span><span class="cm">/* DMA32 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA32_CURR_X_COUNT              0xFFC0B1B4         </span><span class="cm">/* DMA32 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA32_CURR_Y_COUNT              0xFFC0B1B8         </span><span class="cm">/* DMA32 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA32_BWL_COUNT                0xFFC0B1C0         </span><span class="cm">/* DMA32 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA32_CURR_BWL_COUNT            0xFFC0B1C4         </span><span class="cm">/* DMA32 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA32_BWM_COUNT                0xFFC0B1C8         </span><span class="cm">/* DMA32 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA32_CURR_BWM_COUNT            0xFFC0B1CC         </span><span class="cm">/* DMA32 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA33</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA33_NEXT_DESC_PTR            0xFFC0D000         </span><span class="cm">/* DMA33 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA33_START_ADDR             0xFFC0D004         </span><span class="cm">/* DMA33 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA33_CONFIG                   0xFFC0D008         </span><span class="cm">/* DMA33 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA33_X_COUNT                  0xFFC0D00C         </span><span class="cm">/* DMA33 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA33_X_MODIFY                  0xFFC0D010         </span><span class="cm">/* DMA33 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA33_Y_COUNT                  0xFFC0D014         </span><span class="cm">/* DMA33 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA33_Y_MODIFY                  0xFFC0D018         </span><span class="cm">/* DMA33 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA33_CURR_DESC_PTR            0xFFC0D024         </span><span class="cm">/* DMA33 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA33_PREV_DESC_PTR            0xFFC0D028         </span><span class="cm">/* DMA33 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA33_CURR_ADDR              0xFFC0D02C         </span><span class="cm">/* DMA33 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA33_IRQ_STATUS                  0xFFC0D030         </span><span class="cm">/* DMA33 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA33_CURR_X_COUNT              0xFFC0D034         </span><span class="cm">/* DMA33 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA33_CURR_Y_COUNT              0xFFC0D038         </span><span class="cm">/* DMA33 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA33_BWL_COUNT                0xFFC0D040         </span><span class="cm">/* DMA33 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA33_CURR_BWL_COUNT            0xFFC0D044         </span><span class="cm">/* DMA33 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA33_BWM_COUNT                0xFFC0D048         </span><span class="cm">/* DMA33 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA33_CURR_BWM_COUNT            0xFFC0D04C         </span><span class="cm">/* DMA33 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA34</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA34_NEXT_DESC_PTR            0xFFC0D080         </span><span class="cm">/* DMA34 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA34_START_ADDR             0xFFC0D084         </span><span class="cm">/* DMA34 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA34_CONFIG                   0xFFC0D088         </span><span class="cm">/* DMA34 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA34_X_COUNT                  0xFFC0D08C         </span><span class="cm">/* DMA34 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA34_X_MODIFY                  0xFFC0D090         </span><span class="cm">/* DMA34 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA34_Y_COUNT                  0xFFC0D094         </span><span class="cm">/* DMA34 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA34_Y_MODIFY                  0xFFC0D098         </span><span class="cm">/* DMA34 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA34_CURR_DESC_PTR            0xFFC0D0A4         </span><span class="cm">/* DMA34 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA34_PREV_DESC_PTR            0xFFC0D0A8         </span><span class="cm">/* DMA34 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA34_CURR_ADDR              0xFFC0D0AC         </span><span class="cm">/* DMA34 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA34_IRQ_STATUS                  0xFFC0D0B0         </span><span class="cm">/* DMA34 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA34_CURR_X_COUNT              0xFFC0D0B4         </span><span class="cm">/* DMA34 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA34_CURR_Y_COUNT              0xFFC0D0B8         </span><span class="cm">/* DMA34 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA34_BWL_COUNT                0xFFC0D0C0         </span><span class="cm">/* DMA34 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA34_CURR_BWL_COUNT            0xFFC0D0C4         </span><span class="cm">/* DMA34 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA34_BWM_COUNT                0xFFC0D0C8         </span><span class="cm">/* DMA34 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA34_CURR_BWM_COUNT            0xFFC0D0CC         </span><span class="cm">/* DMA34 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA35</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA35_NEXT_DESC_PTR            0xFFC10000         </span><span class="cm">/* DMA35 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA35_START_ADDR             0xFFC10004         </span><span class="cm">/* DMA35 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA35_CONFIG                   0xFFC10008         </span><span class="cm">/* DMA35 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA35_X_COUNT                  0xFFC1000C         </span><span class="cm">/* DMA35 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA35_X_MODIFY                  0xFFC10010         </span><span class="cm">/* DMA35 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA35_Y_COUNT                  0xFFC10014         </span><span class="cm">/* DMA35 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA35_Y_MODIFY                  0xFFC10018         </span><span class="cm">/* DMA35 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA35_CURR_DESC_PTR            0xFFC10024         </span><span class="cm">/* DMA35 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA35_PREV_DESC_PTR            0xFFC10028         </span><span class="cm">/* DMA35 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA35_CURR_ADDR              0xFFC1002C         </span><span class="cm">/* DMA35 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA35_IRQ_STATUS                  0xFFC10030         </span><span class="cm">/* DMA35 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA35_CURR_X_COUNT              0xFFC10034         </span><span class="cm">/* DMA35 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA35_CURR_Y_COUNT              0xFFC10038         </span><span class="cm">/* DMA35 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA35_BWL_COUNT                0xFFC10040         </span><span class="cm">/* DMA35 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA35_CURR_BWL_COUNT            0xFFC10044         </span><span class="cm">/* DMA35 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA35_BWM_COUNT                0xFFC10048         </span><span class="cm">/* DMA35 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA35_CURR_BWM_COUNT            0xFFC1004C         </span><span class="cm">/* DMA35 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA36</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA36_NEXT_DESC_PTR            0xFFC10080         </span><span class="cm">/* DMA36 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA36_START_ADDR             0xFFC10084         </span><span class="cm">/* DMA36 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA36_CONFIG                   0xFFC10088         </span><span class="cm">/* DMA36 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA36_X_COUNT                  0xFFC1008C         </span><span class="cm">/* DMA36 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA36_X_MODIFY                  0xFFC10090         </span><span class="cm">/* DMA36 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA36_Y_COUNT                  0xFFC10094         </span><span class="cm">/* DMA36 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA36_Y_MODIFY                  0xFFC10098         </span><span class="cm">/* DMA36 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA36_CURR_DESC_PTR            0xFFC100A4         </span><span class="cm">/* DMA36 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA36_PREV_DESC_PTR            0xFFC100A8         </span><span class="cm">/* DMA36 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA36_CURR_ADDR              0xFFC100AC         </span><span class="cm">/* DMA36 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA36_IRQ_STATUS                  0xFFC100B0         </span><span class="cm">/* DMA36 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA36_CURR_X_COUNT              0xFFC100B4         </span><span class="cm">/* DMA36 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA36_CURR_Y_COUNT              0xFFC100B8         </span><span class="cm">/* DMA36 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA36_BWL_COUNT                0xFFC100C0         </span><span class="cm">/* DMA36 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA36_CURR_BWL_COUNT            0xFFC100C4         </span><span class="cm">/* DMA36 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA36_BWM_COUNT                0xFFC100C8         </span><span class="cm">/* DMA36 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA36_CURR_BWM_COUNT            0xFFC100CC         </span><span class="cm">/* DMA36 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA37</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA37_NEXT_DESC_PTR            0xFFC10100         </span><span class="cm">/* DMA37 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA37_START_ADDR             0xFFC10104         </span><span class="cm">/* DMA37 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA37_CONFIG                   0xFFC10108         </span><span class="cm">/* DMA37 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA37_X_COUNT                  0xFFC1010C         </span><span class="cm">/* DMA37 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA37_X_MODIFY                  0xFFC10110         </span><span class="cm">/* DMA37 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA37_Y_COUNT                  0xFFC10114         </span><span class="cm">/* DMA37 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA37_Y_MODIFY                  0xFFC10118         </span><span class="cm">/* DMA37 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA37_CURR_DESC_PTR            0xFFC10124         </span><span class="cm">/* DMA37 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA37_PREV_DESC_PTR            0xFFC10128         </span><span class="cm">/* DMA37 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA37_CURR_ADDR              0xFFC1012C         </span><span class="cm">/* DMA37 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA37_IRQ_STATUS                  0xFFC10130         </span><span class="cm">/* DMA37 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA37_CURR_X_COUNT              0xFFC10134         </span><span class="cm">/* DMA37 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA37_CURR_Y_COUNT              0xFFC10138         </span><span class="cm">/* DMA37 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA37_BWL_COUNT                0xFFC10140         </span><span class="cm">/* DMA37 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA37_CURR_BWL_COUNT            0xFFC10144         </span><span class="cm">/* DMA37 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA37_BWM_COUNT                0xFFC10148         </span><span class="cm">/* DMA37 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA37_CURR_BWM_COUNT            0xFFC1014C         </span><span class="cm">/* DMA37 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA38</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA38_NEXT_DESC_PTR            0xFFC12000         </span><span class="cm">/* DMA38 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA38_START_ADDR             0xFFC12004         </span><span class="cm">/* DMA38 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA38_CONFIG                   0xFFC12008         </span><span class="cm">/* DMA38 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA38_X_COUNT                  0xFFC1200C         </span><span class="cm">/* DMA38 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA38_X_MODIFY                  0xFFC12010         </span><span class="cm">/* DMA38 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA38_Y_COUNT                  0xFFC12014         </span><span class="cm">/* DMA38 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA38_Y_MODIFY                  0xFFC12018         </span><span class="cm">/* DMA38 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA38_CURR_DESC_PTR            0xFFC12024         </span><span class="cm">/* DMA38 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA38_PREV_DESC_PTR            0xFFC12028         </span><span class="cm">/* DMA38 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA38_CURR_ADDR              0xFFC1202C         </span><span class="cm">/* DMA38 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA38_IRQ_STATUS                  0xFFC12030         </span><span class="cm">/* DMA38 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA38_CURR_X_COUNT              0xFFC12034         </span><span class="cm">/* DMA38 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA38_CURR_Y_COUNT              0xFFC12038         </span><span class="cm">/* DMA38 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA38_BWL_COUNT                0xFFC12040         </span><span class="cm">/* DMA38 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA38_CURR_BWL_COUNT            0xFFC12044         </span><span class="cm">/* DMA38 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA38_BWM_COUNT                0xFFC12048         </span><span class="cm">/* DMA38 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA38_CURR_BWM_COUNT            0xFFC1204C         </span><span class="cm">/* DMA38 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA39</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA39_NEXT_DESC_PTR            0xFFC12080         </span><span class="cm">/* DMA39 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA39_START_ADDR             0xFFC12084         </span><span class="cm">/* DMA39 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA39_CONFIG                   0xFFC12088         </span><span class="cm">/* DMA39 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA39_X_COUNT                  0xFFC1208C         </span><span class="cm">/* DMA39 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA39_X_MODIFY                  0xFFC12090         </span><span class="cm">/* DMA39 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA39_Y_COUNT                  0xFFC12094         </span><span class="cm">/* DMA39 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA39_Y_MODIFY                  0xFFC12098         </span><span class="cm">/* DMA39 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA39_CURR_DESC_PTR            0xFFC120A4         </span><span class="cm">/* DMA39 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA39_PREV_DESC_PTR            0xFFC120A8         </span><span class="cm">/* DMA39 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA39_CURR_ADDR              0xFFC120AC         </span><span class="cm">/* DMA39 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA39_IRQ_STATUS                  0xFFC120B0         </span><span class="cm">/* DMA39 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA39_CURR_X_COUNT              0xFFC120B4         </span><span class="cm">/* DMA39 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA39_CURR_Y_COUNT              0xFFC120B8         </span><span class="cm">/* DMA39 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA39_BWL_COUNT                0xFFC120C0         </span><span class="cm">/* DMA39 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA39_CURR_BWL_COUNT            0xFFC120C4         </span><span class="cm">/* DMA39 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA39_BWM_COUNT                0xFFC120C8         </span><span class="cm">/* DMA39 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA39_CURR_BWM_COUNT            0xFFC120CC         </span><span class="cm">/* DMA39 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA40</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA40_NEXT_DESC_PTR            0xFFC12100         </span><span class="cm">/* DMA40 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA40_START_ADDR             0xFFC12104         </span><span class="cm">/* DMA40 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA40_CONFIG                   0xFFC12108         </span><span class="cm">/* DMA40 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA40_X_COUNT                  0xFFC1210C         </span><span class="cm">/* DMA40 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA40_X_MODIFY                  0xFFC12110         </span><span class="cm">/* DMA40 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA40_Y_COUNT                  0xFFC12114         </span><span class="cm">/* DMA40 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA40_Y_MODIFY                  0xFFC12118         </span><span class="cm">/* DMA40 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA40_CURR_DESC_PTR            0xFFC12124         </span><span class="cm">/* DMA40 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA40_PREV_DESC_PTR            0xFFC12128         </span><span class="cm">/* DMA40 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA40_CURR_ADDR              0xFFC1212C         </span><span class="cm">/* DMA40 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA40_IRQ_STATUS                  0xFFC12130         </span><span class="cm">/* DMA40 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA40_CURR_X_COUNT              0xFFC12134         </span><span class="cm">/* DMA40 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA40_CURR_Y_COUNT              0xFFC12138         </span><span class="cm">/* DMA40 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA40_BWL_COUNT                0xFFC12140         </span><span class="cm">/* DMA40 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA40_CURR_BWL_COUNT            0xFFC12144         </span><span class="cm">/* DMA40 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA40_BWM_COUNT                0xFFC12148         </span><span class="cm">/* DMA40 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA40_CURR_BWM_COUNT            0xFFC1214C         </span><span class="cm">/* DMA40 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA41</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA41_NEXT_DESC_PTR            0xFFC12180         </span><span class="cm">/* DMA41 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA41_START_ADDR             0xFFC12184         </span><span class="cm">/* DMA41 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA41_CONFIG                   0xFFC12188         </span><span class="cm">/* DMA41 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA41_X_COUNT                  0xFFC1218C         </span><span class="cm">/* DMA41 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA41_X_MODIFY                  0xFFC12190         </span><span class="cm">/* DMA41 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA41_Y_COUNT                  0xFFC12194         </span><span class="cm">/* DMA41 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA41_Y_MODIFY                  0xFFC12198         </span><span class="cm">/* DMA41 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA41_CURR_DESC_PTR            0xFFC121A4         </span><span class="cm">/* DMA41 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA41_PREV_DESC_PTR            0xFFC121A8         </span><span class="cm">/* DMA41 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA41_CURR_ADDR              0xFFC121AC         </span><span class="cm">/* DMA41 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA41_IRQ_STATUS                  0xFFC121B0         </span><span class="cm">/* DMA41 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA41_CURR_X_COUNT              0xFFC121B4         </span><span class="cm">/* DMA41 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA41_CURR_Y_COUNT              0xFFC121B8         </span><span class="cm">/* DMA41 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA41_BWL_COUNT                0xFFC121C0         </span><span class="cm">/* DMA41 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA41_CURR_BWL_COUNT            0xFFC121C4         </span><span class="cm">/* DMA41 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA41_BWM_COUNT                0xFFC121C8         </span><span class="cm">/* DMA41 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA41_CURR_BWM_COUNT            0xFFC121CC         </span><span class="cm">/* DMA41 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA42</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA42_NEXT_DESC_PTR            0xFFC14000         </span><span class="cm">/* DMA42 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA42_START_ADDR             0xFFC14004         </span><span class="cm">/* DMA42 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA42_CONFIG                   0xFFC14008         </span><span class="cm">/* DMA42 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA42_X_COUNT                  0xFFC1400C         </span><span class="cm">/* DMA42 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA42_X_MODIFY                  0xFFC14010         </span><span class="cm">/* DMA42 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA42_Y_COUNT                  0xFFC14014         </span><span class="cm">/* DMA42 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA42_Y_MODIFY                  0xFFC14018         </span><span class="cm">/* DMA42 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA42_CURR_DESC_PTR            0xFFC14024         </span><span class="cm">/* DMA42 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA42_PREV_DESC_PTR            0xFFC14028         </span><span class="cm">/* DMA42 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA42_CURR_ADDR              0xFFC1402C         </span><span class="cm">/* DMA42 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA42_IRQ_STATUS                  0xFFC14030         </span><span class="cm">/* DMA42 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA42_CURR_X_COUNT              0xFFC14034         </span><span class="cm">/* DMA42 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA42_CURR_Y_COUNT              0xFFC14038         </span><span class="cm">/* DMA42 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA42_BWL_COUNT                0xFFC14040         </span><span class="cm">/* DMA42 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA42_CURR_BWL_COUNT            0xFFC14044         </span><span class="cm">/* DMA42 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA42_BWM_COUNT                0xFFC14048         </span><span class="cm">/* DMA42 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA42_CURR_BWM_COUNT            0xFFC1404C         </span><span class="cm">/* DMA42 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA43</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA43_NEXT_DESC_PTR            0xFFC14080         </span><span class="cm">/* DMA43 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA43_START_ADDR             0xFFC14084         </span><span class="cm">/* DMA43 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA43_CONFIG                   0xFFC14088         </span><span class="cm">/* DMA43 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA43_X_COUNT                  0xFFC1408C         </span><span class="cm">/* DMA43 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA43_X_MODIFY                  0xFFC14090         </span><span class="cm">/* DMA43 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA43_Y_COUNT                  0xFFC14094         </span><span class="cm">/* DMA43 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA43_Y_MODIFY                  0xFFC14098         </span><span class="cm">/* DMA43 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA43_CURR_DESC_PTR            0xFFC140A4         </span><span class="cm">/* DMA43 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA43_PREV_DESC_PTR            0xFFC140A8         </span><span class="cm">/* DMA43 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA43_CURR_ADDR              0xFFC140AC         </span><span class="cm">/* DMA43 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA43_IRQ_STATUS                  0xFFC140B0         </span><span class="cm">/* DMA43 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA43_CURR_X_COUNT              0xFFC140B4         </span><span class="cm">/* DMA43 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA43_CURR_Y_COUNT              0xFFC140B8         </span><span class="cm">/* DMA43 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA43_BWL_COUNT                0xFFC140C0         </span><span class="cm">/* DMA43 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA43_CURR_BWL_COUNT            0xFFC140C4         </span><span class="cm">/* DMA43 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA43_BWM_COUNT                0xFFC140C8         </span><span class="cm">/* DMA43 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA43_CURR_BWM_COUNT            0xFFC140CC         </span><span class="cm">/* DMA43 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA44</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA44_NEXT_DESC_PTR            0xFFC14100         </span><span class="cm">/* DMA44 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA44_START_ADDR             0xFFC14104         </span><span class="cm">/* DMA44 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA44_CONFIG                   0xFFC14108         </span><span class="cm">/* DMA44 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA44_X_COUNT                  0xFFC1410C         </span><span class="cm">/* DMA44 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA44_X_MODIFY                  0xFFC14110         </span><span class="cm">/* DMA44 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA44_Y_COUNT                  0xFFC14114         </span><span class="cm">/* DMA44 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA44_Y_MODIFY                  0xFFC14118         </span><span class="cm">/* DMA44 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA44_CURR_DESC_PTR            0xFFC14124         </span><span class="cm">/* DMA44 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA44_PREV_DESC_PTR            0xFFC14128         </span><span class="cm">/* DMA44 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA44_CURR_ADDR              0xFFC1412C         </span><span class="cm">/* DMA44 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA44_IRQ_STATUS                  0xFFC14130         </span><span class="cm">/* DMA44 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA44_CURR_X_COUNT              0xFFC14134         </span><span class="cm">/* DMA44 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA44_CURR_Y_COUNT              0xFFC14138         </span><span class="cm">/* DMA44 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA44_BWL_COUNT                0xFFC14140         </span><span class="cm">/* DMA44 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA44_CURR_BWL_COUNT            0xFFC14144         </span><span class="cm">/* DMA44 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA44_BWM_COUNT                0xFFC14148         </span><span class="cm">/* DMA44 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA44_CURR_BWM_COUNT            0xFFC1414C         </span><span class="cm">/* DMA44 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA45</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA45_NEXT_DESC_PTR            0xFFC14180         </span><span class="cm">/* DMA45 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA45_START_ADDR             0xFFC14184         </span><span class="cm">/* DMA45 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA45_CONFIG                   0xFFC14188         </span><span class="cm">/* DMA45 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA45_X_COUNT                  0xFFC1418C         </span><span class="cm">/* DMA45 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA45_X_MODIFY                  0xFFC14190         </span><span class="cm">/* DMA45 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA45_Y_COUNT                  0xFFC14194         </span><span class="cm">/* DMA45 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA45_Y_MODIFY                  0xFFC14198         </span><span class="cm">/* DMA45 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA45_CURR_DESC_PTR            0xFFC141A4         </span><span class="cm">/* DMA45 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA45_PREV_DESC_PTR            0xFFC141A8         </span><span class="cm">/* DMA45 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA45_CURR_ADDR              0xFFC141AC         </span><span class="cm">/* DMA45 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA45_IRQ_STATUS                  0xFFC141B0         </span><span class="cm">/* DMA45 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA45_CURR_X_COUNT              0xFFC141B4         </span><span class="cm">/* DMA45 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA45_CURR_Y_COUNT              0xFFC141B8         </span><span class="cm">/* DMA45 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA45_BWL_COUNT                0xFFC141C0         </span><span class="cm">/* DMA45 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA45_CURR_BWL_COUNT            0xFFC141C4         </span><span class="cm">/* DMA45 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA45_BWM_COUNT                0xFFC141C8         </span><span class="cm">/* DMA45 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA45_CURR_BWM_COUNT            0xFFC141CC         </span><span class="cm">/* DMA45 Bandwidth Monitor Count Current */</span><span class="cp"></span>

<span class="cm">/* =========================</span>
<span class="cm">        DMA46</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMA46_NEXT_DESC_PTR            0xFFC14200         </span><span class="cm">/* DMA46 Pointer to Next Initial Descriptor */</span><span class="cp"></span>
<span class="cp">#define DMA46_START_ADDR             0xFFC14204         </span><span class="cm">/* DMA46 Start Address of Current Buffer */</span><span class="cp"></span>
<span class="cp">#define DMA46_CONFIG                   0xFFC14208         </span><span class="cm">/* DMA46 Configuration Register */</span><span class="cp"></span>
<span class="cp">#define DMA46_X_COUNT                  0xFFC1420C         </span><span class="cm">/* DMA46 Inner Loop Count Start Value */</span><span class="cp"></span>
<span class="cp">#define DMA46_X_MODIFY                  0xFFC14210         </span><span class="cm">/* DMA46 Inner Loop Address Increment */</span><span class="cp"></span>
<span class="cp">#define DMA46_Y_COUNT                  0xFFC14214         </span><span class="cm">/* DMA46 Outer Loop Count Start Value (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA46_Y_MODIFY                  0xFFC14218         </span><span class="cm">/* DMA46 Outer Loop Address Increment (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA46_CURR_DESC_PTR            0xFFC14224         </span><span class="cm">/* DMA46 Current Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA46_PREV_DESC_PTR            0xFFC14228         </span><span class="cm">/* DMA46 Previous Initial Descriptor Pointer */</span><span class="cp"></span>
<span class="cp">#define DMA46_CURR_ADDR              0xFFC1422C         </span><span class="cm">/* DMA46 Current Address */</span><span class="cp"></span>
<span class="cp">#define DMA46_IRQ_STATUS                  0xFFC14230         </span><span class="cm">/* DMA46 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMA46_CURR_X_COUNT              0xFFC14234         </span><span class="cm">/* DMA46 Current Count(1D) or intra-row XCNT (2D) */</span><span class="cp"></span>
<span class="cp">#define DMA46_CURR_Y_COUNT              0xFFC14238         </span><span class="cm">/* DMA46 Current Row Count (2D only) */</span><span class="cp"></span>
<span class="cp">#define DMA46_BWL_COUNT                0xFFC14240         </span><span class="cm">/* DMA46 Bandwidth Limit Count */</span><span class="cp"></span>
<span class="cp">#define DMA46_CURR_BWL_COUNT            0xFFC14244         </span><span class="cm">/* DMA46 Bandwidth Limit Count Current */</span><span class="cp"></span>
<span class="cp">#define DMA46_BWM_COUNT                0xFFC14248         </span><span class="cm">/* DMA46 Bandwidth Monitor Count */</span><span class="cp"></span>
<span class="cp">#define DMA46_CURR_BWM_COUNT            0xFFC1424C         </span><span class="cm">/* DMA46 Bandwidth Monitor Count Current */</span><span class="cp"></span>


<span class="cm">/********************************************************************************</span>
<span class="cm">    DMA Alias Definitions</span>
<span class="cm"> ********************************************************************************/</span>
<span class="cp">#define MDMA0_DEST_CRC0_NEXT_DESC_PTR   (DMA22_NEXT_DESC_PTR)</span>
<span class="cp">#define MDMA0_DEST_CRC0_START_ADDR    (DMA22_START_ADDR)</span>
<span class="cp">#define MDMA0_DEST_CRC0_CONFIG          (DMA22_CONFIG)</span>
<span class="cp">#define MDMA0_DEST_CRC0_X_COUNT         (DMA22_X_COUNT)</span>
<span class="cp">#define MDMA0_DEST_CRC0_X_MODIFY         (DMA22_X_MODIFY)</span>
<span class="cp">#define MDMA0_DEST_CRC0_Y_COUNT         (DMA22_Y_COUNT)</span>
<span class="cp">#define MDMA0_DEST_CRC0_Y_MODIFY         (DMA22_Y_MODIFY)</span>
<span class="cp">#define MDMA0_DEST_CRC0_CURR_DESC_PTR   (DMA22_CURR_DESC_PTR)</span>
<span class="cp">#define MDMA0_DEST_CRC0_PREV_DESC_PTR   (DMA22_PREV_DESC_PTR)</span>
<span class="cp">#define MDMA0_DEST_CRC0_CURR_ADDR     (DMA22_CURR_ADDR)</span>
<span class="cp">#define MDMA0_DEST_CRC0_IRQ_STATUS         (DMA22_IRQ_STATUS)</span>
<span class="cp">#define MDMA0_DEST_CRC0_CURR_X_COUNT     (DMA22_CURR_X_COUNT)</span>
<span class="cp">#define MDMA0_DEST_CRC0_CURR_Y_COUNT     (DMA22_CURR_Y_COUNT)</span>
<span class="cp">#define MDMA0_DEST_CRC0_BWL_COUNT       (DMA22_BWL_COUNT)</span>
<span class="cp">#define MDMA0_DEST_CRC0_CURR_BWL_COUNT   (DMA22_CURR_BWL_COUNT)</span>
<span class="cp">#define MDMA0_DEST_CRC0_BWM_COUNT       (DMA22_BWM_COUNT)</span>
<span class="cp">#define MDMA0_DEST_CRC0_CURR_BWM_COUNT   (DMA22_CURR_BWM_COUNT)</span>
<span class="cp">#define MDMA0_SRC_CRC0_NEXT_DESC_PTR    (DMA21_NEXT_DESC_PTR)</span>
<span class="cp">#define MDMA0_SRC_CRC0_START_ADDR     (DMA21_START_ADDR)</span>
<span class="cp">#define MDMA0_SRC_CRC0_CONFIG           (DMA21_CONFIG)</span>
<span class="cp">#define MDMA0_SRC_CRC0_X_COUNT          (DMA21_X_COUNT)</span>
<span class="cp">#define MDMA0_SRC_CRC0_X_MODIFY          (DMA21_X_MODIFY)</span>
<span class="cp">#define MDMA0_SRC_CRC0_Y_COUNT          (DMA21_Y_COUNT)</span>
<span class="cp">#define MDMA0_SRC_CRC0_Y_MODIFY          (DMA21_Y_MODIFY)</span>
<span class="cp">#define MDMA0_SRC_CRC0_CURR_DESC_PTR    (DMA21_CURR_DESC_PTR)</span>
<span class="cp">#define MDMA0_SRC_CRC0_PREV_DESC_PTR    (DMA21_PREV_DESC_PTR)</span>
<span class="cp">#define MDMA0_SRC_CRC0_CURR_ADDR      (DMA21_CURR_ADDR)</span>
<span class="cp">#define MDMA0_SRC_CRC0_IRQ_STATUS          (DMA21_IRQ_STATUS)</span>
<span class="cp">#define MDMA0_SRC_CRC0_CURR_X_COUNT      (DMA21_CURR_X_COUNT)</span>
<span class="cp">#define MDMA0_SRC_CRC0_CURR_Y_COUNT      (DMA21_CURR_Y_COUNT)</span>
<span class="cp">#define MDMA0_SRC_CRC0_BWL_COUNT        (DMA21_BWL_COUNT)</span>
<span class="cp">#define MDMA0_SRC_CRC0_CURR_BWL_COUNT    (DMA21_CURR_BWL_COUNT)</span>
<span class="cp">#define MDMA0_SRC_CRC0_BWM_COUNT        (DMA21_BWM_COUNT)</span>
<span class="cp">#define MDMA0_SRC_CRC0_CURR_BWM_COUNT    (DMA21_CURR_BWM_COUNT)</span>
<span class="cp">#define MDMA1_DEST_CRC1_NEXT_DESC_PTR   (DMA24_NEXT_DESC_PTR)</span>
<span class="cp">#define MDMA1_DEST_CRC1_START_ADDR    (DMA24_START_ADDR)</span>
<span class="cp">#define MDMA1_DEST_CRC1_CONFIG          (DMA24_CONFIG)</span>
<span class="cp">#define MDMA1_DEST_CRC1_X_COUNT         (DMA24_X_COUNT)</span>
<span class="cp">#define MDMA1_DEST_CRC1_X_MODIFY         (DMA24_X_MODIFY)</span>
<span class="cp">#define MDMA1_DEST_CRC1_Y_COUNT         (DMA24_Y_COUNT)</span>
<span class="cp">#define MDMA1_DEST_CRC1_Y_MODIFY         (DMA24_Y_MODIFY)</span>
<span class="cp">#define MDMA1_DEST_CRC1_CURR_DESC_PTR   (DMA24_CURR_DESC_PTR)</span>
<span class="cp">#define MDMA1_DEST_CRC1_PREV_DESC_PTR   (DMA24_PREV_DESC_PTR)</span>
<span class="cp">#define MDMA1_DEST_CRC1_CURR_ADDR     (DMA24_CURR_ADDR)</span>
<span class="cp">#define MDMA1_DEST_CRC1_IRQ_STATUS         (DMA24_IRQ_STATUS)</span>
<span class="cp">#define MDMA1_DEST_CRC1_CURR_X_COUNT     (DMA24_CURR_X_COUNT)</span>
<span class="cp">#define MDMA1_DEST_CRC1_CURR_Y_COUNT     (DMA24_CURR_Y_COUNT)</span>
<span class="cp">#define MDMA1_DEST_CRC1_BWL_COUNT       (DMA24_BWL_COUNT)</span>
<span class="cp">#define MDMA1_DEST_CRC1_CURR_BWL_COUNT   (DMA24_CURR_BWL_COUNT)</span>
<span class="cp">#define MDMA1_DEST_CRC1_BWM_COUNT       (DMA24_BWM_COUNT)</span>
<span class="cp">#define MDMA1_DEST_CRC1_CURR_BWM_COUNT   (DMA24_CURR_BWM_COUNT)</span>
<span class="cp">#define MDMA1_SRC_CRC1_NEXT_DESC_PTR    (DMA23_NEXT_DESC_PTR)</span>
<span class="cp">#define MDMA1_SRC_CRC1_START_ADDR     (DMA23_START_ADDR)</span>
<span class="cp">#define MDMA1_SRC_CRC1_CONFIG           (DMA23_CONFIG)</span>
<span class="cp">#define MDMA1_SRC_CRC1_X_COUNT          (DMA23_X_COUNT)</span>
<span class="cp">#define MDMA1_SRC_CRC1_X_MODIFY          (DMA23_X_MODIFY)</span>
<span class="cp">#define MDMA1_SRC_CRC1_Y_COUNT          (DMA23_Y_COUNT)</span>
<span class="cp">#define MDMA1_SRC_CRC1_Y_MODIFY          (DMA23_Y_MODIFY)</span>
<span class="cp">#define MDMA1_SRC_CRC1_CURR_DESC_PTR    (DMA23_CURR_DESC_PTR)</span>
<span class="cp">#define MDMA1_SRC_CRC1_PREV_DESC_PTR    (DMA23_PREV_DESC_PTR)</span>
<span class="cp">#define MDMA1_SRC_CRC1_CURR_ADDR      (DMA23_CURR_ADDR)</span>
<span class="cp">#define MDMA1_SRC_CRC1_IRQ_STATUS          (DMA23_IRQ_STATUS)</span>
<span class="cp">#define MDMA1_SRC_CRC1_CURR_X_COUNT      (DMA23_CURR_X_COUNT)</span>
<span class="cp">#define MDMA1_SRC_CRC1_CURR_Y_COUNT      (DMA23_CURR_Y_COUNT)</span>
<span class="cp">#define MDMA1_SRC_CRC1_BWL_COUNT        (DMA23_BWL_COUNT)</span>
<span class="cp">#define MDMA1_SRC_CRC1_CURR_BWL_COUNT    (DMA23_CURR_BWL_COUNT)</span>
<span class="cp">#define MDMA1_SRC_CRC1_BWM_COUNT        (DMA23_BWM_COUNT)</span>
<span class="cp">#define MDMA1_SRC_CRC1_CURR_BWM_COUNT    (DMA23_CURR_BWM_COUNT)</span>
<span class="cp">#define MDMA2_DEST_NEXT_DESC_PTR            (DMA26_NEXT_DESC_PTR)</span>
<span class="cp">#define MDMA2_DEST_START_ADDR             (DMA26_START_ADDR)</span>
<span class="cp">#define MDMA2_DEST_CONFIG                   (DMA26_CONFIG)</span>
<span class="cp">#define MDMA2_DEST_X_COUNT                  (DMA26_X_COUNT)</span>
<span class="cp">#define MDMA2_DEST_X_MODIFY                  (DMA26_X_MODIFY)</span>
<span class="cp">#define MDMA2_DEST_Y_COUNT                  (DMA26_Y_COUNT)</span>
<span class="cp">#define MDMA2_DEST_Y_MODIFY                  (DMA26_Y_MODIFY)</span>
<span class="cp">#define MDMA2_DEST_CURR_DESC_PTR            (DMA26_CURR_DESC_PTR)</span>
<span class="cp">#define MDMA2_DEST_PREV_DESC_PTR            (DMA26_PREV_DESC_PTR)</span>
<span class="cp">#define MDMA2_DEST_CURR_ADDR              (DMA26_CURR_ADDR)</span>
<span class="cp">#define MDMA2_DEST_IRQ_STATUS                  (DMA26_IRQ_STATUS)</span>
<span class="cp">#define MDMA2_DEST_CURR_X_COUNT              (DMA26_CURR_X_COUNT)</span>
<span class="cp">#define MDMA2_DEST_CURR_Y_COUNT              (DMA26_CURR_Y_COUNT)</span>
<span class="cp">#define MDMA2_DEST_BWL_COUNT                (DMA26_BWL_COUNT)</span>
<span class="cp">#define MDMA2_DEST_CURR_BWL_COUNT            (DMA26_CURR_BWL_COUNT)</span>
<span class="cp">#define MDMA2_DEST_BWM_COUNT                (DMA26_BWM_COUNT)</span>
<span class="cp">#define MDMA2_DEST_CURR_BWM_COUNT            (DMA26_CURR_BWM_COUNT)</span>
<span class="cp">#define MDMA2_SRC_NEXT_DESC_PTR            (DMA25_NEXT_DESC_PTR)</span>
<span class="cp">#define MDMA2_SRC_START_ADDR             (DMA25_START_ADDR)</span>
<span class="cp">#define MDMA2_SRC_CONFIG                   (DMA25_CONFIG)</span>
<span class="cp">#define MDMA2_SRC_X_COUNT                  (DMA25_X_COUNT)</span>
<span class="cp">#define MDMA2_SRC_X_MODIFY                  (DMA25_X_MODIFY)</span>
<span class="cp">#define MDMA2_SRC_Y_COUNT                  (DMA25_Y_COUNT)</span>
<span class="cp">#define MDMA2_SRC_Y_MODIFY                  (DMA25_Y_MODIFY)</span>
<span class="cp">#define MDMA2_SRC_CURR_DESC_PTR            (DMA25_CURR_DESC_PTR)</span>
<span class="cp">#define MDMA2_SRC_PREV_DESC_PTR            (DMA25_PREV_DESC_PTR)</span>
<span class="cp">#define MDMA2_SRC_CURR_ADDR              (DMA25_CURR_ADDR)</span>
<span class="cp">#define MDMA2_SRC_IRQ_STATUS                  (DMA25_IRQ_STATUS)</span>
<span class="cp">#define MDMA2_SRC_CURR_X_COUNT              (DMA25_CURR_X_COUNT)</span>
<span class="cp">#define MDMA2_SRC_CURR_Y_COUNT              (DMA25_CURR_Y_COUNT)</span>
<span class="cp">#define MDMA2_SRC_BWL_COUNT                (DMA25_BWL_COUNT)</span>
<span class="cp">#define MDMA2_SRC_CURR_BWL_COUNT            (DMA25_CURR_BWL_COUNT)</span>
<span class="cp">#define MDMA2_SRC_BWM_COUNT                (DMA25_BWM_COUNT)</span>
<span class="cp">#define MDMA2_SRC_CURR_BWM_COUNT            (DMA25_CURR_BWM_COUNT)</span>
<span class="cp">#define MDMA3_DEST_NEXT_DESC_PTR            (DMA28_NEXT_DESC_PTR)</span>
<span class="cp">#define MDMA3_DEST_START_ADDR             (DMA28_START_ADDR)</span>
<span class="cp">#define MDMA3_DEST_CONFIG                   (DMA28_CONFIG)</span>
<span class="cp">#define MDMA3_DEST_X_COUNT                  (DMA28_X_COUNT)</span>
<span class="cp">#define MDMA3_DEST_X_MODIFY                  (DMA28_X_MODIFY)</span>
<span class="cp">#define MDMA3_DEST_Y_COUNT                  (DMA28_Y_COUNT)</span>
<span class="cp">#define MDMA3_DEST_Y_MODIFY                  (DMA28_Y_MODIFY)</span>
<span class="cp">#define MDMA3_DEST_CURR_DESC_PTR            (DMA28_CURR_DESC_PTR)</span>
<span class="cp">#define MDMA3_DEST_PREV_DESC_PTR            (DMA28_PREV_DESC_PTR)</span>
<span class="cp">#define MDMA3_DEST_CURR_ADDR              (DMA28_CURR_ADDR)</span>
<span class="cp">#define MDMA3_DEST_IRQ_STATUS                  (DMA28_IRQ_STATUS)</span>
<span class="cp">#define MDMA3_DEST_CURR_X_COUNT              (DMA28_CURR_X_COUNT)</span>
<span class="cp">#define MDMA3_DEST_CURR_Y_COUNT              (DMA28_CURR_Y_COUNT)</span>
<span class="cp">#define MDMA3_DEST_BWL_COUNT                (DMA28_BWL_COUNT)</span>
<span class="cp">#define MDMA3_DEST_CURR_BWL_COUNT            (DMA28_CURR_BWL_COUNT)</span>
<span class="cp">#define MDMA3_DEST_BWM_COUNT                (DMA28_BWM_COUNT)</span>
<span class="cp">#define MDMA3_DEST_CURR_BWM_COUNT            (DMA28_CURR_BWM_COUNT)</span>
<span class="cp">#define MDMA3_SRC_NEXT_DESC_PTR            (DMA27_NEXT_DESC_PTR)</span>
<span class="cp">#define MDMA3_SRC_START_ADDR             (DMA27_START_ADDR)</span>
<span class="cp">#define MDMA3_SRC_CONFIG                   (DMA27_CONFIG)</span>
<span class="cp">#define MDMA3_SRC_X_COUNT                  (DMA27_X_COUNT)</span>
<span class="cp">#define MDMA3_SRC_X_MODIFY                  (DMA27_X_MODIFY)</span>
<span class="cp">#define MDMA3_SRC_Y_COUNT                  (DMA27_Y_COUNT)</span>
<span class="cp">#define MDMA3_SRC_Y_MODIFY                  (DMA27_Y_MODIFY)</span>
<span class="cp">#define MDMA3_SRC_CURR_DESC_PTR            (DMA27_CURR_DESC_PTR)</span>
<span class="cp">#define MDMA3_SRC_PREV_DESC_PTR            (DMA27_PREV_DESC_PTR)</span>
<span class="cp">#define MDMA3_SRC_CURR_ADDR              (DMA27_CURR_ADDR)</span>
<span class="cp">#define MDMA3_SRC_IRQ_STATUS                  (DMA27_IRQ_STATUS)</span>
<span class="cp">#define MDMA3_SRC_CURR_X_COUNT              (DMA27_CURR_X_COUNT)</span>
<span class="cp">#define MDMA3_SRC_CURR_Y_COUNT              (DMA27_CURR_Y_COUNT)</span>
<span class="cp">#define MDMA3_SRC_BWL_COUNT                (DMA27_BWL_COUNT)</span>
<span class="cp">#define MDMA3_SRC_CURR_BWL_COUNT            (DMA27_CURR_BWL_COUNT)</span>
<span class="cp">#define MDMA3_SRC_BWM_COUNT                (DMA27_BWM_COUNT)</span>
<span class="cp">#define MDMA3_SRC_CURR_BWM_COUNT            (DMA27_CURR_BWM_COUNT)</span>


<span class="cm">/* =========================</span>
<span class="cm">        DMC Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">        DMC0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DMC0_ID                     0xFFC80000         </span><span class="cm">/* DMC0 Identification Register */</span><span class="cp"></span>
<span class="cp">#define DMC0_CTL                    0xFFC80004         </span><span class="cm">/* DMC0 Control Register */</span><span class="cp"></span>
<span class="cp">#define DMC0_STAT                   0xFFC80008         </span><span class="cm">/* DMC0 Status Register */</span><span class="cp"></span>
<span class="cp">#define DMC0_EFFCTL                 0xFFC8000C         </span><span class="cm">/* DMC0 Efficiency Controller */</span><span class="cp"></span>
<span class="cp">#define DMC0_PRIO                   0xFFC80010         </span><span class="cm">/* DMC0 Priority ID Register */</span><span class="cp"></span>
<span class="cp">#define DMC0_PRIOMSK                0xFFC80014         </span><span class="cm">/* DMC0 Priority ID Mask */</span><span class="cp"></span>
<span class="cp">#define DMC0_CFG                    0xFFC80040         </span><span class="cm">/* DMC0 SDRAM Configuration */</span><span class="cp"></span>
<span class="cp">#define DMC0_TR0                    0xFFC80044         </span><span class="cm">/* DMC0 Timing Register 0 */</span><span class="cp"></span>
<span class="cp">#define DMC0_TR1                    0xFFC80048         </span><span class="cm">/* DMC0 Timing Register 1 */</span><span class="cp"></span>
<span class="cp">#define DMC0_TR2                    0xFFC8004C         </span><span class="cm">/* DMC0 Timing Register 2 */</span><span class="cp"></span>
<span class="cp">#define DMC0_MSK                    0xFFC8005C         </span><span class="cm">/* DMC0 Mode Register Mask */</span><span class="cp"></span>
<span class="cp">#define DMC0_MR                     0xFFC80060         </span><span class="cm">/* DMC0 Mode Shadow register */</span><span class="cp"></span>
<span class="cp">#define DMC0_EMR1                   0xFFC80064         </span><span class="cm">/* DMC0 EMR1 Shadow Register */</span><span class="cp"></span>
<span class="cp">#define DMC0_EMR2                   0xFFC80068         </span><span class="cm">/* DMC0 EMR2 Shadow Register */</span><span class="cp"></span>
<span class="cp">#define DMC0_EMR3                   0xFFC8006C         </span><span class="cm">/* DMC0 EMR3 Shadow Register */</span><span class="cp"></span>
<span class="cp">#define DMC0_DLLCTL                 0xFFC80080         </span><span class="cm">/* DMC0 DLL Control Register */</span><span class="cp"></span>
<span class="cp">#define DMC0_PADCTL                 0xFFC800C0         </span><span class="cm">/* DMC0 PAD Control Register 0 */</span><span class="cp"></span>

<span class="cp">#define DEVSZ_64                0x000         </span><span class="cm">/* DMC External Bank Size = 64Mbit */</span><span class="cp"></span>
<span class="cp">#define DEVSZ_128               0x100         </span><span class="cm">/* DMC External Bank Size = 128Mbit */</span><span class="cp"></span>
<span class="cp">#define DEVSZ_256               0x200         </span><span class="cm">/* DMC External Bank Size = 256Mbit */</span><span class="cp"></span>
<span class="cp">#define DEVSZ_512               0x300         </span><span class="cm">/* DMC External Bank Size = 512Mbit */</span><span class="cp"></span>
<span class="cp">#define DEVSZ_1G                0x400         </span><span class="cm">/* DMC External Bank Size = 1Gbit */</span><span class="cp"></span>
<span class="cp">#define DEVSZ_2G                0x500         </span><span class="cm">/* DMC External Bank Size = 2Gbit */</span><span class="cp"></span>


<span class="cm">/* =========================</span>
<span class="cm">        L2CTL Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">        L2CTL0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define L2CTL0_CTL                  0xFFCA3000         </span><span class="cm">/* L2CTL0 L2 Control Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_ACTL_C0              0xFFCA3004         </span><span class="cm">/* L2CTL0 L2 Core 0 Access Control Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_ACTL_C1              0xFFCA3008         </span><span class="cm">/* L2CTL0 L2 Core 1 Access Control Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_ACTL_SYS             0xFFCA300C         </span><span class="cm">/* L2CTL0 L2 System Access Control Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_STAT                 0xFFCA3010         </span><span class="cm">/* L2CTL0 L2 Status Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_RPCR                 0xFFCA3014         </span><span class="cm">/* L2CTL0 L2 Read Priority Count Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_WPCR                 0xFFCA3018         </span><span class="cm">/* L2CTL0 L2 Write Priority Count Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_RFA                  0xFFCA3024         </span><span class="cm">/* L2CTL0 L2 Refresh Address Regsiter */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_ERRADDR0             0xFFCA3040         </span><span class="cm">/* L2CTL0 L2 Bank 0 ECC Error Address Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_ERRADDR1             0xFFCA3044         </span><span class="cm">/* L2CTL0 L2 Bank 1 ECC Error Address Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_ERRADDR2             0xFFCA3048         </span><span class="cm">/* L2CTL0 L2 Bank 2 ECC Error Address Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_ERRADDR3             0xFFCA304C         </span><span class="cm">/* L2CTL0 L2 Bank 3 ECC Error Address Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_ERRADDR4             0xFFCA3050         </span><span class="cm">/* L2CTL0 L2 Bank 4 ECC Error Address Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_ERRADDR5             0xFFCA3054         </span><span class="cm">/* L2CTL0 L2 Bank 5 ECC Error Address Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_ERRADDR6             0xFFCA3058         </span><span class="cm">/* L2CTL0 L2 Bank 6 ECC Error Address Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_ERRADDR7             0xFFCA305C         </span><span class="cm">/* L2CTL0 L2 Bank 7 ECC Error Address Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_ET0                  0xFFCA3080         </span><span class="cm">/* L2CTL0 L2 AXI Error 0 Type Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_EADDR0               0xFFCA3084         </span><span class="cm">/* L2CTL0 L2 AXI Error 0 Address Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_ET1                  0xFFCA3088         </span><span class="cm">/* L2CTL0 L2 AXI Error 1 Type Register */</span><span class="cp"></span>
<span class="cp">#define L2CTL0_EADDR1               0xFFCA308C         </span><span class="cm">/* L2CTL0 L2 AXI Error 1 Address Register */</span><span class="cp"></span>


<span class="cm">/* =========================</span>
<span class="cm">        SEC Registers</span>
<span class="cm">   ========================= */</span>
<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">       SEC Core Interface (SCI) Register Definitions</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>

<span class="cp">#define SEC_SCI_BASE 0xFFCA4400</span>
<span class="cp">#define SEC_SCI_OFF 0x40</span>
<span class="cp">#define SEC_CCTL 0x0         </span><span class="cm">/* SEC Core Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_CSTAT 0x4         </span><span class="cm">/* SEC Core Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_CPND 0x8         </span><span class="cm">/* SEC Core Pending IRQ Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_CACT 0xC         </span><span class="cm">/* SEC Core Active IRQ Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_CPMSK 0x10         </span><span class="cm">/* SEC Core IRQ Priority Mask Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_CGMSK 0x14         </span><span class="cm">/* SEC Core IRQ Group Mask Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_CPLVL 0x18         </span><span class="cm">/* SEC Core IRQ Priority Level Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_CSID 0x1C         </span><span class="cm">/* SEC Core IRQ Source ID Register n */</span><span class="cp"></span>

<span class="cp">#define bfin_read_SEC_SCI(n, reg) bfin_read32(SEC_SCI_BASE + (n) * SEC_SCI_OFF + reg)</span>
<span class="cp">#define bfin_write_SEC_SCI(n, reg, val) \</span>
<span class="cp">	bfin_write32(SEC_SCI_BASE + (n) * SEC_SCI_OFF + reg, val)</span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">       SEC Fault Management Interface (SFI) Register Definitions</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_FCTL                   0xFFCA4010         </span><span class="cm">/* SEC Fault Control Register */</span><span class="cp"></span>
<span class="cp">#define SEC_FSTAT                  0xFFCA4014         </span><span class="cm">/* SEC Fault Status Register */</span><span class="cp"></span>
<span class="cp">#define SEC_FSID                   0xFFCA4018         </span><span class="cm">/* SEC Fault Source ID Register */</span><span class="cp"></span>
<span class="cp">#define SEC_FEND                   0xFFCA401C         </span><span class="cm">/* SEC Fault End Register */</span><span class="cp"></span>
<span class="cp">#define SEC_FDLY                   0xFFCA4020         </span><span class="cm">/* SEC Fault Delay Register */</span><span class="cp"></span>
<span class="cp">#define SEC_FDLY_CUR               0xFFCA4024         </span><span class="cm">/* SEC Fault Delay Current Register */</span><span class="cp"></span>
<span class="cp">#define SEC_FSRDLY                 0xFFCA4028         </span><span class="cm">/* SEC Fault System Reset Delay Register */</span><span class="cp"></span>
<span class="cp">#define SEC_FSRDLY_CUR             0xFFCA402C         </span><span class="cm">/* SEC Fault System Reset Delay Current Register */</span><span class="cp"></span>
<span class="cp">#define SEC_FCOPP                  0xFFCA4030         </span><span class="cm">/* SEC Fault COP Period Register */</span><span class="cp"></span>
<span class="cp">#define SEC_FCOPP_CUR              0xFFCA4034         </span><span class="cm">/* SEC Fault COP Period Current Register */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">       SEC Global Register Definitions</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_GCTL                   0xFFCA4000         </span><span class="cm">/* SEC Global Control Register */</span><span class="cp"></span>
<span class="cp">#define SEC_GSTAT                  0xFFCA4004         </span><span class="cm">/* SEC Global Status Register */</span><span class="cp"></span>
<span class="cp">#define SEC_RAISE                  0xFFCA4008         </span><span class="cm">/* SEC Global Raise Register */</span><span class="cp"></span>
<span class="cp">#define SEC_END                    0xFFCA400C         </span><span class="cm">/* SEC Global End Register */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">       SEC Source Interface (SSI) Register Definitions</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_SCTL0                  0xFFCA4800         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL1                  0xFFCA4808         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL2                  0xFFCA4810         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL3                  0xFFCA4818         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL4                  0xFFCA4820         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL5                  0xFFCA4828         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL6                  0xFFCA4830         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL7                  0xFFCA4838         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL8                  0xFFCA4840         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL9                  0xFFCA4848         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL10                 0xFFCA4850         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL11                 0xFFCA4858         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL12                 0xFFCA4860         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL13                 0xFFCA4868         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL14                 0xFFCA4870         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL15                 0xFFCA4878         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL16                 0xFFCA4880         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL17                 0xFFCA4888         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL18                 0xFFCA4890         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL19                 0xFFCA4898         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL20                 0xFFCA48A0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL21                 0xFFCA48A8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL22                 0xFFCA48B0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL23                 0xFFCA48B8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL24                 0xFFCA48C0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL25                 0xFFCA48C8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL26                 0xFFCA48D0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL27                 0xFFCA48D8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL28                 0xFFCA48E0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL29                 0xFFCA48E8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL30                 0xFFCA48F0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL31                 0xFFCA48F8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL32                 0xFFCA4900         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL33                 0xFFCA4908         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL34                 0xFFCA4910         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL35                 0xFFCA4918         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL36                 0xFFCA4920         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL37                 0xFFCA4928         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL38                 0xFFCA4930         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL39                 0xFFCA4938         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL40                 0xFFCA4940         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL41                 0xFFCA4948         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL42                 0xFFCA4950         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL43                 0xFFCA4958         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL44                 0xFFCA4960         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL45                 0xFFCA4968         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL46                 0xFFCA4970         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL47                 0xFFCA4978         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL48                 0xFFCA4980         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL49                 0xFFCA4988         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL50                 0xFFCA4990         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL51                 0xFFCA4998         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL52                 0xFFCA49A0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL53                 0xFFCA49A8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL54                 0xFFCA49B0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL55                 0xFFCA49B8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL56                 0xFFCA49C0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL57                 0xFFCA49C8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL58                 0xFFCA49D0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL59                 0xFFCA49D8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL60                 0xFFCA49E0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL61                 0xFFCA49E8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL62                 0xFFCA49F0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL63                 0xFFCA49F8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL64                 0xFFCA4A00         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL65                 0xFFCA4A08         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL66                 0xFFCA4A10         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL67                 0xFFCA4A18         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL68                 0xFFCA4A20         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL69                 0xFFCA4A28         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL70                 0xFFCA4A30         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL71                 0xFFCA4A38         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL72                 0xFFCA4A40         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL73                 0xFFCA4A48         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL74                 0xFFCA4A50         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL75                 0xFFCA4A58         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL76                 0xFFCA4A60         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL77                 0xFFCA4A68         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL78                 0xFFCA4A70         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL79                 0xFFCA4A78         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL80                 0xFFCA4A80         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL81                 0xFFCA4A88         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL82                 0xFFCA4A90         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL83                 0xFFCA4A98         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL84                 0xFFCA4AA0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL85                 0xFFCA4AA8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL86                 0xFFCA4AB0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL87                 0xFFCA4AB8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL88                 0xFFCA4AC0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL89                 0xFFCA4AC8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL90                 0xFFCA4AD0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL91                 0xFFCA4AD8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL92                 0xFFCA4AE0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL93                 0xFFCA4AE8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL94                 0xFFCA4AF0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL95                 0xFFCA4AF8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL96                 0xFFCA4B00         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL97                 0xFFCA4B08         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL98                 0xFFCA4B10         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL99                 0xFFCA4B18         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL100                0xFFCA4B20         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL101                0xFFCA4B28         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL102                0xFFCA4B30         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL103                0xFFCA4B38         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL104                0xFFCA4B40         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL105                0xFFCA4B48         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL106                0xFFCA4B50         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL107                0xFFCA4B58         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL108                0xFFCA4B60         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL109                0xFFCA4B68         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL110                0xFFCA4B70         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL111                0xFFCA4B78         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL112                0xFFCA4B80         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL113                0xFFCA4B88         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL114                0xFFCA4B90         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL115                0xFFCA4B98         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL116                0xFFCA4BA0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL117                0xFFCA4BA8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL118                0xFFCA4BB0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL119                0xFFCA4BB8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL120                0xFFCA4BC0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL121                0xFFCA4BC8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL122                0xFFCA4BD0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL123                0xFFCA4BD8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL124                0xFFCA4BE0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL125                0xFFCA4BE8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL126                0xFFCA4BF0         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL127                0xFFCA4BF8         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL128                0xFFCA4C00         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL129                0xFFCA4C08         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL130                0xFFCA4C10         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL131                0xFFCA4C18         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL132                0xFFCA4C20         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL133                0xFFCA4C28         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL134                0xFFCA4C30         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL135                0xFFCA4C38         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL136                0xFFCA4C40         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL137                0xFFCA4C48         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL138                0xFFCA4C50         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL139                0xFFCA4C58         </span><span class="cm">/* SEC IRQ Source Control Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT0                 0xFFCA4804         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT1                 0xFFCA480C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT2                 0xFFCA4814         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT3                 0xFFCA481C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT4                 0xFFCA4824         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT5                 0xFFCA482C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT6                 0xFFCA4834         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT7                 0xFFCA483C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT8                 0xFFCA4844         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT9                 0xFFCA484C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT10                0xFFCA4854         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT11                0xFFCA485C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT12                0xFFCA4864         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT13                0xFFCA486C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT14                0xFFCA4874         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT15                0xFFCA487C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT16                0xFFCA4884         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT17                0xFFCA488C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT18                0xFFCA4894         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT19                0xFFCA489C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT20                0xFFCA48A4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT21                0xFFCA48AC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT22                0xFFCA48B4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT23                0xFFCA48BC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT24                0xFFCA48C4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT25                0xFFCA48CC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT26                0xFFCA48D4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT27                0xFFCA48DC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT28                0xFFCA48E4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT29                0xFFCA48EC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT30                0xFFCA48F4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT31                0xFFCA48FC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT32                0xFFCA4904         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT33                0xFFCA490C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT34                0xFFCA4914         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT35                0xFFCA491C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT36                0xFFCA4924         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT37                0xFFCA492C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT38                0xFFCA4934         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT39                0xFFCA493C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT40                0xFFCA4944         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT41                0xFFCA494C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT42                0xFFCA4954         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT43                0xFFCA495C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT44                0xFFCA4964         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT45                0xFFCA496C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT46                0xFFCA4974         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT47                0xFFCA497C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT48                0xFFCA4984         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT49                0xFFCA498C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT50                0xFFCA4994         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT51                0xFFCA499C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT52                0xFFCA49A4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT53                0xFFCA49AC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT54                0xFFCA49B4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT55                0xFFCA49BC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT56                0xFFCA49C4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT57                0xFFCA49CC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT58                0xFFCA49D4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT59                0xFFCA49DC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT60                0xFFCA49E4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT61                0xFFCA49EC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT62                0xFFCA49F4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT63                0xFFCA49FC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT64                0xFFCA4A04         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT65                0xFFCA4A0C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT66                0xFFCA4A14         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT67                0xFFCA4A1C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT68                0xFFCA4A24         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT69                0xFFCA4A2C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT70                0xFFCA4A34         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT71                0xFFCA4A3C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT72                0xFFCA4A44         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT73                0xFFCA4A4C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT74                0xFFCA4A54         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT75                0xFFCA4A5C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT76                0xFFCA4A64         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT77                0xFFCA4A6C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT78                0xFFCA4A74         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT79                0xFFCA4A7C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT80                0xFFCA4A84         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT81                0xFFCA4A8C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT82                0xFFCA4A94         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT83                0xFFCA4A9C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT84                0xFFCA4AA4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT85                0xFFCA4AAC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT86                0xFFCA4AB4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT87                0xFFCA4ABC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT88                0xFFCA4AC4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT89                0xFFCA4ACC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT90                0xFFCA4AD4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT91                0xFFCA4ADC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT92                0xFFCA4AE4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT93                0xFFCA4AEC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT94                0xFFCA4AF4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT95                0xFFCA4AFC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT96                0xFFCA4B04         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT97                0xFFCA4B0C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT98                0xFFCA4B14         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT99                0xFFCA4B1C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT100               0xFFCA4B24         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT101               0xFFCA4B2C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT102               0xFFCA4B34         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT103               0xFFCA4B3C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT104               0xFFCA4B44         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT105               0xFFCA4B4C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT106               0xFFCA4B54         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT107               0xFFCA4B5C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT108               0xFFCA4B64         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT109               0xFFCA4B6C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT110               0xFFCA4B74         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT111               0xFFCA4B7C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT112               0xFFCA4B84         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT113               0xFFCA4B8C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT114               0xFFCA4B94         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT115               0xFFCA4B9C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT116               0xFFCA4BA4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT117               0xFFCA4BAC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT118               0xFFCA4BB4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT119               0xFFCA4BBC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT120               0xFFCA4BC4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT121               0xFFCA4BCC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT122               0xFFCA4BD4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT123               0xFFCA4BDC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT124               0xFFCA4BE4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT125               0xFFCA4BEC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT126               0xFFCA4BF4         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT127               0xFFCA4BFC         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT128               0xFFCA4C04         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT129               0xFFCA4C0C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT130               0xFFCA4C14         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT131               0xFFCA4C1C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT132               0xFFCA4C24         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT133               0xFFCA4C2C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT134               0xFFCA4C34         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT135               0xFFCA4C3C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT136               0xFFCA4C44         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT137               0xFFCA4C4C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT138               0xFFCA4C54         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT139               0xFFCA4C5C         </span><span class="cm">/* SEC IRQ Source Status Register n */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_CCTL                             Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_CCTL_LOCK                   0x80000000    </span><span class="cm">/* LOCK: Lock */</span><span class="cp"></span>
<span class="cp">#define SEC_CCTL_NMI_EN                 0x00010000    </span><span class="cm">/* NMIEN: Enable */</span><span class="cp"></span>
<span class="cp">#define SEC_CCTL_WAITIDLE               0x00001000    </span><span class="cm">/* WFI: Wait for Idle */</span><span class="cp"></span>
<span class="cp">#define SEC_CCTL_RESET                  0x00000002    </span><span class="cm">/* RESET: Reset */</span><span class="cp"></span>
<span class="cp">#define SEC_CCTL_EN                     0x00000001    </span><span class="cm">/* EN: Enable */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_CSTAT                            Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_CSTAT_NMI                   0x00010000    </span><span class="cm">/* NMI Status */</span><span class="cp"></span>
<span class="cp">#define SEC_CSTAT_WAITING               0x00001000    </span><span class="cm">/* WFI: Waiting */</span><span class="cp"></span>
<span class="cp">#define SEC_CSTAT_VALID_SID             0x00000400    </span><span class="cm">/* SIDV: Valid */</span><span class="cp"></span>
<span class="cp">#define SEC_CSTAT_VALID_ACT             0x00000200    </span><span class="cm">/* ACTV: Valid */</span><span class="cp"></span>
<span class="cp">#define SEC_CSTAT_VALID_PND             0x00000100    </span><span class="cm">/* PNDV: Valid */</span><span class="cp"></span>
<span class="cp">#define SEC_CSTAT_ERRC                  0x00000030    </span><span class="cm">/* Error Cause */</span><span class="cp"></span>
<span class="cp">#define SEC_CSTAT_ACKERR                0x00000010    </span><span class="cm">/* ERRC: Acknowledge Error */</span><span class="cp"></span>
<span class="cp">#define SEC_CSTAT_ERR                   0x00000002    </span><span class="cm">/* ERR: Error Occurred */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_CPND                             Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_CPND_PRIO                   0x0000FF00    </span><span class="cm">/* Highest Pending IRQ Priority */</span><span class="cp"></span>
<span class="cp">#define SEC_CPND_SID                    0x000000FF    </span><span class="cm">/* Highest Pending IRQ Source ID */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_CACT                             Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_CACT_PRIO                   0x0000FF00    </span><span class="cm">/* Highest Active IRQ Priority */</span><span class="cp"></span>
<span class="cp">#define SEC_CACT_SID                    0x000000FF    </span><span class="cm">/* Highest Active IRQ Source ID */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_CPMSK                            Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_CPMSK_LOCK                  0x80000000    </span><span class="cm">/* LOCK: Lock */</span><span class="cp"></span>
<span class="cp">#define SEC_CPMSK_PRIO                  0x000000FF    </span><span class="cm">/* IRQ Priority Mask */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_CGMSK                            Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_CGMSK_LOCK                  0x80000000    </span><span class="cm">/* LOCK: Lock */</span><span class="cp"></span>
<span class="cp">#define SEC_CGMSK_MASK                  0x00000100    </span><span class="cm">/* UGRP: Mask Ungrouped Sources */</span><span class="cp"></span>
<span class="cp">#define SEC_CGMSK_GRP                   0x0000000F    </span><span class="cm">/* Grouped Mask */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_CPLVL                            Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_CPLVL_LOCK                  0x80000000    </span><span class="cm">/* LOCK: Lock */</span><span class="cp"></span>
<span class="cp">#define SEC_CPLVL_PLVL                  0x00000007    </span><span class="cm">/* Priority Levels */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_CSID                             Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_CSID_SID                    0x000000FF    </span><span class="cm">/* Source ID */</span><span class="cp"></span>


<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_FCTL                             Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_FCTL_LOCK                   0x80000000    </span><span class="cm">/* LOCK: Lock */</span><span class="cp"></span>
<span class="cp">#define SEC_FCTL_FLTPND_MODE            0x00002000    </span><span class="cm">/* TES: Fault Pending Mode */</span><span class="cp"></span>
<span class="cp">#define SEC_FCTL_COP_MODE               0x00001000    </span><span class="cm">/* CMS: COP Mode */</span><span class="cp"></span>
<span class="cp">#define SEC_FCTL_FLTIN_EN               0x00000080    </span><span class="cm">/* FIEN: Enable */</span><span class="cp"></span>
<span class="cp">#define SEC_FCTL_SYSRST_EN              0x00000040    </span><span class="cm">/* SREN: Enable */</span><span class="cp"></span>
<span class="cp">#define SEC_FCTL_TRGOUT_EN              0x00000020    </span><span class="cm">/* TOEN: Enable */</span><span class="cp"></span>
<span class="cp">#define SEC_FCTL_FLTOUT_EN              0x00000010    </span><span class="cm">/* FOEN: Enable */</span><span class="cp"></span>
<span class="cp">#define SEC_FCTL_RESET                  0x00000002    </span><span class="cm">/* RESET: Reset */</span><span class="cp"></span>
<span class="cp">#define SEC_FCTL_EN                     0x00000001    </span><span class="cm">/* EN: Enable */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_FSTAT                            Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_FSTAT_NXTFLT                0x00000400    </span><span class="cm">/* NPND: Pending */</span><span class="cp"></span>
<span class="cp">#define SEC_FSTAT_FLTACT                0x00000200    </span><span class="cm">/* ACT: Active Fault */</span><span class="cp"></span>
<span class="cp">#define SEC_FSTAT_FLTPND                0x00000100    </span><span class="cm">/* PND: Pending */</span><span class="cp"></span>
<span class="cp">#define SEC_FSTAT_ERRC                  0x00000030    </span><span class="cm">/* Error Cause */</span><span class="cp"></span>
<span class="cp">#define SEC_FSTAT_ENDERR                0x00000020    </span><span class="cm">/* ERRC: End Error */</span><span class="cp"></span>
<span class="cp">#define SEC_FSTAT_ERR                   0x00000002    </span><span class="cm">/* ERR: Error Occurred */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_FSID                             Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_FSID_SRC_EXTFLT             0x00010000    </span><span class="cm">/* FEXT: Fault External */</span><span class="cp"></span>
<span class="cp">#define SEC_FSID_SID                    0x000000FF    </span><span class="cm">/* Source ID */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_FEND                             Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_FEND_END_EXTFLT             0x00010000    </span><span class="cm">/* FEXT: Fault External */</span><span class="cp"></span>
<span class="cp">#define SEC_FEND_SID                    0x000000FF    </span><span class="cm">/* Source ID */</span><span class="cp"></span>


<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_GCTL                             Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_GCTL_LOCK                   0x80000000    </span><span class="cm">/* Lock */</span><span class="cp"></span>
<span class="cp">#define SEC_GCTL_RESET                  0x00000002    </span><span class="cm">/* Reset */</span><span class="cp"></span>
<span class="cp">#define SEC_GCTL_EN                     0x00000001    </span><span class="cm">/* Enable */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_GSTAT                            Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_GSTAT_LWERR                 0x80000000    </span><span class="cm">/* LWERR: Error Occurred */</span><span class="cp"></span>
<span class="cp">#define SEC_GSTAT_ADRERR                0x40000000    </span><span class="cm">/* ADRERR: Error Occurred */</span><span class="cp"></span>
<span class="cp">#define SEC_GSTAT_SID                   0x00FF0000    </span><span class="cm">/* Source ID for SSI Error */</span><span class="cp"></span>
<span class="cp">#define SEC_GSTAT_SCI                   0x00000F00    </span><span class="cm">/* SCI ID for SCI Error */</span><span class="cp"></span>
<span class="cp">#define SEC_GSTAT_ERRC                  0x00000030    </span><span class="cm">/* Error Cause */</span><span class="cp"></span>
<span class="cp">#define SEC_GSTAT_SCIERR                0x00000010    </span><span class="cm">/* ERRC: SCI Error */</span><span class="cp"></span>
<span class="cp">#define SEC_GSTAT_SSIERR                0x00000020    </span><span class="cm">/* ERRC: SSI Error */</span><span class="cp"></span>
<span class="cp">#define SEC_GSTAT_ERR                   0x00000002    </span><span class="cm">/* ERR: Error Occurred */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_RAISE                            Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_RAISE_SID                   0x000000FF    </span><span class="cm">/* Source ID IRQ Set to Pending */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_END                              Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_END_SID                     0x000000FF    </span><span class="cm">/* Source ID IRQ to End */</span><span class="cp"></span>


<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_SCTL                             Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_SCTL_LOCK                   0x80000000    </span><span class="cm">/* Lock */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL_CTG                    0x0F000000    </span><span class="cm">/* Core Target Select */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL_GRP                    0x000F0000    </span><span class="cm">/* Group Select */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL_PRIO                   0x0000FF00    </span><span class="cm">/* Priority Level Select */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL_ERR_EN                 0x00000010    </span><span class="cm">/* ERREN: Enable */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL_EDGE                   0x00000008    </span><span class="cm">/* ES: Edge Sensitive */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL_SRC_EN                 0x00000004    </span><span class="cm">/* SEN: Enable */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL_FAULT_EN               0x00000002    </span><span class="cm">/* FEN: Enable */</span><span class="cp"></span>
<span class="cp">#define SEC_SCTL_INT_EN                 0x00000001    </span><span class="cm">/* IEN: Enable */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------------------------------------------------------</span>
<span class="cm">        SEC_SSTAT                            Pos/Masks     Description</span>
<span class="cm">   ------------------------------------------------------------------------------------------------------------------------ */</span>
<span class="cp">#define SEC_SSTAT_CHID                  0x00FF0000    </span><span class="cm">/* Channel ID */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT_ACTIVE_SRC            0x00000200    </span><span class="cm">/* ACT: Active Source */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT_PENDING               0x00000100    </span><span class="cm">/* PND: Pending */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT_ERRC                  0x00000030    </span><span class="cm">/* Error Cause */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT_ENDERR                0x00000020    </span><span class="cm">/* ERRC: End Error */</span><span class="cp"></span>
<span class="cp">#define SEC_SSTAT_ERR                   0x00000002    </span><span class="cm">/* Error */</span><span class="cp"></span>


<span class="cm">/* =========================</span>
<span class="cm">        RCU Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">        RCU0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define RCU0_CTL                    0xFFCA6000         </span><span class="cm">/* RCU0 Control Register */</span><span class="cp"></span>
<span class="cp">#define RCU0_STAT                   0xFFCA6004         </span><span class="cm">/* RCU0 Status Register */</span><span class="cp"></span>
<span class="cp">#define RCU0_CRCTL                  0xFFCA6008         </span><span class="cm">/* RCU0 Core Reset Control Register */</span><span class="cp"></span>
<span class="cp">#define RCU0_CRSTAT                 0xFFCA600C         </span><span class="cm">/* RCU0 Core Reset Status Register */</span><span class="cp"></span>
<span class="cp">#define RCU0_SIDIS                  0xFFCA6010         </span><span class="cm">/* RCU0 System Interface Disable Register */</span><span class="cp"></span>
<span class="cp">#define RCU0_SISTAT                 0xFFCA6014         </span><span class="cm">/* RCU0 System Interface Status Register */</span><span class="cp"></span>
<span class="cp">#define RCU0_SVECT_LCK              0xFFCA6018         </span><span class="cm">/* RCU0 SVECT Lock Register */</span><span class="cp"></span>
<span class="cp">#define RCU0_BCODE                  0xFFCA601C         </span><span class="cm">/* RCU0 Boot Code Register */</span><span class="cp"></span>
<span class="cp">#define RCU0_SVECT0                 0xFFCA6020         </span><span class="cm">/* RCU0 Software Vector Register n */</span><span class="cp"></span>
<span class="cp">#define RCU0_SVECT1                 0xFFCA6024         </span><span class="cm">/* RCU0 Software Vector Register n */</span><span class="cp"></span>


<span class="cm">/* =========================</span>
<span class="cm">        CGU0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define CGU0_CTL                    0xFFCA8000         </span><span class="cm">/* CGU0 Control Register */</span><span class="cp"></span>
<span class="cp">#define CGU0_STAT                   0xFFCA8004         </span><span class="cm">/* CGU0 Status Register */</span><span class="cp"></span>
<span class="cp">#define CGU0_DIV                    0xFFCA8008         </span><span class="cm">/* CGU0 Divisor Register */</span><span class="cp"></span>
<span class="cp">#define CGU0_CLKOUTSEL              0xFFCA800C         </span><span class="cm">/* CGU0 CLKOUT Select Register */</span><span class="cp"></span>


<span class="cm">/* =========================</span>
<span class="cm">        DPM Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* =========================</span>
<span class="cm">        DPM0</span>
<span class="cm">   ========================= */</span>
<span class="cp">#define DPM0_CTL                    0xFFCA9000         </span><span class="cm">/* DPM0 Control Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_STAT                   0xFFCA9004         </span><span class="cm">/* DPM0 Status Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_CCBF_DIS               0xFFCA9008         </span><span class="cm">/* DPM0 Core Clock Buffer Disable Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_CCBF_EN                0xFFCA900C         </span><span class="cm">/* DPM0 Core Clock Buffer Enable Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_CCBF_STAT              0xFFCA9010         </span><span class="cm">/* DPM0 Core Clock Buffer Status Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_CCBF_STAT_STKY         0xFFCA9014         </span><span class="cm">/* DPM0 Core Clock Buffer Status Sticky Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_SCBF_DIS               0xFFCA9018         </span><span class="cm">/* DPM0 System Clock Buffer Disable Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_WAKE_EN                0xFFCA901C         </span><span class="cm">/* DPM0 Wakeup Enable Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_WAKE_POL               0xFFCA9020         </span><span class="cm">/* DPM0 Wakeup Polarity Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_WAKE_STAT              0xFFCA9024         </span><span class="cm">/* DPM0 Wakeup Status Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_HIB_DIS                0xFFCA9028         </span><span class="cm">/* DPM0 Hibernate Disable Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_PGCNTR                 0xFFCA902C         </span><span class="cm">/* DPM0 Power Good Counter Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_RESTORE0               0xFFCA9030         </span><span class="cm">/* DPM0 Restore Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_RESTORE1               0xFFCA9034         </span><span class="cm">/* DPM0 Restore Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_RESTORE2               0xFFCA9038         </span><span class="cm">/* DPM0 Restore Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_RESTORE3               0xFFCA903C         </span><span class="cm">/* DPM0 Restore Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_RESTORE4               0xFFCA9040         </span><span class="cm">/* DPM0 Restore Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_RESTORE5               0xFFCA9044         </span><span class="cm">/* DPM0 Restore Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_RESTORE6               0xFFCA9048         </span><span class="cm">/* DPM0 Restore Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_RESTORE7               0xFFCA904C         </span><span class="cm">/* DPM0 Restore Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_RESTORE8               0xFFCA9050         </span><span class="cm">/* DPM0 Restore Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_RESTORE9               0xFFCA9054         </span><span class="cm">/* DPM0 Restore Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_RESTORE10              0xFFCA9058         </span><span class="cm">/* DPM0 Restore Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_RESTORE11              0xFFCA905C         </span><span class="cm">/* DPM0 Restore Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_RESTORE12              0xFFCA9060         </span><span class="cm">/* DPM0 Restore Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_RESTORE13              0xFFCA9064         </span><span class="cm">/* DPM0 Restore Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_RESTORE14              0xFFCA9068         </span><span class="cm">/* DPM0 Restore Register */</span><span class="cp"></span>
<span class="cp">#define DPM0_RESTORE15              0xFFCA906C         </span><span class="cm">/* DPM0 Restore Register */</span><span class="cp"></span>


<span class="cm">/* =========================</span>
<span class="cm">        DBG Registers</span>
<span class="cm">   ========================= */</span>

<span class="cm">/* USB register */</span>
<span class="cp">#define USB_FADDR                  0xFFCC1000         </span><span class="cm">/* USB Device Address in Peripheral Mode */</span><span class="cp"></span>
<span class="cp">#define USB_POWER                  0xFFCC1001         </span><span class="cm">/* USB Power and Device Control */</span><span class="cp"></span>
<span class="cp">#define USB_INTRTX                 0xFFCC1002         </span><span class="cm">/* USB Transmit Interrupt */</span><span class="cp"></span>
<span class="cp">#define USB_INTRRX                 0xFFCC1004         </span><span class="cm">/* USB Receive Interrupts */</span><span class="cp"></span>
<span class="cp">#define USB_INTRTXE                0xFFCC1006         </span><span class="cm">/* USB Transmit Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define USB_INTRRXE                0xFFCC1008         </span><span class="cm">/* USB Receive Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define USB_INTRUSB                    0xFFCC100A         </span><span class="cm">/* USB USB Interrupts */</span><span class="cp"></span>
<span class="cp">#define USB_INTRUSBE                    0xFFCC100B         </span><span class="cm">/* USB USB Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define USB_FRAME                  0xFFCC100C         </span><span class="cm">/* USB Frame Number */</span><span class="cp"></span>
<span class="cp">#define USB_INDEX                  0xFFCC100E         </span><span class="cm">/* USB Index */</span><span class="cp"></span>
<span class="cp">#define USB_TESTMODE               0xFFCC100F         </span><span class="cm">/* USB Testmodes */</span><span class="cp"></span>
<span class="cp">#define USB_EPI_TXMAXP0            0xFFCC1010         </span><span class="cm">/* USB Transmit Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_NI0_TXMAXP          0xFFCC1010</span>
<span class="cp">#define USB_EP0I_CSR0_H            0xFFCC1012         </span><span class="cm">/* USB Config and Status EP0 */</span><span class="cp"></span>
<span class="cp">#define USB_EPI_TXCSR0_H           0xFFCC1012         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP0I_CSR0_P            0xFFCC1012         </span><span class="cm">/* USB Config and Status EP0 */</span><span class="cp"></span>
<span class="cp">#define USB_EPI_TXCSR0_P           0xFFCC1012         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EPI_RXMAXP0            0xFFCC1014         </span><span class="cm">/* USB Receive Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EPI_RXCSR0_H           0xFFCC1016         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EPI_RXCSR0_P           0xFFCC1016         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP0I_CNT0              0xFFCC1018         </span><span class="cm">/* USB Number of Received Bytes for Endpoint 0 */</span><span class="cp"></span>
<span class="cp">#define USB_EPI_RXCNT0             0xFFCC1018         </span><span class="cm">/* USB Number of Byte Received */</span><span class="cp"></span>
<span class="cp">#define USB_EP0I_TYPE0             0xFFCC101A         </span><span class="cm">/* USB Speed for Endpoint 0 */</span><span class="cp"></span>
<span class="cp">#define USB_EPI_TXTYPE0            0xFFCC101A         </span><span class="cm">/* USB Transmit Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP0I_NAKLIMIT0         0xFFCC101B         </span><span class="cm">/* USB NAK Response Timeout for Endpoint 0 */</span><span class="cp"></span>
<span class="cp">#define USB_EPI_TXINTERVAL0        0xFFCC101B         </span><span class="cm">/* USB Transmit Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EPI_RXTYPE0            0xFFCC101C         </span><span class="cm">/* USB Receive Type */</span><span class="cp"></span>
<span class="cp">#define USB_EPI_RXINTERVAL0        0xFFCC101D         </span><span class="cm">/* USB Receive Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP0I_CFGDATA0          0xFFCC101F         </span><span class="cm">/* USB Configuration Information */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOB0                 0xFFCC1020         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOB1                 0xFFCC1024         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOB2                 0xFFCC1028         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOB3                 0xFFCC102C         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOB4                 0xFFCC1030         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOB5                 0xFFCC1034         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOB6                 0xFFCC1038         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOB7                 0xFFCC103C         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOB8                 0xFFCC1040         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOB9                 0xFFCC1044         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOB10                0xFFCC1048         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOB11                0xFFCC104C         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOH0                 0xFFCC1020         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOH1                 0xFFCC1024         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOH2                 0xFFCC1028         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOH3                 0xFFCC102C         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOH4                 0xFFCC1030         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOH5                 0xFFCC1034         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOH6                 0xFFCC1038         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOH7                 0xFFCC103C         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOH8                 0xFFCC1040         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOH9                 0xFFCC1044         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOH10                0xFFCC1048         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFOH11                0xFFCC104C         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFO0                  0xFFCC1020         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_EP0_FIFO               0xFFCC1020</span>
<span class="cp">#define USB_FIFO1                  0xFFCC1024         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFO2                  0xFFCC1028         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFO3                  0xFFCC102C         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFO4                  0xFFCC1030         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFO5                  0xFFCC1034         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFO6                  0xFFCC1038         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFO7                  0xFFCC103C         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFO8                  0xFFCC1040         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFO9                  0xFFCC1044         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFO10                 0xFFCC1048         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_FIFO11                 0xFFCC104C         </span><span class="cm">/* USB FIFO Data */</span><span class="cp"></span>
<span class="cp">#define USB_OTG_DEV_CTL                0xFFCC1060         </span><span class="cm">/* USB Device Control */</span><span class="cp"></span>
<span class="cp">#define USB_TXFIFOSZ               0xFFCC1062         </span><span class="cm">/* USB Transmit FIFO Size */</span><span class="cp"></span>
<span class="cp">#define USB_RXFIFOSZ               0xFFCC1063         </span><span class="cm">/* USB Receive FIFO Size */</span><span class="cp"></span>
<span class="cp">#define USB_TXFIFOADDR             0xFFCC1064         </span><span class="cm">/* USB Transmit FIFO Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXFIFOADDR             0xFFCC1066         </span><span class="cm">/* USB Receive FIFO Address */</span><span class="cp"></span>
<span class="cp">#define USB_VENDSTAT               0xFFCC1068         </span><span class="cm">/* USB Vendor Status */</span><span class="cp"></span>
<span class="cp">#define USB_HWVERS                 0xFFCC106C         </span><span class="cm">/* USB Hardware Version */</span><span class="cp"></span>
<span class="cp">#define USB_EPINFO                 0xFFCC1078         </span><span class="cm">/* USB Endpoint Info */</span><span class="cp"></span>
<span class="cp">#define USB_RAMINFO                0xFFCC1079         </span><span class="cm">/* USB Ram Information */</span><span class="cp"></span>
<span class="cp">#define USB_LINKINFO               0xFFCC107A         </span><span class="cm">/* USB Programmable Delay Values */</span><span class="cp"></span>
<span class="cp">#define USB_VPLEN                  0xFFCC107B         </span><span class="cm">/* USB VBus Pulse Duration */</span><span class="cp"></span>
<span class="cp">#define USB_HS_EOF1                0xFFCC107C         </span><span class="cm">/* USB High Speed End of Frame Remaining */</span><span class="cp"></span>
<span class="cp">#define USB_FS_EOF1                0xFFCC107D         </span><span class="cm">/* USB Full Speed End of Frame Remaining */</span><span class="cp"></span>
<span class="cp">#define USB_LS_EOF1                0xFFCC107E         </span><span class="cm">/* USB Low Speed End of Frame Remaining */</span><span class="cp"></span>
<span class="cp">#define USB_SOFT_RST               0xFFCC107F         </span><span class="cm">/* USB Software Reset */</span><span class="cp"></span>
<span class="cp">#define USB_TXFUNCADDR0            0xFFCC1080         </span><span class="cm">/* USB Transmit Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXFUNCADDR1            0xFFCC1088         </span><span class="cm">/* USB Transmit Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXFUNCADDR2            0xFFCC1090         </span><span class="cm">/* USB Transmit Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXFUNCADDR3            0xFFCC1098         </span><span class="cm">/* USB Transmit Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXFUNCADDR4            0xFFCC10A0         </span><span class="cm">/* USB Transmit Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXFUNCADDR5            0xFFCC10A8         </span><span class="cm">/* USB Transmit Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXFUNCADDR6            0xFFCC10B0         </span><span class="cm">/* USB Transmit Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXFUNCADDR7            0xFFCC10B8         </span><span class="cm">/* USB Transmit Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXFUNCADDR8            0xFFCC10C0         </span><span class="cm">/* USB Transmit Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXFUNCADDR9            0xFFCC10C8         </span><span class="cm">/* USB Transmit Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXFUNCADDR10           0xFFCC10D0         </span><span class="cm">/* USB Transmit Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXFUNCADDR11           0xFFCC10D8         </span><span class="cm">/* USB Transmit Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBADDR0             0xFFCC1082         </span><span class="cm">/* USB Transmit Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBADDR1             0xFFCC108A         </span><span class="cm">/* USB Transmit Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBADDR2             0xFFCC1092         </span><span class="cm">/* USB Transmit Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBADDR3             0xFFCC109A         </span><span class="cm">/* USB Transmit Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBADDR4             0xFFCC10A2         </span><span class="cm">/* USB Transmit Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBADDR5             0xFFCC10AA         </span><span class="cm">/* USB Transmit Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBADDR6             0xFFCC10B2         </span><span class="cm">/* USB Transmit Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBADDR7             0xFFCC10BA         </span><span class="cm">/* USB Transmit Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBADDR8             0xFFCC10C2         </span><span class="cm">/* USB Transmit Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBADDR9             0xFFCC10CA         </span><span class="cm">/* USB Transmit Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBADDR10            0xFFCC10D2         </span><span class="cm">/* USB Transmit Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBADDR11            0xFFCC10DA         </span><span class="cm">/* USB Transmit Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBPORT0             0xFFCC1083         </span><span class="cm">/* USB Transmit Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBPORT1             0xFFCC108B         </span><span class="cm">/* USB Transmit Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBPORT2             0xFFCC1093         </span><span class="cm">/* USB Transmit Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBPORT3             0xFFCC109B         </span><span class="cm">/* USB Transmit Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBPORT4             0xFFCC10A3         </span><span class="cm">/* USB Transmit Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBPORT5             0xFFCC10AB         </span><span class="cm">/* USB Transmit Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBPORT6             0xFFCC10B3         </span><span class="cm">/* USB Transmit Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBPORT7             0xFFCC10BB         </span><span class="cm">/* USB Transmit Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBPORT8             0xFFCC10C3         </span><span class="cm">/* USB Transmit Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBPORT9             0xFFCC10CB         </span><span class="cm">/* USB Transmit Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBPORT10            0xFFCC10D3         </span><span class="cm">/* USB Transmit Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_TXHUBPORT11            0xFFCC10DB         </span><span class="cm">/* USB Transmit Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_RXFUNCADDR0            0xFFCC1084         </span><span class="cm">/* USB Receive Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXFUNCADDR1            0xFFCC108C         </span><span class="cm">/* USB Receive Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXFUNCADDR2            0xFFCC1094         </span><span class="cm">/* USB Receive Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXFUNCADDR3            0xFFCC109C         </span><span class="cm">/* USB Receive Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXFUNCADDR4            0xFFCC10A4         </span><span class="cm">/* USB Receive Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXFUNCADDR5            0xFFCC10AC         </span><span class="cm">/* USB Receive Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXFUNCADDR6            0xFFCC10B4         </span><span class="cm">/* USB Receive Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXFUNCADDR7            0xFFCC10BC         </span><span class="cm">/* USB Receive Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXFUNCADDR8            0xFFCC10C4         </span><span class="cm">/* USB Receive Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXFUNCADDR9            0xFFCC10CC         </span><span class="cm">/* USB Receive Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXFUNCADDR10           0xFFCC10D4         </span><span class="cm">/* USB Receive Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXFUNCADDR11           0xFFCC10DC         </span><span class="cm">/* USB Receive Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBADDR0             0xFFCC1086         </span><span class="cm">/* USB Receive Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBADDR1             0xFFCC108E         </span><span class="cm">/* USB Receive Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBADDR2             0xFFCC1096         </span><span class="cm">/* USB Receive Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBADDR3             0xFFCC109E         </span><span class="cm">/* USB Receive Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBADDR4             0xFFCC10A6         </span><span class="cm">/* USB Receive Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBADDR5             0xFFCC10AE         </span><span class="cm">/* USB Receive Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBADDR6             0xFFCC10B6         </span><span class="cm">/* USB Receive Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBADDR7             0xFFCC10BE         </span><span class="cm">/* USB Receive Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBADDR8             0xFFCC10C6         </span><span class="cm">/* USB Receive Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBADDR9             0xFFCC10CE         </span><span class="cm">/* USB Receive Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBADDR10            0xFFCC10D6         </span><span class="cm">/* USB Receive Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBADDR11            0xFFCC10DE         </span><span class="cm">/* USB Receive Hub Address */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBPORT0             0xFFCC1087         </span><span class="cm">/* USB Receive Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBPORT1             0xFFCC108F         </span><span class="cm">/* USB Receive Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBPORT2             0xFFCC1097         </span><span class="cm">/* USB Receive Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBPORT3             0xFFCC109F         </span><span class="cm">/* USB Receive Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBPORT4             0xFFCC10A7         </span><span class="cm">/* USB Receive Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBPORT5             0xFFCC10AF         </span><span class="cm">/* USB Receive Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBPORT6             0xFFCC10B7         </span><span class="cm">/* USB Receive Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBPORT7             0xFFCC10BF         </span><span class="cm">/* USB Receive Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBPORT8             0xFFCC10C7         </span><span class="cm">/* USB Receive Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBPORT9             0xFFCC10CF         </span><span class="cm">/* USB Receive Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBPORT10            0xFFCC10D7         </span><span class="cm">/* USB Receive Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_RXHUBPORT11            0xFFCC10DF         </span><span class="cm">/* USB Receive Hub Port */</span><span class="cp"></span>
<span class="cp">#define USB_EP0_CSR0_H             0xFFCC1102         </span><span class="cm">/* USB Config and Status EP0 */</span><span class="cp"></span>
<span class="cp">#define USB_EP0_CSR0_P             0xFFCC1102         </span><span class="cm">/* USB Config and Status EP0 */</span><span class="cp"></span>
<span class="cp">#define USB_EP0_CNT0               0xFFCC1108         </span><span class="cm">/* USB Number of Received Bytes for Endpoint 0 */</span><span class="cp"></span>
<span class="cp">#define USB_EP0_TYPE0              0xFFCC110A         </span><span class="cm">/* USB Speed for Endpoint 0 */</span><span class="cp"></span>
<span class="cp">#define USB_EP0_NAKLIMIT0          0xFFCC110B         </span><span class="cm">/* USB NAK Response Timeout for Endpoint 0 */</span><span class="cp"></span>
<span class="cp">#define USB_EP0_CFGDATA0           0xFFCC110F         </span><span class="cm">/* USB Configuration Information */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXMAXP0             0xFFCC1110         </span><span class="cm">/* USB Transmit Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXMAXP1             0xFFCC1120         </span><span class="cm">/* USB Transmit Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXMAXP2             0xFFCC1130         </span><span class="cm">/* USB Transmit Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXMAXP3             0xFFCC1140         </span><span class="cm">/* USB Transmit Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXMAXP4             0xFFCC1150         </span><span class="cm">/* USB Transmit Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXMAXP5             0xFFCC1160         </span><span class="cm">/* USB Transmit Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXMAXP6             0xFFCC1170         </span><span class="cm">/* USB Transmit Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXMAXP7             0xFFCC1180         </span><span class="cm">/* USB Transmit Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXMAXP8             0xFFCC1190         </span><span class="cm">/* USB Transmit Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXMAXP9             0xFFCC11A0         </span><span class="cm">/* USB Transmit Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXMAXP10            0xFFCC11B0         </span><span class="cm">/* USB Transmit Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR0_H            0xFFCC1112         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR1_H            0xFFCC1122         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR2_H            0xFFCC1132         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR3_H            0xFFCC1142         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR4_H            0xFFCC1152         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR5_H            0xFFCC1162         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR6_H            0xFFCC1172         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR7_H            0xFFCC1182         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR8_H            0xFFCC1192         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR9_H            0xFFCC11A2         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR10_H           0xFFCC11B2         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR0_P            0xFFCC1112         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR1_P            0xFFCC1122         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR2_P            0xFFCC1132         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR3_P            0xFFCC1142         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR4_P            0xFFCC1152         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR5_P            0xFFCC1162         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR6_P            0xFFCC1172         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR7_P            0xFFCC1182         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR8_P            0xFFCC1192         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR9_P            0xFFCC11A2         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXCSR10_P           0xFFCC11B2         </span><span class="cm">/* USB Transmit Configuration and Status */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXMAXP0             0xFFCC1114         </span><span class="cm">/* USB Receive Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXMAXP1             0xFFCC1124         </span><span class="cm">/* USB Receive Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXMAXP2             0xFFCC1134         </span><span class="cm">/* USB Receive Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXMAXP3             0xFFCC1144         </span><span class="cm">/* USB Receive Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXMAXP4             0xFFCC1154         </span><span class="cm">/* USB Receive Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXMAXP5             0xFFCC1164         </span><span class="cm">/* USB Receive Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXMAXP6             0xFFCC1174         </span><span class="cm">/* USB Receive Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXMAXP7             0xFFCC1184         </span><span class="cm">/* USB Receive Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXMAXP8             0xFFCC1194         </span><span class="cm">/* USB Receive Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXMAXP9             0xFFCC11A4         </span><span class="cm">/* USB Receive Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXMAXP10            0xFFCC11B4         </span><span class="cm">/* USB Receive Maximum Packet Length */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR0_H            0xFFCC1116         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR1_H            0xFFCC1126         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR2_H            0xFFCC1136         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR3_H            0xFFCC1146         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR4_H            0xFFCC1156         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR5_H            0xFFCC1166         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR6_H            0xFFCC1176         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR7_H            0xFFCC1186         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR8_H            0xFFCC1196         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR9_H            0xFFCC11A6         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR10_H           0xFFCC11B6         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR0_P            0xFFCC1116         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR1_P            0xFFCC1126         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR2_P            0xFFCC1136         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR3_P            0xFFCC1146         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR4_P            0xFFCC1156         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR5_P            0xFFCC1166         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR6_P            0xFFCC1176         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR7_P            0xFFCC1186         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR8_P            0xFFCC1196         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR9_P            0xFFCC11A6         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCSR10_P           0xFFCC11B6         </span><span class="cm">/* USB Receive Configuration and Status Register */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCNT0              0xFFCC1118         </span><span class="cm">/* USB Number of Byte Received */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCNT1              0xFFCC1128         </span><span class="cm">/* USB Number of Byte Received */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCNT2              0xFFCC1138         </span><span class="cm">/* USB Number of Byte Received */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCNT3              0xFFCC1148         </span><span class="cm">/* USB Number of Byte Received */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCNT4              0xFFCC1158         </span><span class="cm">/* USB Number of Byte Received */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCNT5              0xFFCC1168         </span><span class="cm">/* USB Number of Byte Received */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCNT6              0xFFCC1178         </span><span class="cm">/* USB Number of Byte Received */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCNT7              0xFFCC1188         </span><span class="cm">/* USB Number of Byte Received */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCNT8              0xFFCC1198         </span><span class="cm">/* USB Number of Byte Received */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCNT9              0xFFCC11A8         </span><span class="cm">/* USB Number of Byte Received */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXCNT10             0xFFCC11B8         </span><span class="cm">/* USB Number of Byte Received */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXTYPE0             0xFFCC111A         </span><span class="cm">/* USB Transmit Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXTYPE1             0xFFCC112A         </span><span class="cm">/* USB Transmit Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXTYPE2             0xFFCC113A         </span><span class="cm">/* USB Transmit Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXTYPE3             0xFFCC114A         </span><span class="cm">/* USB Transmit Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXTYPE4             0xFFCC115A         </span><span class="cm">/* USB Transmit Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXTYPE5             0xFFCC116A         </span><span class="cm">/* USB Transmit Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXTYPE6             0xFFCC117A         </span><span class="cm">/* USB Transmit Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXTYPE7             0xFFCC118A         </span><span class="cm">/* USB Transmit Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXTYPE8             0xFFCC119A         </span><span class="cm">/* USB Transmit Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXTYPE9             0xFFCC11AA         </span><span class="cm">/* USB Transmit Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXTYPE10            0xFFCC11BA         </span><span class="cm">/* USB Transmit Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXINTERVAL0         0xFFCC111B         </span><span class="cm">/* USB Transmit Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXINTERVAL1         0xFFCC112B         </span><span class="cm">/* USB Transmit Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXINTERVAL2         0xFFCC113B         </span><span class="cm">/* USB Transmit Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXINTERVAL3         0xFFCC114B         </span><span class="cm">/* USB Transmit Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXINTERVAL4         0xFFCC115B         </span><span class="cm">/* USB Transmit Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXINTERVAL5         0xFFCC116B         </span><span class="cm">/* USB Transmit Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXINTERVAL6         0xFFCC117B         </span><span class="cm">/* USB Transmit Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXINTERVAL7         0xFFCC118B         </span><span class="cm">/* USB Transmit Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXINTERVAL8         0xFFCC119B         </span><span class="cm">/* USB Transmit Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXINTERVAL9         0xFFCC11AB         </span><span class="cm">/* USB Transmit Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_TXINTERVAL10        0xFFCC11BB         </span><span class="cm">/* USB Transmit Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXTYPE0             0xFFCC111C         </span><span class="cm">/* USB Receive Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXTYPE1             0xFFCC112C         </span><span class="cm">/* USB Receive Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXTYPE2             0xFFCC113C         </span><span class="cm">/* USB Receive Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXTYPE3             0xFFCC114C         </span><span class="cm">/* USB Receive Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXTYPE4             0xFFCC115C         </span><span class="cm">/* USB Receive Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXTYPE5             0xFFCC116C         </span><span class="cm">/* USB Receive Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXTYPE6             0xFFCC117C         </span><span class="cm">/* USB Receive Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXTYPE7             0xFFCC118C         </span><span class="cm">/* USB Receive Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXTYPE8             0xFFCC119C         </span><span class="cm">/* USB Receive Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXTYPE9             0xFFCC11AC         </span><span class="cm">/* USB Receive Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXTYPE10            0xFFCC11BC         </span><span class="cm">/* USB Receive Type */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXINTERVAL0         0xFFCC111D         </span><span class="cm">/* USB Receive Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXINTERVAL1         0xFFCC112D         </span><span class="cm">/* USB Receive Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXINTERVAL2         0xFFCC113D         </span><span class="cm">/* USB Receive Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXINTERVAL3         0xFFCC114D         </span><span class="cm">/* USB Receive Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXINTERVAL4         0xFFCC115D         </span><span class="cm">/* USB Receive Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXINTERVAL5         0xFFCC116D         </span><span class="cm">/* USB Receive Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXINTERVAL6         0xFFCC117D         </span><span class="cm">/* USB Receive Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXINTERVAL7         0xFFCC118D         </span><span class="cm">/* USB Receive Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXINTERVAL8         0xFFCC119D         </span><span class="cm">/* USB Receive Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXINTERVAL9         0xFFCC11AD         </span><span class="cm">/* USB Receive Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_EP_RXINTERVAL10        0xFFCC11BD         </span><span class="cm">/* USB Receive Polling Interval */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_IRQ                0xFFCC1200         </span><span class="cm">/* USB Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_CTL0               0xFFCC1204         </span><span class="cm">/* USB DMA Control */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_CTL1               0xFFCC1214         </span><span class="cm">/* USB DMA Control */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_CTL2               0xFFCC1224         </span><span class="cm">/* USB DMA Control */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_CTL3               0xFFCC1234         </span><span class="cm">/* USB DMA Control */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_CTL4               0xFFCC1244         </span><span class="cm">/* USB DMA Control */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_CTL5               0xFFCC1254         </span><span class="cm">/* USB DMA Control */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_CTL6               0xFFCC1264         </span><span class="cm">/* USB DMA Control */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_CTL7               0xFFCC1274         </span><span class="cm">/* USB DMA Control */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_ADDR0              0xFFCC1208         </span><span class="cm">/* USB DMA Address */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_ADDR1              0xFFCC1218         </span><span class="cm">/* USB DMA Address */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_ADDR2              0xFFCC1228         </span><span class="cm">/* USB DMA Address */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_ADDR3              0xFFCC1238         </span><span class="cm">/* USB DMA Address */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_ADDR4              0xFFCC1248         </span><span class="cm">/* USB DMA Address */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_ADDR5              0xFFCC1258         </span><span class="cm">/* USB DMA Address */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_ADDR6              0xFFCC1268         </span><span class="cm">/* USB DMA Address */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_ADDR7              0xFFCC1278         </span><span class="cm">/* USB DMA Address */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_CNT0               0xFFCC120C         </span><span class="cm">/* USB DMA Count */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_CNT1               0xFFCC121C         </span><span class="cm">/* USB DMA Count */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_CNT2               0xFFCC122C         </span><span class="cm">/* USB DMA Count */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_CNT3               0xFFCC123C         </span><span class="cm">/* USB DMA Count */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_CNT4               0xFFCC124C         </span><span class="cm">/* USB DMA Count */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_CNT5               0xFFCC125C         </span><span class="cm">/* USB DMA Count */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_CNT6               0xFFCC126C         </span><span class="cm">/* USB DMA Count */</span><span class="cp"></span>
<span class="cp">#define USB_DMA_CNT7               0xFFCC127C         </span><span class="cm">/* USB DMA Count */</span><span class="cp"></span>
<span class="cp">#define USB_RQPKTCNT0              0xFFCC1300         </span><span class="cm">/* USB Request Packet Count */</span><span class="cp"></span>
<span class="cp">#define USB_RQPKTCNT1              0xFFCC1304         </span><span class="cm">/* USB Request Packet Count */</span><span class="cp"></span>
<span class="cp">#define USB_RQPKTCNT2              0xFFCC1308         </span><span class="cm">/* USB Request Packet Count */</span><span class="cp"></span>
<span class="cp">#define USB_RQPKTCNT3              0xFFCC130C         </span><span class="cm">/* USB Request Packet Count */</span><span class="cp"></span>
<span class="cp">#define USB_RQPKTCNT4              0xFFCC1310         </span><span class="cm">/* USB Request Packet Count */</span><span class="cp"></span>
<span class="cp">#define USB_RQPKTCNT5              0xFFCC1314         </span><span class="cm">/* USB Request Packet Count */</span><span class="cp"></span>
<span class="cp">#define USB_RQPKTCNT6              0xFFCC1318         </span><span class="cm">/* USB Request Packet Count */</span><span class="cp"></span>
<span class="cp">#define USB_RQPKTCNT7              0xFFCC131C         </span><span class="cm">/* USB Request Packet Count */</span><span class="cp"></span>
<span class="cp">#define USB_RQPKTCNT8              0xFFCC1320         </span><span class="cm">/* USB Request Packet Count */</span><span class="cp"></span>
<span class="cp">#define USB_RQPKTCNT9              0xFFCC1324         </span><span class="cm">/* USB Request Packet Count */</span><span class="cp"></span>
<span class="cp">#define USB_RQPKTCNT10             0xFFCC1328         </span><span class="cm">/* USB Request Packet Count */</span><span class="cp"></span>
<span class="cp">#define USB_CT_UCH                 0xFFCC1344         </span><span class="cm">/* USB Chirp Timeout */</span><span class="cp"></span>
<span class="cp">#define USB_CT_HHSRTN              0xFFCC1346         </span><span class="cm">/* USB High Speed Resume Return to Normal */</span><span class="cp"></span>
<span class="cp">#define USB_CT_HSBT                0xFFCC1348         </span><span class="cm">/* USB High Speed Timeout */</span><span class="cp"></span>
<span class="cp">#define USB_LPM_ATTR               0xFFCC1360         </span><span class="cm">/* USB LPM Attribute */</span><span class="cp"></span>
<span class="cp">#define USB_LPM_CTL                0xFFCC1362         </span><span class="cm">/* USB LPM Control */</span><span class="cp"></span>
<span class="cp">#define USB_LPM_IEN                0xFFCC1363         </span><span class="cm">/* USB LPM Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define USB_LPM_IRQ                0xFFCC1364         </span><span class="cm">/* USB LPM Interrupt */</span><span class="cp"></span>
<span class="cp">#define USB_LPM_FADDR              0xFFCC1365         </span><span class="cm">/* USB LPM Function Address */</span><span class="cp"></span>
<span class="cp">#define USB_VBUS_CTL               0xFFCC1380         </span><span class="cm">/* USB VBus Control */</span><span class="cp"></span>
<span class="cp">#define USB_BAT_CHG                0xFFCC1381         </span><span class="cm">/* USB Battery Charging */</span><span class="cp"></span>
<span class="cp">#define USB_PHY_CTL                0xFFCC1394         </span><span class="cm">/* USB PHY Control */</span><span class="cp"></span>
<span class="cp">#define USB_TESTCTL                0xFFCC1397         </span><span class="cm">/* USB Test Control */</span><span class="cp"></span>
<span class="cp">#define USB_PLL_OSC                0xFFCC1398         </span><span class="cm">/* USB PLL and Oscillator Control */</span><span class="cp"></span>



<span class="cm">/* =========================</span>
<span class="cm">        CHIPID</span>
<span class="cm">   ========================= */</span>

<span class="cp">#define                           CHIPID  0xffc00014</span>
<span class="cm">/* CHIPID Masks */</span>
<span class="cp">#define                   CHIPID_VERSION  0xF0000000</span>
<span class="cp">#define                    CHIPID_FAMILY  0x0FFFF000</span>
<span class="cp">#define               CHIPID_MANUFACTURE  0x00000FFE</span>


<span class="cp">#endif </span><span class="cm">/* _DEF_BF60X_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
