Oh no...

Cycle: 20
RARS instruction number: 21	Instruction: slli x25,x8,4
Expected:	Register Write to Reg: 0x19 Val: 0x12233440
Got     :	Register Write to Reg: 0x19 Val: 0xXXXXXXXX
Incorrect write

Cycle: 21
RARS instruction number: 22	Instruction: srli x26,x8,8
Expected:	Register Write to Reg: 0x1A Val: 0x00112233
Got     :	Register Write to Reg: 0x1A Val: 0xXXXXXXXX
Incorrect write

Cycle: 23
RARS instruction number: 24	Instruction: srai x27,x5,4
Expected:	Register Write to Reg: 0x1B Val: 0xF8000000
Got     :	Register Write to Reg: 0x1B Val: 0xXXXXXXXX
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


