# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/spi/nvidia,tegra20-sflash.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: NVIDIA Tegra20 SFLASH controller.

maintainers:
  - Laxman Dewangan <ldewangan@nvidia.com>
  - Stephen Warren <swarren@nvidia.com>
description: test

properties:
  compatible:
    items:
      - const: nvidia,tegra20-sflash
    minItems: 1
    maxItems: 1
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupts: {}
  '#address-cells':
    const: 0x1
  '#size-cells':
    const: 0x0
  clocks: {}
  resets: {}
  reset-names:
    items:
      - const: spi
    minItems: 1
    maxItems: 1
    additionalItems: false
  dmas: {}
  dma-names:
    items:
      - const: rx
      - const: tx
    minItems: 2
    maxItems: 2
    additionalItems: false
  spi-max-frequency: {}
historical: |+
  NVIDIA Tegra20 SFLASH controller.

  Required properties:
  - compatible : should be "nvidia,tegra20-sflash".
  - reg: Should contain SFLASH registers location and length.
  - interrupts: Should contain SFLASH interrupts.
  - clocks : Must contain one entry, for the module clock.
    See ../clocks/clock-bindings.txt for details.
  - resets : Must contain an entry for each entry in reset-names.
    See ../reset/reset.txt for details.
  - reset-names : Must include the following entries:
    - spi
  - dmas : Must contain an entry for each entry in clock-names.
    See ../dma/dma.txt for details.
  - dma-names : Must include the following entries:
    - rx
    - tx

  Recommended properties:
  - spi-max-frequency: Definition as per
                       Documentation/devicetree/bindings/spi/spi-bus.txt

...
