// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
// output of the AND gate

// module that implements an OR gate

module or_gate( 
ï¿½// assign the OR of a and b to out
// output of the OR gate

// module that implements a NOT gate

module not_gate( 
// assign the NOT of a to out
// output of the NOT gate

// module that implements a NOT gate

module not_gate( 
// assign the NOT of a to out
// output of the NOT gate

// module that implements an XOR gate

module xor_gate( 
// assign the XOR of a and b to out
// output of the XOR gate

// module that implements a XNOR gate

module xnor_gate( 
// assign the XNOR of a and b to out
// output of the XNOR gate

// module that implements a XNOR gate

moduleendmodule
