{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@284:308@HdlStmIf", "      dac_data <= dac_iqcor_data_s[15:4];\n    end\n  end\n\n  generate\n  if (DP_DISABLE == 1) begin\n  assign dac_iqcor_valid_s = dac_valid;\n  assign dac_iqcor_data_s = {dac_data_out, 4'd0};\n  end else begin\n  ad_iqcor #(.IQSEL (IQSEL)) i_ad_iqcor (\n    .clk (dac_clk),\n    .valid (dac_valid),\n    .data_i ({dac_data_i_s, 4'd0}),\n    .data_q ({dac_data_q_s, 4'd0}),\n    .valid_out (dac_iqcor_valid_s),\n    .data_out (dac_iqcor_data_s),\n    .iqcor_enable (dac_iqcor_enb_s),\n    .iqcor_coeff_1 (dac_iqcor_coeff_1_s),\n    .iqcor_coeff_2 (dac_iqcor_coeff_2_s));\n  end\n  endgenerate\n\n  // dac mux\n\n  always @(posedge dac_clk) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[289, "  if (DP_DISABLE == 1) begin\n"], [293, "  ad_iqcor #(.IQSEL (IQSEL)) i_ad_iqcor (\n"], [296, "    .data_i ({dac_data_i_s, 4'd0}),\n"], [297, "    .data_q ({dac_data_q_s, 4'd0}),\n"]], "Add": [[289, "  if (DATAPATH_DISABLE == 1) begin\n"], [293, "  ad_iqcor #(.Q_OR_I_N (Q_OR_I_N)) i_ad_iqcor (\n"], [297, "    .data_in ({dac_data_out, 4'd0}),\n"], [297, "    .data_iq ({dac_data_in, 4'd0}),\n"]]}}