

================================================================
== Vivado HLS Report for 'HTA2048_theta'
================================================================
* Date:           Mon Jul 30 18:44:09 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HTA2048_0
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        |- Loop 2  |    6|    6|         2|          -|          -|     3|    no    |
        |- Loop 3  |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 4  |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 5  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 6  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 18 19 }
  Pipeline-1 : II = 2, D = 2, States = { 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp)
	30  / (tmp & !tmp_73)
	31  / (tmp & tmp_73)
4 --> 
	5  / (tmp_6)
	29  / (!tmp_6)
5 --> 
	6  / (!tmp_13)
	14  / (tmp_13)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_23)
	10  / (tmp_23)
9 --> 
	10  / true
10 --> 
	8  / (!tmp_23 & tmp_58)
	11  / (tmp_23) | (!tmp_58)
11 --> 
	12  / (!tmp_116)
	24  / (tmp_116)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	20  / (!tmp_29)
	19  / (tmp_29)
19 --> 
	18  / true
20 --> 
	21  / true
21 --> 
	22  / (tmp_59)
	24  / (!tmp_59)
22 --> 
	23  / true
23 --> 
	21  / true
24 --> 
	25  / (!tmp_13)
	27  / (tmp_13)
25 --> 
	26  / true
26 --> 
	29  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	51  / true
30 --> 
	32  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / (!tmp_18 & !tmp_85)
	35  / (!tmp_18 & tmp_85)
	51  / (tmp_18)
34 --> 
	40  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	46  / (tmp_111)
	41  / (!tmp_111)
41 --> 
	43  / (!tmp_77)
	42  / (tmp_77)
42 --> 
	41  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	51  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / (!tmp_82)
	50  / (tmp_82)
49 --> 
	48  / true
50 --> 
	51  / true
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%cmd = alloca i8, align 1"   --->   Operation 52 'alloca' 'cmd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [HTA2048_0/solution1/top.cc:133]   --->   Operation 53 'wait' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "store volatile i8 0, i8* %cmd, align 1" [HTA2048_0/solution1/top.cc:137]   --->   Operation 54 'store' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_size), !map !289"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_addr), !map !293"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_free_target), !map !297"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_cmd), !map !301"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @HTA2048_theta_str) nounwind"   --->   Operation 59 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8 x i64]* @buddy_tree_V_0, [8 x i64]* @buddy_tree_V_1, [1 x i8]* @p_str, [13 x i8]* @p_str10, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [HTA2048_0/solution1/top.cc:119]   --->   Operation 60 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %alloc_size, i32* %alloc_addr, i32* %alloc_free_target, i8* %alloc_cmd, [6 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [HTA2048_0/solution1/top.cc:124]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [1 x i8]* @p_str, [1 x i8]* @p_str, [12 x i8]* @p_str13, [1 x i8]* @p_str) nounwind" [HTA2048_0/solution1/top.cc:128]   --->   Operation 62 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [HTA2048_0/solution1/top.cc:131]   --->   Operation 63 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [HTA2048_0/solution1/top.cc:132]   --->   Operation 64 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [HTA2048_0/solution1/top.cc:138]   --->   Operation 65 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [HTA2048_0/solution1/top.cc:139]   --->   Operation 66 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%alloc_cmd_read = call i8 @_ssdm_op_Read.ap_hs.volatile.i8P(i8* %alloc_cmd)" [HTA2048_0/solution1/top.cc:140]   --->   Operation 67 'read' 'alloc_cmd_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.76ns)   --->   "store volatile i8 %alloc_cmd_read, i8* %cmd, align 1" [HTA2048_0/solution1/top.cc:140]   --->   Operation 68 'store' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%alloc_size_read = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_size)" [HTA2048_0/solution1/top.cc:141]   --->   Operation 69 'read' 'alloc_size_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%size_V = trunc i32 %alloc_size_read to i16" [HTA2048_0/solution1/top.cc:141]   --->   Operation 70 'trunc' 'size_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%alloc_free_target_re = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %alloc_free_target)" [HTA2048_0/solution1/top.cc:142]   --->   Operation 71 'read' 'alloc_free_target_re' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%free_target_V = trunc i32 %alloc_free_target_re to i16" [HTA2048_0/solution1/top.cc:142]   --->   Operation 72 'trunc' 'free_target_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.07ns)   --->   "%tmp_size_V = add i16 -1, %size_V" [HTA2048_0/solution1/top.cc:143]   --->   Operation 73 'add' 'tmp_size_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_16 = call i16 @llvm.part.select.i16(i16 %tmp_size_V, i32 15, i32 0) nounwind" [HTA2048_0/solution1/top.cc:144]   --->   Operation 74 'partselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_2)" [HTA2048_0/solution1/top.cc:145]   --->   Operation 75 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.52>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%cmd_load = load volatile i8* %cmd, align 1"   --->   Operation 76 'load' 'cmd_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %cmd_load, 2" [HTA2048_0/solution1/top.cc:158]   --->   Operation 77 'icmp' 'tmp' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %24" [HTA2048_0/solution1/top.cc:158]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str16)" [HTA2048_0/solution1/top.cc:161]   --->   Operation 79 'specregionbegin' 'tmp_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [HTA2048_0/solution1/top.cc:162]   --->   Operation 80 'specprotocol' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %size_V, 1" [HTA2048_0/solution1/top.cc:163]   --->   Operation 81 'icmp' 'tmp_s' <Predicate = (tmp)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (2.19ns)   --->   "br i1 %tmp_s, label %._crit_edge, label %2" [HTA2048_0/solution1/top.cc:163]   --->   Operation 82 'br' <Predicate = (tmp)> <Delay = 2.19>
ST_3 : Operation 83 [1/1] (2.07ns)   --->   "%p_s = sub i16 0, %p_Result_16" [HTA2048_0/solution1/top.cc:167]   --->   Operation 83 'sub' 'p_s' <Predicate = (tmp & !tmp_s)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.99ns)   --->   "%p_4 = and i16 %p_Result_16, %p_s" [HTA2048_0/solution1/top.cc:167]   --->   Operation 84 'and' 'p_4' <Predicate = (tmp & !tmp_s)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (2.19ns)   --->   "switch i16 %p_4, label %._crit_edge [
    i16 -32768, label %17
    i16 2, label %3
    i16 4, label %4
    i16 8, label %5
    i16 16, label %6
    i16 32, label %7
    i16 64, label %8
    i16 128, label %9
    i16 256, label %10
    i16 512, label %11
    i16 1024, label %12
    i16 2048, label %13
    i16 4096, label %14
    i16 8192, label %15
    i16 16384, label %16
  ]" [HTA2048_0/solution1/top.cc:42->HTA2048_0/solution1/top.cc:167]   --->   Operation 85 'switch' <Predicate = (tmp & !tmp_s)> <Delay = 2.19>
ST_3 : Operation 86 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA2048_0/solution1/top.cc:58->HTA2048_0/solution1/top.cc:167]   --->   Operation 86 'br' <Predicate = (tmp & !tmp_s & p_4 == 16384)> <Delay = 2.19>
ST_3 : Operation 87 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA2048_0/solution1/top.cc:57->HTA2048_0/solution1/top.cc:167]   --->   Operation 87 'br' <Predicate = (tmp & !tmp_s & p_4 == 8192)> <Delay = 2.19>
ST_3 : Operation 88 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA2048_0/solution1/top.cc:56->HTA2048_0/solution1/top.cc:167]   --->   Operation 88 'br' <Predicate = (tmp & !tmp_s & p_4 == 4096)> <Delay = 2.19>
ST_3 : Operation 89 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA2048_0/solution1/top.cc:55->HTA2048_0/solution1/top.cc:167]   --->   Operation 89 'br' <Predicate = (tmp & !tmp_s & p_4 == 2048)> <Delay = 2.19>
ST_3 : Operation 90 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA2048_0/solution1/top.cc:54->HTA2048_0/solution1/top.cc:167]   --->   Operation 90 'br' <Predicate = (tmp & !tmp_s & p_4 == 1024)> <Delay = 2.19>
ST_3 : Operation 91 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA2048_0/solution1/top.cc:53->HTA2048_0/solution1/top.cc:167]   --->   Operation 91 'br' <Predicate = (tmp & !tmp_s & p_4 == 512)> <Delay = 2.19>
ST_3 : Operation 92 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA2048_0/solution1/top.cc:52->HTA2048_0/solution1/top.cc:167]   --->   Operation 92 'br' <Predicate = (tmp & !tmp_s & p_4 == 256)> <Delay = 2.19>
ST_3 : Operation 93 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA2048_0/solution1/top.cc:51->HTA2048_0/solution1/top.cc:167]   --->   Operation 93 'br' <Predicate = (tmp & !tmp_s & p_4 == 128)> <Delay = 2.19>
ST_3 : Operation 94 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA2048_0/solution1/top.cc:50->HTA2048_0/solution1/top.cc:167]   --->   Operation 94 'br' <Predicate = (tmp & !tmp_s & p_4 == 64)> <Delay = 2.19>
ST_3 : Operation 95 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA2048_0/solution1/top.cc:49->HTA2048_0/solution1/top.cc:167]   --->   Operation 95 'br' <Predicate = (tmp & !tmp_s & p_4 == 32)> <Delay = 2.19>
ST_3 : Operation 96 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA2048_0/solution1/top.cc:48->HTA2048_0/solution1/top.cc:167]   --->   Operation 96 'br' <Predicate = (tmp & !tmp_s & p_4 == 16)> <Delay = 2.19>
ST_3 : Operation 97 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA2048_0/solution1/top.cc:47->HTA2048_0/solution1/top.cc:167]   --->   Operation 97 'br' <Predicate = (tmp & !tmp_s & p_4 == 8)> <Delay = 2.19>
ST_3 : Operation 98 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA2048_0/solution1/top.cc:46->HTA2048_0/solution1/top.cc:167]   --->   Operation 98 'br' <Predicate = (tmp & !tmp_s & p_4 == 4)> <Delay = 2.19>
ST_3 : Operation 99 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA2048_0/solution1/top.cc:45->HTA2048_0/solution1/top.cc:167]   --->   Operation 99 'br' <Predicate = (tmp & !tmp_s & p_4 == 2)> <Delay = 2.19>
ST_3 : Operation 100 [1/1] (2.19ns)   --->   "br label %._crit_edge" [HTA2048_0/solution1/top.cc:59->HTA2048_0/solution1/top.cc:167]   --->   Operation 100 'br' <Predicate = (tmp & !tmp_s & p_4 == 32768)> <Delay = 2.19>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_5 = phi i4 [ -4, %1 ], [ -3, %3 ], [ -2, %4 ], [ -1, %5 ], [ 0, %6 ], [ 1, %7 ], [ 2, %8 ], [ 3, %9 ], [ 4, %10 ], [ 5, %11 ], [ 6, %12 ], [ 7, %13 ], [ -8, %14 ], [ -7, %15 ], [ -6, %16 ], [ -5, %17 ], [ -4, %2 ]"   --->   Operation 101 'phi' 'p_5' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i4 %p_5 to i1"   --->   Operation 102 'trunc' 'tmp_73' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%newIndex3 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_5, i32 1, i32 3)"   --->   Operation 103 'partselect' 'newIndex3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%newIndex4 = zext i3 %newIndex3 to i64"   --->   Operation 104 'zext' 'newIndex4' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %tmp_73, label %branch9, label %branch8" [HTA2048_0/solution1/top.cc:175]   --->   Operation 105 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_2 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex4" [HTA2048_0/solution1/top.cc:175]   --->   Operation 106 'getelementptr' 'buddy_tree_V_0_addr_2' <Predicate = (tmp & !tmp_73)> <Delay = 0.00>
ST_3 : Operation 107 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_1 = load i64* %buddy_tree_V_0_addr_2, align 8" [HTA2048_0/solution1/top.cc:175]   --->   Operation 107 'load' 'buddy_tree_V_0_load_1' <Predicate = (tmp & !tmp_73)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_2 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex4" [HTA2048_0/solution1/top.cc:175]   --->   Operation 108 'getelementptr' 'buddy_tree_V_1_addr_2' <Predicate = (tmp & tmp_73)> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_1 = load i64* %buddy_tree_V_1_addr_2, align 8" [HTA2048_0/solution1/top.cc:175]   --->   Operation 109 'load' 'buddy_tree_V_1_load_1' <Predicate = (tmp & tmp_73)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%cmd_load_1 = load volatile i8* %cmd, align 1"   --->   Operation 110 'load' 'cmd_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.55ns)   --->   "%tmp_6 = icmp eq i8 %cmd_load_1, 3" [HTA2048_0/solution1/top.cc:310]   --->   Operation 111 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %25, label %._crit_edge5502" [HTA2048_0/solution1/top.cc:310]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_7 = zext i16 %free_target_V to i64" [HTA2048_0/solution1/top.cc:314]   --->   Operation 113 'zext' 'tmp_7' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%addr_layer_map_V_add_1 = getelementptr [2048 x i4]* @addr_layer_map_V, i64 0, i64 %tmp_7" [HTA2048_0/solution1/top.cc:314]   --->   Operation 114 'getelementptr' 'addr_layer_map_V_add_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 115 [2/2] (3.25ns)   --->   "%ans_V = load i4* %addr_layer_map_V_add_1, align 1" [HTA2048_0/solution1/top.cc:314]   --->   Operation 115 'load' 'ans_V' <Predicate = (tmp_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%addr_tree_map_V_addr = getelementptr [2048 x i8]* @addr_tree_map_V, i64 0, i64 %tmp_7" [HTA2048_0/solution1/top.cc:323]   --->   Operation 116 'getelementptr' 'addr_tree_map_V_addr' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (3.25ns)   --->   "%addr_tree_map_V_load = load i8* %addr_tree_map_V_addr, align 1" [HTA2048_0/solution1/top.cc:323]   --->   Operation 117 'load' 'addr_tree_map_V_load' <Predicate = (tmp_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>

State 5 <SV = 4> <Delay = 7.48>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [HTA2048_0/solution1/top.cc:312]   --->   Operation 118 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind" [HTA2048_0/solution1/top.cc:313]   --->   Operation 119 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/2] (3.25ns)   --->   "%ans_V = load i4* %addr_layer_map_V_add_1, align 1" [HTA2048_0/solution1/top.cc:314]   --->   Operation 120 'load' 'ans_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %ans_V, i32 3)" [HTA2048_0/solution1/top.cc:321]   --->   Operation 121 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/2] (3.25ns)   --->   "%addr_tree_map_V_load = load i8* %addr_tree_map_V_addr, align 1" [HTA2048_0/solution1/top.cc:323]   --->   Operation 122 'load' 'addr_tree_map_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%loc1_V_10 = zext i8 %addr_tree_map_V_load to i13" [HTA2048_0/solution1/top.cc:323]   --->   Operation 123 'zext' 'loc1_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%loc1_V_9_cast_cast = zext i8 %addr_tree_map_V_load to i11" [HTA2048_0/solution1/top.cc:321]   --->   Operation 124 'zext' 'loc1_V_9_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %_ifconv13, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit155_ifconv" [HTA2048_0/solution1/top.cc:321]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%newIndex1 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %ans_V, i32 1, i32 3)" [HTA2048_0/solution1/top.cc:314]   --->   Operation 126 'partselect' 'newIndex1' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%newIndex2 = zext i3 %newIndex1 to i64" [HTA2048_0/solution1/top.cc:314]   --->   Operation 127 'zext' 'newIndex2' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex2" [HTA2048_0/solution1/top.cc:326]   --->   Operation 128 'getelementptr' 'buddy_tree_V_1_addr' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_5 : Operation 129 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load = load i64* %buddy_tree_V_1_addr, align 8" [HTA2048_0/solution1/top.cc:326]   --->   Operation 129 'load' 'buddy_tree_V_1_load' <Predicate = (!tmp_13)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex2" [HTA2048_0/solution1/top.cc:326]   --->   Operation 130 'getelementptr' 'buddy_tree_V_0_addr' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load = load i64* %buddy_tree_V_0_addr, align 8" [HTA2048_0/solution1/top.cc:326]   --->   Operation 131 'load' 'buddy_tree_V_0_load' <Predicate = (!tmp_13)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 132 [1/1] (0.97ns)   --->   "%r_V_4 = xor i4 %ans_V, -8" [HTA2048_0/solution1/top.cc:373]   --->   Operation 132 'xor' 'r_V_4' <Predicate = (tmp_13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_17 = zext i4 %r_V_4 to i64" [HTA2048_0/solution1/top.cc:373]   --->   Operation 133 'zext' 'tmp_17' <Predicate = (tmp_13)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%shift_constant_V_add_1 = getelementptr [5 x i5]* @shift_constant_V, i64 0, i64 %tmp_17" [HTA2048_0/solution1/top.cc:373]   --->   Operation 134 'getelementptr' 'shift_constant_V_add_1' <Predicate = (tmp_13)> <Delay = 0.00>
ST_5 : Operation 135 [2/2] (3.25ns)   --->   "%shift_constant_V_loa_1 = load i5* %shift_constant_V_add_1, align 1" [HTA2048_0/solution1/top.cc:373]   --->   Operation 135 'load' 'shift_constant_V_loa_1' <Predicate = (tmp_13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 62> <Depth = 128> <ROM>

State 6 <SV = 5> <Delay = 7.98>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%i_assign = zext i8 %addr_tree_map_V_load to i32" [HTA2048_0/solution1/top.cc:326]   --->   Operation 136 'zext' 'i_assign' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i4 %ans_V to i1" [HTA2048_0/solution1/top.cc:314]   --->   Operation 137 'trunc' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load = load i64* %buddy_tree_V_1_addr, align 8" [HTA2048_0/solution1/top.cc:326]   --->   Operation 138 'load' 'buddy_tree_V_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 139 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load = load i64* %buddy_tree_V_0_addr, align 8" [HTA2048_0/solution1/top.cc:326]   --->   Operation 139 'load' 'buddy_tree_V_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 140 [1/1] (1.48ns)   --->   "%p_Val2_1 = select i1 %tmp_71, i64 %buddy_tree_V_1_load, i64 %buddy_tree_V_0_load" [HTA2048_0/solution1/top.cc:326]   --->   Operation 140 'select' 'p_Val2_1' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_1, i32 %i_assign, i1 true)" [HTA2048_0/solution1/top.cc:326]   --->   Operation 141 'bitset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %tmp_71, label %branch25, label %branch24" [HTA2048_0/solution1/top.cc:326]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_1 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex2" [HTA2048_0/solution1/top.cc:326]   --->   Operation 143 'getelementptr' 'buddy_tree_V_0_addr_1' <Predicate = (!tmp_71)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (3.25ns)   --->   "store i64 %p_Result_s, i64* %buddy_tree_V_0_addr_1, align 8" [HTA2048_0/solution1/top.cc:326]   --->   Operation 144 'store' <Predicate = (!tmp_71)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1558588" [HTA2048_0/solution1/top.cc:326]   --->   Operation 145 'br' <Predicate = (!tmp_71)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_1 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex2" [HTA2048_0/solution1/top.cc:326]   --->   Operation 146 'getelementptr' 'buddy_tree_V_1_addr_1' <Predicate = (tmp_71)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (3.25ns)   --->   "store i64 %p_Result_s, i64* %buddy_tree_V_1_addr_1, align 8" [HTA2048_0/solution1/top.cc:326]   --->   Operation 147 'store' <Predicate = (tmp_71)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1558588" [HTA2048_0/solution1/top.cc:326]   --->   Operation 148 'br' <Predicate = (tmp_71)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.59>
ST_7 : Operation 149 [1/1] (3.14ns)   --->   "%val_assign_2 = shl i32 1, %i_assign" [HTA2048_0/solution1/top.cc:327]   --->   Operation 149 'shl' 'val_assign_2' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_V = sext i32 %val_assign_2 to i64" [HTA2048_0/solution1/top.cc:327]   --->   Operation 150 'sext' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_17 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc1_V_10, i32 0, i1 false)" [HTA2048_0/solution1/top.cc:329]   --->   Operation 151 'bitset' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_19 = zext i13 %p_Result_17 to i64" [HTA2048_0/solution1/top.cc:330]   --->   Operation 152 'zext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (4.59ns)   --->   "%r_V = lshr i64 %p_Result_s, %tmp_19" [HTA2048_0/solution1/top.cc:330]   --->   Operation 153 'lshr' 'r_V' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%rec_bits_V = trunc i64 %r_V to i2" [HTA2048_0/solution1/top.cc:330]   --->   Operation 154 'trunc' 'rec_bits_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (1.76ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit139" [HTA2048_0/solution1/top.cc:332]   --->   Operation 155 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 4.98>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%p_03550_8_in = phi i13 [ %p_Result_17, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1558588 ], [ %p_Result_18, %._crit_edge55039598 ]"   --->   Operation 156 'phi' 'p_03550_8_in' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%p_03562_1_in = phi i4 [ %ans_V, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1558588 ], [ %now1_V_1, %._crit_edge55039598 ]"   --->   Operation 157 'phi' 'p_03562_1_in' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i2 [ %rec_bits_V, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit1558588 ], [ -1, %._crit_edge55039598 ]"   --->   Operation 158 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%loc1_V = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_03550_8_in, i32 1, i32 12)" [HTA2048_0/solution1/top.cc:332]   --->   Operation 159 'partselect' 'loc1_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%loc1_V_11 = zext i12 %loc1_V to i13" [HTA2048_0/solution1/top.cc:332]   --->   Operation 160 'zext' 'loc1_V_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i4 %p_03562_1_in to i1" [HTA2048_0/solution1/top.cc:314]   --->   Operation 161 'trunc' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (1.73ns)   --->   "%now1_V_1 = add i4 -1, %p_03562_1_in" [HTA2048_0/solution1/top.cc:332]   --->   Operation 162 'add' 'now1_V_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (1.30ns)   --->   "%tmp_23 = icmp eq i4 %now1_V_1, 0" [HTA2048_0/solution1/top.cc:332]   --->   Operation 163 'icmp' 'tmp_23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %.loopexit, label %_ifconv" [HTA2048_0/solution1/top.cc:332]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%newIndex9 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %now1_V_1, i32 1, i32 3)" [HTA2048_0/solution1/top.cc:332]   --->   Operation 165 'partselect' 'newIndex9' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%newIndex = zext i3 %newIndex9 to i64" [HTA2048_0/solution1/top.cc:332]   --->   Operation 166 'zext' 'newIndex' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_3 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex" [HTA2048_0/solution1/top.cc:335]   --->   Operation 167 'getelementptr' 'buddy_tree_V_0_addr_3' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_8 : Operation 168 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_3 = load i64* %buddy_tree_V_0_addr_3, align 8" [HTA2048_0/solution1/top.cc:335]   --->   Operation 168 'load' 'buddy_tree_V_0_load_3' <Predicate = (!tmp_23)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_3 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex" [HTA2048_0/solution1/top.cc:335]   --->   Operation 169 'getelementptr' 'buddy_tree_V_1_addr_3' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_8 : Operation 170 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_3 = load i64* %buddy_tree_V_1_addr_3, align 8" [HTA2048_0/solution1/top.cc:335]   --->   Operation 170 'load' 'buddy_tree_V_1_load_3' <Predicate = (!tmp_23)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 6.82>
ST_9 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %p_Val2_4, i32 1)" [HTA2048_0/solution1/top.cc:335]   --->   Operation 171 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_99 = trunc i2 %p_Val2_4 to i1" [HTA2048_0/solution1/top.cc:335]   --->   Operation 172 'trunc' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_37 = and i1 %tmp_98, %tmp_99" [HTA2048_0/solution1/top.cc:335]   --->   Operation 173 'and' 'tmp_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_38 = zext i1 %tmp_37 to i32" [HTA2048_0/solution1/top.cc:335]   --->   Operation 174 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_39 = zext i12 %loc1_V to i32" [HTA2048_0/solution1/top.cc:335]   --->   Operation 175 'zext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%op2_assign_4 = shl i32 %tmp_38, %tmp_39" [HTA2048_0/solution1/top.cc:335]   --->   Operation 176 'shl' 'op2_assign_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_40 = sext i32 %op2_assign_4 to i64" [HTA2048_0/solution1/top.cc:335]   --->   Operation 177 'sext' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_3 = load i64* %buddy_tree_V_0_addr_3, align 8" [HTA2048_0/solution1/top.cc:335]   --->   Operation 178 'load' 'buddy_tree_V_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 179 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_3 = load i64* %buddy_tree_V_1_addr_3, align 8" [HTA2048_0/solution1/top.cc:335]   --->   Operation 179 'load' 'buddy_tree_V_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%buddy_tree_V_load_1_s = select i1 %tmp_84, i64 %buddy_tree_V_0_load_3, i64 %buddy_tree_V_1_load_3" [HTA2048_0/solution1/top.cc:335]   --->   Operation 180 'select' 'buddy_tree_V_load_1_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (3.56ns) (out node of the LUT)   --->   "%tmp_42 = or i64 %buddy_tree_V_load_1_s, %tmp_40" [HTA2048_0/solution1/top.cc:335]   --->   Operation 181 'or' 'tmp_42' <Predicate = true> <Delay = 3.56> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %tmp_84, label %branch28, label %branch29" [HTA2048_0/solution1/top.cc:335]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.57>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_5 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex" [HTA2048_0/solution1/top.cc:335]   --->   Operation 183 'getelementptr' 'buddy_tree_V_1_addr_5' <Predicate = (!tmp_23 & !tmp_84)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (3.25ns)   --->   "store i64 %tmp_42, i64* %buddy_tree_V_1_addr_5, align 8" [HTA2048_0/solution1/top.cc:335]   --->   Operation 184 'store' <Predicate = (!tmp_23 & !tmp_84)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "br label %._crit_edge55039598" [HTA2048_0/solution1/top.cc:335]   --->   Operation 185 'br' <Predicate = (!tmp_23 & !tmp_84)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_5 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex" [HTA2048_0/solution1/top.cc:335]   --->   Operation 186 'getelementptr' 'buddy_tree_V_0_addr_5' <Predicate = (!tmp_23 & tmp_84)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (3.25ns)   --->   "store i64 %tmp_42, i64* %buddy_tree_V_0_addr_5, align 8" [HTA2048_0/solution1/top.cc:335]   --->   Operation 187 'store' <Predicate = (!tmp_23 & tmp_84)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "br label %._crit_edge55039598" [HTA2048_0/solution1/top.cc:335]   --->   Operation 188 'br' <Predicate = (!tmp_23 & tmp_84)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%p_Result_18 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc1_V_11, i32 0, i1 false)" [HTA2048_0/solution1/top.cc:336]   --->   Operation 189 'bitset' 'p_Result_18' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_57 = zext i13 %p_Result_18 to i64" [HTA2048_0/solution1/top.cc:337]   --->   Operation 190 'zext' 'tmp_57' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%r_V_7 = lshr i64 %tmp_42, %tmp_57" [HTA2048_0/solution1/top.cc:337]   --->   Operation 191 'lshr' 'r_V_7' <Predicate = (!tmp_23)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%rec_bits_V_1 = trunc i64 %r_V_7 to i2" [HTA2048_0/solution1/top.cc:337]   --->   Operation 192 'trunc' 'rec_bits_V_1' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (4.59ns) (out node of the LUT)   --->   "%tmp_58 = icmp eq i2 %rec_bits_V_1, -1" [HTA2048_0/solution1/top.cc:338]   --->   Operation 193 'icmp' 'tmp_58' <Predicate = (!tmp_23)> <Delay = 4.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %tmp_58, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit139, label %.loopexit" [HTA2048_0/solution1/top.cc:338]   --->   Operation 194 'br' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (1.76ns)   --->   "br label %26" [HTA2048_0/solution1/top.cc:341]   --->   Operation 195 'br' <Predicate = (tmp_23) | (!tmp_58)> <Delay = 1.76>

State 11 <SV = 10> <Delay = 4.98>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%p_03558_2_in = phi i4 [ %ans_V, %.loopexit ], [ %p_Repl2_15, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit29105108 ]"   --->   Operation 196 'phi' 'p_03558_2_in' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%p_03542_3_in = phi i13 [ %loc1_V_10, %.loopexit ], [ %p_Repl2_s, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit29105108 ]"   --->   Operation 197 'phi' 'p_03542_3_in' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%TMP_0_V_3 = phi i64 [ %tmp_V, %.loopexit ], [ %r_V_39, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit29105108 ]"   --->   Operation 198 'phi' 'TMP_0_V_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%op2_assign_5 = phi i32 [ 1, %.loopexit ], [ %cnt, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit29105108 ]"   --->   Operation 199 'phi' 'op2_assign_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%p_Repl2_s = shl i13 %p_03542_3_in, 1" [HTA2048_0/solution1/top.cc:341]   --->   Operation 200 'shl' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (1.73ns)   --->   "%p_Repl2_15 = add i4 1, %p_03558_2_in" [HTA2048_0/solution1/top.cc:341]   --->   Operation 201 'add' 'p_Repl2_15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Repl2_15, i32 3)" [HTA2048_0/solution1/top.cc:341]   --->   Operation 202 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %tmp_116, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit81.loopexit219, label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit" [HTA2048_0/solution1/top.cc:341]   --->   Operation 203 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_127 = trunc i32 %op2_assign_5 to i2" [HTA2048_0/solution1/top.cc:341]   --->   Operation 204 'trunc' 'tmp_127' <Predicate = (!tmp_116)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%newIndex23_t = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %op2_assign_5, i32 2, i32 3)" [HTA2048_0/solution1/top.cc:341]   --->   Operation 205 'partselect' 'newIndex23_t' <Predicate = (!tmp_116)> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %op2_assign_5, i32 2)" [HTA2048_0/solution1/top.cc:341]   --->   Operation 206 'bitselect' 'tmp_128' <Predicate = (!tmp_116)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (1.30ns)   --->   "switch i2 %tmp_127, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [HTA2048_0/solution1/top.cc:343]   --->   Operation 207 'switch' <Predicate = (!tmp_116)> <Delay = 1.30>
ST_11 : Operation 208 [1/1] (0.80ns)   --->   "%mask_V_load32_phi_ca = select i1 %tmp_128, i64 4294967295, i64 15" [HTA2048_0/solution1/top.cc:343]   --->   Operation 208 'select' 'mask_V_load32_phi_ca' <Predicate = (!tmp_116 & tmp_127 == 2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 209 [1/1] (1.86ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit29_ifconv" [HTA2048_0/solution1/top.cc:343]   --->   Operation 209 'br' <Predicate = (!tmp_116 & tmp_127 == 2)> <Delay = 1.86>
ST_11 : Operation 210 [1/1] (1.77ns)   --->   "%tmp_79 = call i64 @_ssdm_op_Mux.ap_auto.3i64.i2(i64 3, i64 4294967295, i64 0, i2 %newIndex23_t)" [HTA2048_0/solution1/top.cc:341]   --->   Operation 210 'mux' 'tmp_79' <Predicate = (!tmp_116 & tmp_127 == 1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (1.86ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit29_ifconv" [HTA2048_0/solution1/top.cc:343]   --->   Operation 211 'br' <Predicate = (!tmp_116 & tmp_127 == 1)> <Delay = 1.86>
ST_11 : Operation 212 [1/1] (1.77ns)   --->   "%tmp_78 = call i64 @_ssdm_op_Mux.ap_auto.3i64.i2(i64 1, i64 65535, i64 0, i2 %newIndex23_t)" [HTA2048_0/solution1/top.cc:341]   --->   Operation 212 'mux' 'tmp_78' <Predicate = (!tmp_116 & tmp_127 == 0)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [1/1] (1.86ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit29_ifconv" [HTA2048_0/solution1/top.cc:343]   --->   Operation 213 'br' <Predicate = (!tmp_116 & tmp_127 == 0)> <Delay = 1.86>
ST_11 : Operation 214 [1/1] (0.96ns)   --->   "%mask_V_load33_phi_ca = select i1 %tmp_128, i64 -1, i64 255" [HTA2048_0/solution1/top.cc:343]   --->   Operation 214 'select' 'mask_V_load33_phi_ca' <Predicate = (!tmp_116 & tmp_127 == 3)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 215 [1/1] (1.86ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit29_ifconv" [HTA2048_0/solution1/top.cc:343]   --->   Operation 215 'br' <Predicate = (!tmp_116 & tmp_127 == 3)> <Delay = 1.86>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_140 = trunc i4 %p_03558_2_in to i1" [HTA2048_0/solution1/top.cc:314]   --->   Operation 216 'trunc' 'tmp_140' <Predicate = (!tmp_116)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%newIndex14 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_Repl2_15, i32 1, i32 3)" [HTA2048_0/solution1/top.cc:341]   --->   Operation 217 'partselect' 'newIndex14' <Predicate = (!tmp_116)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%newIndex15 = zext i3 %newIndex14 to i64" [HTA2048_0/solution1/top.cc:341]   --->   Operation 218 'zext' 'newIndex15' <Predicate = (!tmp_116)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_8 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex15" [HTA2048_0/solution1/top.cc:344]   --->   Operation 219 'getelementptr' 'buddy_tree_V_0_addr_8' <Predicate = (!tmp_116)> <Delay = 0.00>
ST_11 : Operation 220 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_8 = load i64* %buddy_tree_V_0_addr_8, align 8" [HTA2048_0/solution1/top.cc:344]   --->   Operation 220 'load' 'buddy_tree_V_0_load_8' <Predicate = (!tmp_116)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_8 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex15" [HTA2048_0/solution1/top.cc:344]   --->   Operation 221 'getelementptr' 'buddy_tree_V_1_addr_8' <Predicate = (!tmp_116)> <Delay = 0.00>
ST_11 : Operation 222 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_8 = load i64* %buddy_tree_V_1_addr_8, align 8" [HTA2048_0/solution1/top.cc:344]   --->   Operation 222 'load' 'buddy_tree_V_1_load_8' <Predicate = (!tmp_116)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 223 [1/1] (1.76ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit81"   --->   Operation 223 'br' <Predicate = (tmp_116)> <Delay = 1.76>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%mask_V_load_phi = phi i64 [ %tmp_78, %branch4 ], [ %tmp_79, %branch5 ], [ %mask_V_load32_phi_ca, %branch6 ], [ %mask_V_load33_phi_ca, %branch7 ]" [HTA2048_0/solution1/top.cc:343]   --->   Operation 224 'phi' 'mask_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_81 = zext i13 %p_Repl2_s to i64" [HTA2048_0/solution1/top.cc:343]   --->   Operation 225 'zext' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (4.59ns)   --->   "%r_V_39 = shl i64 %mask_V_load_phi, %tmp_81" [HTA2048_0/solution1/top.cc:343]   --->   Operation 226 'shl' 'r_V_39' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_8 = load i64* %buddy_tree_V_0_addr_8, align 8" [HTA2048_0/solution1/top.cc:344]   --->   Operation 227 'load' 'buddy_tree_V_0_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 228 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_8 = load i64* %buddy_tree_V_1_addr_8, align 8" [HTA2048_0/solution1/top.cc:344]   --->   Operation 228 'load' 'buddy_tree_V_1_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node r_V_32)   --->   "%lhs_V_8 = select i1 %tmp_140, i64 %buddy_tree_V_0_load_8, i64 %buddy_tree_V_1_load_8" [HTA2048_0/solution1/top.cc:344]   --->   Operation 229 'select' 'lhs_V_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 230 [1/1] (1.48ns) (out node of the LUT)   --->   "%r_V_32 = or i64 %lhs_V_8, %r_V_39" [HTA2048_0/solution1/top.cc:344]   --->   Operation 230 'or' 'r_V_32' <Predicate = true> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %tmp_140, label %branch33, label %branch32" [HTA2048_0/solution1/top.cc:344]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_4147155156 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex15" [HTA2048_0/solution1/top.cc:344]   --->   Operation 232 'getelementptr' 'buddy_tree_V_1_addr_4147155156' <Predicate = (!tmp_140)> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (3.25ns)   --->   "store i64 %r_V_32, i64* %buddy_tree_V_1_addr_4147155156, align 8" [HTA2048_0/solution1/top.cc:344]   --->   Operation 233 'store' <Predicate = (!tmp_140)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit29105108" [HTA2048_0/solution1/top.cc:344]   --->   Operation 234 'br' <Predicate = (!tmp_140)> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_4149153154 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex15" [HTA2048_0/solution1/top.cc:344]   --->   Operation 235 'getelementptr' 'buddy_tree_V_0_addr_4149153154' <Predicate = (tmp_140)> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (3.25ns)   --->   "store i64 %r_V_32, i64* %buddy_tree_V_0_addr_4149153154, align 8" [HTA2048_0/solution1/top.cc:344]   --->   Operation 236 'store' <Predicate = (tmp_140)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit29105108" [HTA2048_0/solution1/top.cc:344]   --->   Operation 237 'br' <Predicate = (tmp_140)> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (2.55ns)   --->   "%cnt = add nsw i32 %op2_assign_5, 1" [HTA2048_0/solution1/top.cc:341]   --->   Operation 238 'add' 'cnt' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "br label %26" [HTA2048_0/solution1/top.cc:341]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 7.45>
ST_14 : Operation 240 [1/1] (1.73ns)   --->   "%r_V_40 = sub i4 -4, %ans_V" [HTA2048_0/solution1/top.cc:373]   --->   Operation 240 'sub' 'r_V_40' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %r_V_40, i32 3)" [HTA2048_0/solution1/top.cc:373]   --->   Operation 241 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_9_cast = sext i4 %r_V_40 to i16" [HTA2048_0/solution1/top.cc:373]   --->   Operation 242 'sext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_5 = zext i16 %free_target_V to i32" [HTA2048_0/solution1/top.cc:373]   --->   Operation 243 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (1.73ns)   --->   "%tmp_9 = sub i4 0, %r_V_40" [HTA2048_0/solution1/top.cc:373]   --->   Operation 244 'sub' 'tmp_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_11_cast = sext i4 %tmp_9 to i32" [HTA2048_0/solution1/top.cc:373]   --->   Operation 245 'sext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_8 = shl i32 %tmp_5, %tmp_11_cast" [HTA2048_0/solution1/top.cc:373]   --->   Operation 246 'shl' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_10 = lshr i16 %free_target_V, %tmp_9_cast" [HTA2048_0/solution1/top.cc:373]   --->   Operation 247 'lshr' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_27 = trunc i32 %tmp_8 to i13" [HTA2048_0/solution1/top.cc:373]   --->   Operation 248 'trunc' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_30 = trunc i16 %tmp_10 to i13" [HTA2048_0/solution1/top.cc:373]   --->   Operation 249 'trunc' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (3.98ns) (out node of the LUT)   --->   "%tmp_11 = select i1 %tmp_25, i13 %tmp_27, i13 %tmp_30" [HTA2048_0/solution1/top.cc:373]   --->   Operation 250 'select' 'tmp_11' <Predicate = true> <Delay = 3.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i8 %addr_tree_map_V_load to i16" [HTA2048_0/solution1/top.cc:373]   --->   Operation 251 'zext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (1.73ns)   --->   "%tmp_12 = add i4 -7, %ans_V" [HTA2048_0/solution1/top.cc:373]   --->   Operation 252 'add' 'tmp_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i4 %tmp_12 to i16" [HTA2048_0/solution1/top.cc:373]   --->   Operation 253 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (3.14ns)   --->   "%tmp_14 = shl i16 %tmp_20_cast, %tmp_25_cast" [HTA2048_0/solution1/top.cc:373]   --->   Operation 254 'shl' 'tmp_14' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 255 [1/1] (0.00ns)   --->   "%r_V_2 = trunc i16 %tmp_14 to i13" [HTA2048_0/solution1/top.cc:373]   --->   Operation 255 'trunc' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 256 [1/2] (3.25ns)   --->   "%shift_constant_V_loa_1 = load i5* %shift_constant_V_add_1, align 1" [HTA2048_0/solution1/top.cc:373]   --->   Operation 256 'load' 'shift_constant_V_loa_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 62> <Depth = 128> <ROM>

State 15 <SV = 6> <Delay = 8.74>
ST_15 : Operation 257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_15 = sub i13 %tmp_11, %r_V_2" [HTA2048_0/solution1/top.cc:373]   --->   Operation 257 'sub' 'tmp_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_20 = zext i5 %shift_constant_V_loa_1 to i13" [HTA2048_0/solution1/top.cc:373]   --->   Operation 258 'zext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%loc_tree_V_6 = add i13 %tmp_15, %tmp_20" [HTA2048_0/solution1/top.cc:373]   --->   Operation 259 'add' 'loc_tree_V_6' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%lhs_V_1_cast = zext i13 %loc_tree_V_6 to i14" [HTA2048_0/solution1/top.cc:376]   --->   Operation 260 'zext' 'lhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (1.67ns)   --->   "%r_V_5 = add i14 62, %lhs_V_1_cast" [HTA2048_0/solution1/top.cc:376]   --->   Operation 261 'add' 'r_V_5' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_21 = zext i14 %r_V_5 to i64" [HTA2048_0/solution1/top.cc:376]   --->   Operation 262 'zext' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%newIndex5 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %addr_tree_map_V_load, i32 1, i32 7)" [HTA2048_0/solution1/top.cc:323]   --->   Operation 263 'partselect' 'newIndex5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%newIndex6 = zext i7 %newIndex5 to i64" [HTA2048_0/solution1/top.cc:323]   --->   Operation 264 'zext' 'newIndex6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr = getelementptr [35 x i64]* @group_tree_V_1, i64 0, i64 %newIndex6" [HTA2048_0/solution1/top.cc:376]   --->   Operation 265 'getelementptr' 'group_tree_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 266 [2/2] (3.25ns)   --->   "%group_tree_V_1_load = load i64* %group_tree_V_1_addr, align 8" [HTA2048_0/solution1/top.cc:376]   --->   Operation 266 'load' 'group_tree_V_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr = getelementptr [35 x i64]* @group_tree_V_0, i64 0, i64 %newIndex6" [HTA2048_0/solution1/top.cc:376]   --->   Operation 267 'getelementptr' 'group_tree_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 268 [2/2] (3.25ns)   --->   "%group_tree_V_0_load = load i64* %group_tree_V_0_addr, align 8" [HTA2048_0/solution1/top.cc:376]   --->   Operation 268 'load' 'group_tree_V_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%mark_mask_V_addr = getelementptr [128 x i62]* @mark_mask_V, i64 0, i64 %tmp_21" [HTA2048_0/solution1/top.cc:376]   --->   Operation 269 'getelementptr' 'mark_mask_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 270 [2/2] (3.25ns)   --->   "%rhs_V_1 = load i62* %mark_mask_V_addr, align 8" [HTA2048_0/solution1/top.cc:376]   --->   Operation 270 'load' 'rhs_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 62> <Depth = 128> <ROM>

State 16 <SV = 7> <Delay = 5.72>
ST_16 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i8 %addr_tree_map_V_load to i1" [HTA2048_0/solution1/top.cc:323]   --->   Operation 271 'trunc' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 272 [1/2] (3.25ns)   --->   "%group_tree_V_1_load = load i64* %group_tree_V_1_addr, align 8" [HTA2048_0/solution1/top.cc:376]   --->   Operation 272 'load' 'group_tree_V_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_16 : Operation 273 [1/2] (3.25ns)   --->   "%group_tree_V_0_load = load i64* %group_tree_V_0_addr, align 8" [HTA2048_0/solution1/top.cc:376]   --->   Operation 273 'load' 'group_tree_V_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_16 : Operation 274 [1/1] (1.48ns)   --->   "%lhs_V = select i1 %tmp_55, i64 %group_tree_V_1_load, i64 %group_tree_V_0_load" [HTA2048_0/solution1/top.cc:376]   --->   Operation 274 'select' 'lhs_V' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 275 [1/2] (3.25ns)   --->   "%rhs_V_1 = load i62* %mark_mask_V_addr, align 8" [HTA2048_0/solution1/top.cc:376]   --->   Operation 275 'load' 'rhs_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 62> <Depth = 128> <ROM>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i64 %lhs_V to i62" [HTA2048_0/solution1/top.cc:376]   --->   Operation 276 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (0.99ns)   --->   "%tmp_22 = or i62 %tmp_67, %rhs_V_1" [HTA2048_0/solution1/top.cc:376]   --->   Operation 277 'or' 'tmp_22' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_24 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %lhs_V, i32 62, i32 63)" [HTA2048_0/solution1/top.cc:376]   --->   Operation 278 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 17 <SV = 8> <Delay = 4.59>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%r_V_41 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 %tmp_24, i62 %tmp_22)" [HTA2048_0/solution1/top.cc:376]   --->   Operation 279 'bitconcatenate' 'r_V_41' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%p_Result_19 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc_tree_V_6, i32 0, i1 false)" [HTA2048_0/solution1/top.cc:378]   --->   Operation 280 'bitset' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_26 = zext i13 %p_Result_19 to i64" [HTA2048_0/solution1/top.cc:379]   --->   Operation 281 'zext' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (4.59ns)   --->   "%r_V_8 = lshr i64 %r_V_41, %tmp_26" [HTA2048_0/solution1/top.cc:379]   --->   Operation 282 'lshr' 'r_V_8' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 283 [1/1] (1.76ns)   --->   "br label %27" [HTA2048_0/solution1/top.cc:381]   --->   Operation 283 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 9> <Delay = 5.22>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%p_03562_2_in = phi i4 [ %ans_V, %_ifconv13 ], [ %now1_V_2, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]"   --->   Operation 284 'phi' 'p_03562_2_in' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "%p_03566_1_in = phi i64 [ %r_V_8, %_ifconv13 ], [ %r_V_9, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]"   --->   Operation 285 'phi' 'p_03566_1_in' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "%p_03538_1_in_in = phi i13 [ %p_Result_19, %_ifconv13 ], [ %p_Result_20, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]"   --->   Operation 286 'phi' 'p_03538_1_in_in' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_V_5 = phi i64 [ %r_V_41, %_ifconv13 ], [ %TMP_0_V_2, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]"   --->   Operation 287 'phi' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (1.73ns)   --->   "%now1_V_2 = add i4 -1, %p_03562_2_in" [HTA2048_0/solution1/top.cc:381]   --->   Operation 288 'add' 'now1_V_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%rec_bits_V_3 = trunc i64 %p_03566_1_in to i2" [HTA2048_0/solution1/top.cc:379]   --->   Operation 289 'trunc' 'rec_bits_V_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %now1_V_2, i32 3)" [HTA2048_0/solution1/top.cc:381]   --->   Operation 290 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 291 [1/1] (0.95ns)   --->   "%tmp_28 = icmp eq i2 %rec_bits_V_3, -1" [HTA2048_0/solution1/top.cc:381]   --->   Operation 291 'icmp' 'tmp_28' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 292 [1/1] (0.97ns)   --->   "%tmp_29 = and i1 %tmp_76, %tmp_28" [HTA2048_0/solution1/top.cc:381]   --->   Operation 292 'and' 'tmp_29' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 293 [1/1] (0.00ns)   --->   "br i1 %tmp_29, label %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit, label %28" [HTA2048_0/solution1/top.cc:381]   --->   Operation 293 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%p_03538_1_in = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_03538_1_in_in, i32 1, i32 12)" [HTA2048_0/solution1/top.cc:381]   --->   Operation 294 'partselect' 'p_03538_1_in' <Predicate = (tmp_29)> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_31 = zext i12 %p_03538_1_in to i13" [HTA2048_0/solution1/top.cc:381]   --->   Operation 295 'zext' 'tmp_31' <Predicate = (tmp_29)> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (1.54ns)   --->   "%loc_tree_V_7 = add i13 %tmp_31, -1" [HTA2048_0/solution1/top.cc:381]   --->   Operation 296 'add' 'loc_tree_V_7' <Predicate = (tmp_29)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node TMP_0_V_2)   --->   "%tmp_34 = zext i13 %loc_tree_V_7 to i32" [HTA2048_0/solution1/top.cc:384]   --->   Operation 297 'zext' 'tmp_34' <Predicate = (tmp_29)> <Delay = 0.00>
ST_18 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node TMP_0_V_2)   --->   "%op2_assign_6 = shl i32 1, %tmp_34" [HTA2048_0/solution1/top.cc:384]   --->   Operation 298 'shl' 'op2_assign_6' <Predicate = (tmp_29)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node TMP_0_V_2)   --->   "%tmp_35 = sext i32 %op2_assign_6 to i64" [HTA2048_0/solution1/top.cc:384]   --->   Operation 299 'sext' 'tmp_35' <Predicate = (tmp_29)> <Delay = 0.00>
ST_18 : Operation 300 [1/1] (3.67ns) (out node of the LUT)   --->   "%TMP_0_V_2 = or i64 %tmp_35, %tmp_V_5" [HTA2048_0/solution1/top.cc:384]   --->   Operation 300 'or' 'TMP_0_V_2' <Predicate = (tmp_29)> <Delay = 3.67> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%p_Result_20 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc_tree_V_7, i32 0, i1 false)" [HTA2048_0/solution1/top.cc:385]   --->   Operation 301 'bitset' 'p_Result_20' <Predicate = (tmp_29)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 6.53>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [HTA2048_0/solution1/top.cc:382]   --->   Operation 302 'specregionbegin' 'tmp_32' <Predicate = (tmp_29)> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [HTA2048_0/solution1/top.cc:383]   --->   Operation 303 'specpipeline' <Predicate = (tmp_29)> <Delay = 0.00>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_36 = zext i13 %p_Result_20 to i64" [HTA2048_0/solution1/top.cc:386]   --->   Operation 304 'zext' 'tmp_36' <Predicate = (tmp_29)> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (4.59ns)   --->   "%r_V_9 = lshr i64 %TMP_0_V_2, %tmp_36" [HTA2048_0/solution1/top.cc:386]   --->   Operation 305 'lshr' 'r_V_9' <Predicate = (tmp_29)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_32)" [HTA2048_0/solution1/top.cc:387]   --->   Operation 306 'specregionend' 'empty_75' <Predicate = (tmp_29)> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (0.00ns)   --->   "br label %27" [HTA2048_0/solution1/top.cc:381]   --->   Operation 307 'br' <Predicate = (tmp_29)> <Delay = 0.00>

State 20 <SV = 10> <Delay = 3.25>
ST_20 : Operation 308 [1/1] (0.00ns)   --->   "br i1 %tmp_55, label %branch51, label %branch50" [HTA2048_0/solution1/top.cc:390]   --->   Operation 308 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 309 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_1 = getelementptr [35 x i64]* @group_tree_V_0, i64 0, i64 %newIndex6" [HTA2048_0/solution1/top.cc:376]   --->   Operation 309 'getelementptr' 'group_tree_V_0_addr_1' <Predicate = (!tmp_55)> <Delay = 0.00>
ST_20 : Operation 310 [1/1] (3.25ns)   --->   "store i64 %tmp_V_5, i64* %group_tree_V_0_addr_1, align 8" [HTA2048_0/solution1/top.cc:390]   --->   Operation 310 'store' <Predicate = (!tmp_55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_20 : Operation 311 [1/1] (0.00ns)   --->   "br label %29" [HTA2048_0/solution1/top.cc:390]   --->   Operation 311 'br' <Predicate = (!tmp_55)> <Delay = 0.00>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_1 = getelementptr [35 x i64]* @group_tree_V_1, i64 0, i64 %newIndex6" [HTA2048_0/solution1/top.cc:376]   --->   Operation 312 'getelementptr' 'group_tree_V_1_addr_1' <Predicate = (tmp_55)> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (3.25ns)   --->   "store i64 %tmp_V_5, i64* %group_tree_V_1_addr_1, align 8" [HTA2048_0/solution1/top.cc:390]   --->   Operation 313 'store' <Predicate = (tmp_55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_20 : Operation 314 [1/1] (0.00ns)   --->   "br label %29" [HTA2048_0/solution1/top.cc:390]   --->   Operation 314 'br' <Predicate = (tmp_55)> <Delay = 0.00>
ST_20 : Operation 315 [1/1] (1.76ns)   --->   "br label %30" [HTA2048_0/solution1/top.cc:396]   --->   Operation 315 'br' <Predicate = true> <Delay = 1.76>

State 21 <SV = 11> <Delay = 3.25>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%p_Val2_12 = phi i11 [ %loc1_V_9_cast_cast, %29 ], [ %tmp_66, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit115118 ]" [HTA2048_0/solution1/top.cc:321]   --->   Operation 316 'phi' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 317 [1/1] (0.00ns)   --->   "%p_03562_3 = phi i4 [ 7, %29 ], [ %now1_V_3, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit115118 ]"   --->   Operation 317 'phi' 'p_03562_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i2 [ %rec_bits_V_3, %29 ], [ %rec_bits_V_2, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit115118 ]"   --->   Operation 318 'phi' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 319 [1/1] (0.95ns)   --->   "%tmp_56 = icmp eq i2 %p_Val2_3, -1" [HTA2048_0/solution1/top.cc:396]   --->   Operation 319 'icmp' 'tmp_56' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 320 [1/1] (1.30ns)   --->   "%not_s = icmp ne i4 %p_03562_3, 0" [HTA2048_0/solution1/top.cc:396]   --->   Operation 320 'icmp' 'not_s' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 321 [1/1] (0.97ns)   --->   "%tmp_59 = and i1 %tmp_56, %not_s" [HTA2048_0/solution1/top.cc:396]   --->   Operation 321 'and' 'tmp_59' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "br i1 %tmp_59, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit_ifconv, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit81.loopexit" [HTA2048_0/solution1/top.cc:396]   --->   Operation 322 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (0.00ns)   --->   "%newIndex10 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_03562_3, i32 1, i32 3)" [HTA2048_0/solution1/top.cc:396]   --->   Operation 323 'partselect' 'newIndex10' <Predicate = (tmp_59)> <Delay = 0.00>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%newIndex11 = zext i3 %newIndex10 to i64" [HTA2048_0/solution1/top.cc:396]   --->   Operation 324 'zext' 'newIndex11' <Predicate = (tmp_59)> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_7 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex11" [HTA2048_0/solution1/top.cc:398]   --->   Operation 325 'getelementptr' 'buddy_tree_V_1_addr_7' <Predicate = (tmp_59)> <Delay = 0.00>
ST_21 : Operation 326 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_4 = load i64* %buddy_tree_V_1_addr_7, align 8" [HTA2048_0/solution1/top.cc:398]   --->   Operation 326 'load' 'buddy_tree_V_1_load_4' <Predicate = (tmp_59)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_7 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex11" [HTA2048_0/solution1/top.cc:398]   --->   Operation 327 'getelementptr' 'buddy_tree_V_0_addr_7' <Predicate = (tmp_59)> <Delay = 0.00>
ST_21 : Operation 328 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_4 = load i64* %buddy_tree_V_0_addr_7, align 8" [HTA2048_0/solution1/top.cc:398]   --->   Operation 328 'load' 'buddy_tree_V_0_load_4' <Predicate = (tmp_59)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 329 [1/1] (1.76ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit81"   --->   Operation 329 'br' <Predicate = (!tmp_59)> <Delay = 1.76>

State 22 <SV = 12> <Delay = 6.61>
ST_22 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%tmp_60 = zext i11 %p_Val2_12 to i32" [HTA2048_0/solution1/top.cc:398]   --->   Operation 330 'zext' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%op2_assign_7 = shl i32 1, %tmp_60" [HTA2048_0/solution1/top.cc:398]   --->   Operation 331 'shl' 'op2_assign_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%tmp_61 = sext i32 %op2_assign_7 to i64" [HTA2048_0/solution1/top.cc:398]   --->   Operation 332 'sext' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_108 = trunc i4 %p_03562_3 to i1" [HTA2048_0/solution1/top.cc:396]   --->   Operation 333 'trunc' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 334 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_4 = load i64* %buddy_tree_V_1_addr_7, align 8" [HTA2048_0/solution1/top.cc:398]   --->   Operation 334 'load' 'buddy_tree_V_1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_22 : Operation 335 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_4 = load i64* %buddy_tree_V_0_addr_7, align 8" [HTA2048_0/solution1/top.cc:398]   --->   Operation 335 'load' 'buddy_tree_V_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_22 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%buddy_tree_V_load_5_s = select i1 %tmp_108, i64 %buddy_tree_V_1_load_4, i64 %buddy_tree_V_0_load_4" [HTA2048_0/solution1/top.cc:398]   --->   Operation 336 'select' 'buddy_tree_V_load_5_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 337 [1/1] (3.35ns) (out node of the LUT)   --->   "%tmp_62 = or i64 %buddy_tree_V_load_5_s, %tmp_61" [HTA2048_0/solution1/top.cc:398]   --->   Operation 337 'or' 'tmp_62' <Predicate = true> <Delay = 3.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "br i1 %tmp_108, label %branch37, label %branch36" [HTA2048_0/solution1/top.cc:398]   --->   Operation 338 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 13> <Delay = 4.59>
ST_23 : Operation 339 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_3171179180 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex11" [HTA2048_0/solution1/top.cc:398]   --->   Operation 339 'getelementptr' 'buddy_tree_V_0_addr_3171179180' <Predicate = (!tmp_108)> <Delay = 0.00>
ST_23 : Operation 340 [1/1] (3.25ns)   --->   "store i64 %tmp_62, i64* %buddy_tree_V_0_addr_3171179180, align 8" [HTA2048_0/solution1/top.cc:398]   --->   Operation 340 'store' <Predicate = (!tmp_108)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 341 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit115118" [HTA2048_0/solution1/top.cc:398]   --->   Operation 341 'br' <Predicate = (!tmp_108)> <Delay = 0.00>
ST_23 : Operation 342 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_3173177178 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex11" [HTA2048_0/solution1/top.cc:398]   --->   Operation 342 'getelementptr' 'buddy_tree_V_1_addr_3173177178' <Predicate = (tmp_108)> <Delay = 0.00>
ST_23 : Operation 343 [1/1] (3.25ns)   --->   "store i64 %tmp_62, i64* %buddy_tree_V_1_addr_3173177178, align 8" [HTA2048_0/solution1/top.cc:398]   --->   Operation 343 'store' <Predicate = (tmp_108)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit115118" [HTA2048_0/solution1/top.cc:398]   --->   Operation 344 'br' <Predicate = (tmp_108)> <Delay = 0.00>
ST_23 : Operation 345 [1/1] (0.00ns)   --->   "%p_Val2_19_cast = zext i11 %p_Val2_12 to i13" [HTA2048_0/solution1/top.cc:396]   --->   Operation 345 'zext' 'p_Val2_19_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 346 [1/1] (0.00ns)   --->   "%p_Result_21 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %p_Val2_19_cast, i32 0, i1 false)" [HTA2048_0/solution1/top.cc:399]   --->   Operation 346 'bitset' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_65 = zext i13 %p_Result_21 to i64" [HTA2048_0/solution1/top.cc:400]   --->   Operation 347 'zext' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 348 [1/1] (4.59ns)   --->   "%r_V_16 = lshr i64 %tmp_62, %tmp_65" [HTA2048_0/solution1/top.cc:400]   --->   Operation 348 'lshr' 'r_V_16' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 349 [1/1] (0.00ns)   --->   "%rec_bits_V_2 = trunc i64 %r_V_16 to i2" [HTA2048_0/solution1/top.cc:400]   --->   Operation 349 'trunc' 'rec_bits_V_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 350 [1/1] (1.73ns)   --->   "%now1_V_3 = add i4 -1, %p_03562_3" [HTA2048_0/solution1/top.cc:396]   --->   Operation 350 'add' 'now1_V_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_114 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_Val2_12, i32 1, i32 10)" [HTA2048_0/solution1/top.cc:396]   --->   Operation 351 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_66 = zext i10 %tmp_114 to i11" [HTA2048_0/solution1/top.cc:396]   --->   Operation 352 'zext' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 353 [1/1] (0.00ns)   --->   "br label %30" [HTA2048_0/solution1/top.cc:396]   --->   Operation 353 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 12> <Delay = 3.25>
ST_24 : Operation 354 [1/1] (0.00ns)   --->   "%p_03538_2 = phi i8 [ %addr_tree_map_V_load, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit81.loopexit ], [ 0, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit81.loopexit219 ]" [HTA2048_0/solution1/top.cc:323]   --->   Operation 354 'phi' 'p_03538_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 355 [1/1] (0.00ns)   --->   "%rhs_V_4 = phi i64 [ %tmp_V_5, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit81.loopexit ], [ %TMP_0_V_3, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit81.loopexit219 ]"   --->   Operation 355 'phi' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_130 = trunc i64 %rhs_V_4 to i2" [HTA2048_0/solution1/top.cc:407]   --->   Operation 356 'trunc' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 357 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %32, label %31" [HTA2048_0/solution1/top.cc:407]   --->   Operation 357 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 358 [2/2] (3.25ns)   --->   "%lhs_V_9 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:409]   --->   Operation 358 'load' 'lhs_V_9' <Predicate = (!tmp_13)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 359 [1/1] (0.95ns)   --->   "%p_Repl2_5 = icmp ne i2 %tmp_130, 0" [HTA2048_0/solution1/top.cc:417]   --->   Operation 359 'icmp' 'p_Repl2_5' <Predicate = (tmp_13)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 360 [2/2] (3.25ns)   --->   "%p_Val2_13 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:417]   --->   Operation 360 'load' 'p_Val2_13' <Predicate = (tmp_13)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 25 <SV = 13> <Delay = 3.25>
ST_25 : Operation 361 [1/2] (3.25ns)   --->   "%lhs_V_9 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:409]   --->   Operation 361 'load' 'lhs_V_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 362 [2/2] (3.25ns)   --->   "%lhs_V_10 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:410]   --->   Operation 362 'load' 'lhs_V_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 363 [2/2] (3.25ns)   --->   "%lhs_V_11 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA2048_0/solution1/top.cc:411]   --->   Operation 363 'load' 'lhs_V_11' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 364 [2/2] (3.25ns)   --->   "%lhs_V_12 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA2048_0/solution1/top.cc:412]   --->   Operation 364 'load' 'lhs_V_12' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 365 [2/2] (3.25ns)   --->   "%lhs_V_13 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 6), align 16" [HTA2048_0/solution1/top.cc:413]   --->   Operation 365 'load' 'lhs_V_13' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 26 <SV = 14> <Delay = 7.49>
ST_26 : Operation 366 [1/1] (0.99ns)   --->   "%r_V_23 = or i64 %lhs_V_9, %rhs_V_4" [HTA2048_0/solution1/top.cc:409]   --->   Operation 366 'or' 'r_V_23' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 367 [1/1] (3.25ns)   --->   "store i64 %r_V_23, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:409]   --->   Operation 367 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 368 [1/2] (3.25ns)   --->   "%lhs_V_10 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:410]   --->   Operation 368 'load' 'lhs_V_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 369 [1/1] (0.99ns)   --->   "%r_V_25 = or i64 %lhs_V_10, %rhs_V_4" [HTA2048_0/solution1/top.cc:410]   --->   Operation 369 'or' 'r_V_25' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 370 [1/1] (3.25ns)   --->   "store i64 %r_V_25, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:410]   --->   Operation 370 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 371 [1/2] (3.25ns)   --->   "%lhs_V_11 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA2048_0/solution1/top.cc:411]   --->   Operation 371 'load' 'lhs_V_11' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 372 [1/1] (0.99ns)   --->   "%r_V_26 = or i64 %lhs_V_11, %rhs_V_4" [HTA2048_0/solution1/top.cc:411]   --->   Operation 372 'or' 'r_V_26' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 373 [1/1] (3.25ns)   --->   "store i64 %r_V_26, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA2048_0/solution1/top.cc:411]   --->   Operation 373 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 374 [1/2] (3.25ns)   --->   "%lhs_V_12 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA2048_0/solution1/top.cc:412]   --->   Operation 374 'load' 'lhs_V_12' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 375 [1/1] (0.99ns)   --->   "%r_V_27 = or i64 %lhs_V_12, %rhs_V_4" [HTA2048_0/solution1/top.cc:412]   --->   Operation 375 'or' 'r_V_27' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 376 [1/1] (3.25ns)   --->   "store i64 %r_V_27, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA2048_0/solution1/top.cc:412]   --->   Operation 376 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 377 [1/2] (3.25ns)   --->   "%lhs_V_13 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 6), align 16" [HTA2048_0/solution1/top.cc:413]   --->   Operation 377 'load' 'lhs_V_13' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 378 [1/1] (0.99ns)   --->   "%r_V_28 = or i64 %lhs_V_13, %rhs_V_4" [HTA2048_0/solution1/top.cc:413]   --->   Operation 378 'or' 'r_V_28' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 379 [1/1] (1.76ns)   --->   "br label %33" [HTA2048_0/solution1/top.cc:414]   --->   Operation 379 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 13> <Delay = 3.25>
ST_27 : Operation 380 [1/2] (3.25ns)   --->   "%p_Val2_13 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:417]   --->   Operation 380 'load' 'p_Val2_13' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 381 [2/2] (3.25ns)   --->   "%p_Val2_14 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:418]   --->   Operation 381 'load' 'p_Val2_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 382 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA2048_0/solution1/top.cc:419]   --->   Operation 382 'load' 'p_Val2_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 383 [2/2] (3.25ns)   --->   "%p_Val2_16 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA2048_0/solution1/top.cc:420]   --->   Operation 383 'load' 'p_Val2_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 384 [2/2] (3.25ns)   --->   "%p_Val2_17 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 6), align 16" [HTA2048_0/solution1/top.cc:421]   --->   Operation 384 'load' 'p_Val2_17' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 28 <SV = 14> <Delay = 6.50>
ST_28 : Operation 385 [1/1] (0.00ns)   --->   "%i_assign_1 = zext i8 %p_03538_2 to i32" [HTA2048_0/solution1/top.cc:417]   --->   Operation 385 'zext' 'i_assign_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 386 [1/1] (0.00ns)   --->   "%p_Result_5 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_13, i32 %i_assign_1, i1 %p_Repl2_5)" [HTA2048_0/solution1/top.cc:417]   --->   Operation 386 'bitset' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 387 [1/1] (3.25ns)   --->   "store i64 %p_Result_5, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:417]   --->   Operation 387 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_132 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %rhs_V_4, i32 2, i32 5)" [HTA2048_0/solution1/top.cc:418]   --->   Operation 388 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 389 [1/1] (1.30ns)   --->   "%p_Repl2_6 = icmp ne i4 %tmp_132, 0" [HTA2048_0/solution1/top.cc:418]   --->   Operation 389 'icmp' 'p_Repl2_6' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 390 [1/2] (3.25ns)   --->   "%p_Val2_14 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:418]   --->   Operation 390 'load' 'p_Val2_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 391 [1/1] (0.00ns)   --->   "%p_Result_6 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_14, i32 %i_assign_1, i1 %p_Repl2_6)" [HTA2048_0/solution1/top.cc:418]   --->   Operation 391 'bitset' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 392 [1/1] (3.25ns)   --->   "store i64 %p_Result_6, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:418]   --->   Operation 392 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_134 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %rhs_V_4, i32 6, i32 13)" [HTA2048_0/solution1/top.cc:419]   --->   Operation 393 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 394 [1/1] (1.55ns)   --->   "%p_Repl2_7 = icmp ne i8 %tmp_134, 0" [HTA2048_0/solution1/top.cc:419]   --->   Operation 394 'icmp' 'p_Repl2_7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 395 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA2048_0/solution1/top.cc:419]   --->   Operation 395 'load' 'p_Val2_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 396 [1/1] (0.00ns)   --->   "%p_Result_7 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_15, i32 %i_assign_1, i1 %p_Repl2_7)" [HTA2048_0/solution1/top.cc:419]   --->   Operation 396 'bitset' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 397 [1/1] (3.25ns)   --->   "store i64 %p_Result_7, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA2048_0/solution1/top.cc:419]   --->   Operation 397 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_136 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %rhs_V_4, i32 14, i32 29)" [HTA2048_0/solution1/top.cc:420]   --->   Operation 398 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 399 [1/1] (2.42ns)   --->   "%p_Repl2_8 = icmp ne i16 %tmp_136, 0" [HTA2048_0/solution1/top.cc:420]   --->   Operation 399 'icmp' 'p_Repl2_8' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 400 [1/2] (3.25ns)   --->   "%p_Val2_16 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA2048_0/solution1/top.cc:420]   --->   Operation 400 'load' 'p_Val2_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 401 [1/1] (0.00ns)   --->   "%p_Result_8 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_16, i32 %i_assign_1, i1 %p_Repl2_8)" [HTA2048_0/solution1/top.cc:420]   --->   Operation 401 'bitset' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 402 [1/1] (3.25ns)   --->   "store i64 %p_Result_8, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA2048_0/solution1/top.cc:420]   --->   Operation 402 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_138 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %rhs_V_4, i32 30, i32 61)" [HTA2048_0/solution1/top.cc:421]   --->   Operation 403 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 404 [1/1] (2.47ns)   --->   "%p_Repl2_9 = icmp ne i32 %tmp_138, 0" [HTA2048_0/solution1/top.cc:421]   --->   Operation 404 'icmp' 'p_Repl2_9' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 405 [1/2] (3.25ns)   --->   "%p_Val2_17 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 6), align 16" [HTA2048_0/solution1/top.cc:421]   --->   Operation 405 'load' 'p_Val2_17' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 406 [1/1] (0.00ns)   --->   "%p_Result_9 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_17, i32 %i_assign_1, i1 %p_Repl2_9)" [HTA2048_0/solution1/top.cc:421]   --->   Operation 406 'bitset' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 407 [1/1] (1.76ns)   --->   "br label %33"   --->   Operation 407 'br' <Predicate = true> <Delay = 1.76>

State 29 <SV = 15> <Delay = 3.25>
ST_29 : Operation 408 [1/1] (0.00ns)   --->   "%storemerge = phi i64 [ %r_V_28, %31 ], [ %p_Result_9, %32 ]"   --->   Operation 408 'phi' 'storemerge' <Predicate = (tmp_6)> <Delay = 0.00>
ST_29 : Operation 409 [1/1] (3.25ns)   --->   "store i64 %storemerge, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 6), align 16" [HTA2048_0/solution1/top.cc:421]   --->   Operation 409 'store' <Predicate = (tmp_6)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_29 : Operation 410 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_4)" [HTA2048_0/solution1/top.cc:425]   --->   Operation 410 'specregionend' 'empty_76' <Predicate = (tmp_6)> <Delay = 0.00>
ST_29 : Operation 411 [1/1] (0.00ns)   --->   "br label %._crit_edge5502" [HTA2048_0/solution1/top.cc:427]   --->   Operation 411 'br' <Predicate = (tmp_6)> <Delay = 0.00>
ST_29 : Operation 412 [1/1] (0.00ns)   --->   "br label %34"   --->   Operation 412 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 3> <Delay = 3.25>
ST_30 : Operation 413 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_1 = load i64* %buddy_tree_V_0_addr_2, align 8" [HTA2048_0/solution1/top.cc:175]   --->   Operation 413 'load' 'buddy_tree_V_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 414 [1/1] (1.76ns)   --->   "br label %._crit_edge50" [HTA2048_0/solution1/top.cc:175]   --->   Operation 414 'br' <Predicate = true> <Delay = 1.76>

State 31 <SV = 3> <Delay = 3.25>
ST_31 : Operation 415 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_1 = load i64* %buddy_tree_V_1_addr_2, align 8" [HTA2048_0/solution1/top.cc:175]   --->   Operation 415 'load' 'buddy_tree_V_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 416 [1/1] (1.76ns)   --->   "br label %._crit_edge50" [HTA2048_0/solution1/top.cc:175]   --->   Operation 416 'br' <Predicate = true> <Delay = 1.76>

State 32 <SV = 4> <Delay = 4.51>
ST_32 : Operation 417 [1/1] (0.00ns)   --->   "%buddy_tree_V_load_ph = phi i64 [ %buddy_tree_V_0_load_1, %branch8 ], [ %buddy_tree_V_1_load_1, %branch9 ]" [HTA2048_0/solution1/top.cc:175]   --->   Operation 417 'phi' 'buddy_tree_V_load_ph' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 418 [1/1] (3.52ns)   --->   "%tmp_16 = sub i64 0, %buddy_tree_V_load_ph" [HTA2048_0/solution1/top.cc:175]   --->   Operation 418 'sub' 'tmp_16' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 419 [1/1] (0.99ns)   --->   "%tmp_V_1 = and i64 %buddy_tree_V_load_ph, %tmp_16" [HTA2048_0/solution1/top.cc:175]   --->   Operation 419 'and' 'tmp_V_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 5> <Delay = 8.75>
ST_33 : Operation 420 [1/1] (8.75ns)   --->   "%op_V_assign = call fastcc i8 @log_2_64bit(i64 %tmp_V_1)" [HTA2048_0/solution1/top.cc:176]   --->   Operation 420 'call' 'op_V_assign' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 421 [1/1] (2.77ns)   --->   "%tmp_18 = icmp eq i64 %tmp_V_1, 0" [HTA2048_0/solution1/top.cc:178]   --->   Operation 421 'icmp' 'tmp_18' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 422 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %19, label %18" [HTA2048_0/solution1/top.cc:178]   --->   Operation 422 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_5, i32 3)" [HTA2048_0/solution1/top.cc:180]   --->   Operation 423 'bitselect' 'tmp_85' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_33 : Operation 424 [1/1] (0.00ns)   --->   "br i1 %tmp_85, label %_ifconv17, label %_ifconv22" [HTA2048_0/solution1/top.cc:180]   --->   Operation 424 'br' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_33 : Operation 425 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_4 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex4" [HTA2048_0/solution1/top.cc:175]   --->   Operation 425 'getelementptr' 'buddy_tree_V_1_addr_4' <Predicate = (tmp_73 & !tmp_18 & !tmp_85)> <Delay = 0.00>
ST_33 : Operation 426 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_2 = load i64* %buddy_tree_V_1_addr_4, align 8" [HTA2048_0/solution1/top.cc:199]   --->   Operation 426 'load' 'buddy_tree_V_1_load_2' <Predicate = (tmp_73 & !tmp_18 & !tmp_85)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_33 : Operation 427 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_4 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex4" [HTA2048_0/solution1/top.cc:175]   --->   Operation 427 'getelementptr' 'buddy_tree_V_0_addr_4' <Predicate = (!tmp_73 & !tmp_18 & !tmp_85)> <Delay = 0.00>
ST_33 : Operation 428 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_2 = load i64* %buddy_tree_V_0_addr_4, align 8" [HTA2048_0/solution1/top.cc:199]   --->   Operation 428 'load' 'buddy_tree_V_0_load_2' <Predicate = (!tmp_73 & !tmp_18 & !tmp_85)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_33 : Operation 429 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 -1)" [HTA2048_0/solution1/top.cc:205]   --->   Operation 429 'write' <Predicate = (tmp_18)> <Delay = 0.00>
ST_33 : Operation 430 [1/1] (0.00ns)   --->   "br label %35" [HTA2048_0/solution1/top.cc:206]   --->   Operation 430 'br' <Predicate = (tmp_18)> <Delay = 0.00>

State 34 <SV = 6> <Delay = 7.98>
ST_34 : Operation 431 [1/1] (1.73ns)   --->   "%r_V_37 = sub i4 -4, %p_5" [HTA2048_0/solution1/top.cc:198]   --->   Operation 431 'sub' 'r_V_37' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i4 %r_V_37 to i20" [HTA2048_0/solution1/top.cc:198]   --->   Operation 432 'zext' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_36_cast = zext i8 %op_V_assign to i20" [HTA2048_0/solution1/top.cc:198]   --->   Operation 433 'zext' 'tmp_36_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 434 [1/1] (3.14ns)   --->   "%tmp_41 = shl i20 %tmp_36_cast, %tmp_35_cast" [HTA2048_0/solution1/top.cc:198]   --->   Operation 434 'shl' 'tmp_41' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 435 [1/1] (0.00ns)   --->   "%r_V_15 = trunc i20 %tmp_41 to i13" [HTA2048_0/solution1/top.cc:198]   --->   Operation 435 'trunc' 'r_V_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 436 [1/1] (0.00ns)   --->   "%output_addr_V = zext i13 %r_V_15 to i32" [HTA2048_0/solution1/top.cc:198]   --->   Operation 436 'zext' 'output_addr_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 437 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 %output_addr_V)" [HTA2048_0/solution1/top.cc:198]   --->   Operation 437 'write' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 438 [1/1] (0.99ns)   --->   "%TMP_0_V_5 = xor i64 %tmp_V_1, -1" [HTA2048_0/solution1/top.cc:199]   --->   Operation 438 'xor' 'TMP_0_V_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 439 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_2 = load i64* %buddy_tree_V_1_addr_4, align 8" [HTA2048_0/solution1/top.cc:199]   --->   Operation 439 'load' 'buddy_tree_V_1_load_2' <Predicate = (tmp_73)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_34 : Operation 440 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_2 = load i64* %buddy_tree_V_0_addr_4, align 8" [HTA2048_0/solution1/top.cc:199]   --->   Operation 440 'load' 'buddy_tree_V_0_load_2' <Predicate = (!tmp_73)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_34 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node tmp_54)   --->   "%buddy_tree_V_load_2_s = select i1 %tmp_73, i64 %buddy_tree_V_1_load_2, i64 %buddy_tree_V_0_load_2" [HTA2048_0/solution1/top.cc:199]   --->   Operation 441 'select' 'buddy_tree_V_load_2_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 442 [1/1] (1.48ns) (out node of the LUT)   --->   "%tmp_54 = and i64 %buddy_tree_V_load_2_s, %TMP_0_V_5" [HTA2048_0/solution1/top.cc:199]   --->   Operation 442 'and' 'tmp_54' <Predicate = true> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 443 [1/1] (0.00ns)   --->   "br i1 %tmp_73, label %branch13, label %branch12" [HTA2048_0/solution1/top.cc:199]   --->   Operation 443 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 444 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_6 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex4" [HTA2048_0/solution1/top.cc:175]   --->   Operation 444 'getelementptr' 'buddy_tree_V_0_addr_6' <Predicate = (!tmp_73)> <Delay = 0.00>
ST_34 : Operation 445 [1/1] (3.25ns)   --->   "store i64 %tmp_54, i64* %buddy_tree_V_0_addr_6, align 8" [HTA2048_0/solution1/top.cc:199]   --->   Operation 445 'store' <Predicate = (!tmp_73)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_34 : Operation 446 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3065356" [HTA2048_0/solution1/top.cc:199]   --->   Operation 446 'br' <Predicate = (!tmp_73)> <Delay = 0.00>
ST_34 : Operation 447 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_6 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex4" [HTA2048_0/solution1/top.cc:175]   --->   Operation 447 'getelementptr' 'buddy_tree_V_1_addr_6' <Predicate = (tmp_73)> <Delay = 0.00>
ST_34 : Operation 448 [1/1] (3.25ns)   --->   "store i64 %tmp_54, i64* %buddy_tree_V_1_addr_6, align 8" [HTA2048_0/solution1/top.cc:199]   --->   Operation 448 'store' <Predicate = (tmp_73)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_34 : Operation 449 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3065356" [HTA2048_0/solution1/top.cc:199]   --->   Operation 449 'br' <Predicate = (tmp_73)> <Delay = 0.00>
ST_34 : Operation 450 [1/1] (1.76ns)   --->   "br label %20"   --->   Operation 450 'br' <Predicate = true> <Delay = 1.76>

State 35 <SV = 6> <Delay = 3.25>
ST_35 : Operation 451 [1/1] (0.00ns)   --->   "%newIndex7 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %op_V_assign, i32 1, i32 7)" [HTA2048_0/solution1/top.cc:176]   --->   Operation 451 'partselect' 'newIndex7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 452 [1/1] (0.00ns)   --->   "%newIndex8 = zext i7 %newIndex7 to i64" [HTA2048_0/solution1/top.cc:176]   --->   Operation 452 'zext' 'newIndex8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 453 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_2 = getelementptr [35 x i64]* @group_tree_V_1, i64 0, i64 %newIndex8" [HTA2048_0/solution1/top.cc:182]   --->   Operation 453 'getelementptr' 'group_tree_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 454 [2/2] (3.25ns)   --->   "%group_tree_V_1_load_1 = load i64* %group_tree_V_1_addr_2, align 8" [HTA2048_0/solution1/top.cc:182]   --->   Operation 454 'load' 'group_tree_V_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_35 : Operation 455 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_2 = getelementptr [35 x i64]* @group_tree_V_0, i64 0, i64 %newIndex8" [HTA2048_0/solution1/top.cc:182]   --->   Operation 455 'getelementptr' 'group_tree_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 456 [2/2] (3.25ns)   --->   "%group_tree_V_0_load_1 = load i64* %group_tree_V_0_addr_2, align 8" [HTA2048_0/solution1/top.cc:182]   --->   Operation 456 'load' 'group_tree_V_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>

State 36 <SV = 7> <Delay = 4.73>
ST_36 : Operation 457 [1/1] (0.97ns)   --->   "%r_V_3 = xor i4 %p_5, -8" [HTA2048_0/solution1/top.cc:182]   --->   Operation 457 'xor' 'r_V_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_33 = zext i4 %r_V_3 to i64" [HTA2048_0/solution1/top.cc:182]   --->   Operation 458 'zext' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_100 = trunc i8 %op_V_assign to i1" [HTA2048_0/solution1/top.cc:176]   --->   Operation 459 'trunc' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 460 [1/2] (3.25ns)   --->   "%group_tree_V_1_load_1 = load i64* %group_tree_V_1_addr_2, align 8" [HTA2048_0/solution1/top.cc:182]   --->   Operation 460 'load' 'group_tree_V_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_36 : Operation 461 [1/2] (3.25ns)   --->   "%group_tree_V_0_load_1 = load i64* %group_tree_V_0_addr_2, align 8" [HTA2048_0/solution1/top.cc:182]   --->   Operation 461 'load' 'group_tree_V_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_36 : Operation 462 [1/1] (1.48ns)   --->   "%lhs_V_1 = select i1 %tmp_100, i64 %group_tree_V_1_load_1, i64 %group_tree_V_0_load_1" [HTA2048_0/solution1/top.cc:182]   --->   Operation 462 'select' 'lhs_V_1' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_103 = trunc i64 %lhs_V_1 to i62" [HTA2048_0/solution1/top.cc:182]   --->   Operation 463 'trunc' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 464 [1/1] (0.00ns)   --->   "%group_tree_mask_V_ad = getelementptr [8 x i31]* @group_tree_mask_V, i64 0, i64 %tmp_33" [HTA2048_0/solution1/top.cc:182]   --->   Operation 464 'getelementptr' 'group_tree_mask_V_ad' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 465 [2/2] (3.25ns)   --->   "%rhs_V = load i31* %group_tree_mask_V_ad, align 4" [HTA2048_0/solution1/top.cc:182]   --->   Operation 465 'load' 'rhs_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 62> <Depth = 128> <ROM>
ST_36 : Operation 466 [1/1] (0.00ns)   --->   "%shift_constant_V_add = getelementptr [5 x i5]* @shift_constant_V, i64 0, i64 %tmp_33" [HTA2048_0/solution1/top.cc:185]   --->   Operation 466 'getelementptr' 'shift_constant_V_add' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 467 [2/2] (3.25ns)   --->   "%shift_constant_V_loa = load i5* %shift_constant_V_add, align 1" [HTA2048_0/solution1/top.cc:185]   --->   Operation 467 'load' 'shift_constant_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 62> <Depth = 128> <ROM>

State 37 <SV = 8> <Delay = 8.70>
ST_37 : Operation 468 [1/2] (3.25ns)   --->   "%rhs_V = load i31* %group_tree_mask_V_ad, align 4" [HTA2048_0/solution1/top.cc:182]   --->   Operation 468 'load' 'rhs_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 62> <Depth = 128> <ROM>
ST_37 : Operation 469 [1/1] (0.00ns)   --->   "%rhs_V_cast = sext i31 %rhs_V to i62" [HTA2048_0/solution1/top.cc:182]   --->   Operation 469 'sext' 'rhs_V_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 470 [1/1] (0.99ns)   --->   "%r_V_35 = and i62 %rhs_V_cast, %tmp_103" [HTA2048_0/solution1/top.cc:182]   --->   Operation 470 'and' 'r_V_35' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 471 [1/1] (3.46ns)   --->   "%tmp_43 = sub i62 0, %r_V_35" [HTA2048_0/solution1/top.cc:183]   --->   Operation 471 'sub' 'tmp_43' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 472 [1/1] (0.99ns)   --->   "%TMP_1_V = and i62 %r_V_35, %tmp_43" [HTA2048_0/solution1/top.cc:183]   --->   Operation 472 'and' 'TMP_1_V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 473 [1/2] (3.25ns)   --->   "%shift_constant_V_loa = load i5* %shift_constant_V_add, align 1" [HTA2048_0/solution1/top.cc:185]   --->   Operation 473 'load' 'shift_constant_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 62> <Depth = 128> <ROM>

State 38 <SV = 9> <Delay = 8.75>
ST_38 : Operation 474 [1/1] (0.00ns)   --->   "%TMP_1_V_cast = zext i62 %TMP_1_V to i64" [HTA2048_0/solution1/top.cc:183]   --->   Operation 474 'zext' 'TMP_1_V_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 475 [1/1] (8.75ns)   --->   "%op_V_assign_1 = call fastcc i8 @log_2_64bit(i64 %TMP_1_V_cast)" [HTA2048_0/solution1/top.cc:184]   --->   Operation 475 'call' 'op_V_assign_1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_52_cast = zext i8 %op_V_assign to i16" [HTA2048_0/solution1/top.cc:185]   --->   Operation 476 'zext' 'tmp_52_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 477 [1/1] (1.73ns)   --->   "%tmp_44 = add i4 -7, %p_5" [HTA2048_0/solution1/top.cc:185]   --->   Operation 477 'add' 'tmp_44' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_59_cast = zext i4 %tmp_44 to i16" [HTA2048_0/solution1/top.cc:185]   --->   Operation 478 'zext' 'tmp_59_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 479 [1/1] (3.14ns)   --->   "%tmp_45 = shl i16 %tmp_52_cast, %tmp_59_cast" [HTA2048_0/solution1/top.cc:185]   --->   Operation 479 'shl' 'tmp_45' <Predicate = true> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 480 [1/1] (0.00ns)   --->   "%r_V_11 = trunc i16 %tmp_45 to i13" [HTA2048_0/solution1/top.cc:185]   --->   Operation 480 'trunc' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 481 [1/1] (0.99ns)   --->   "%tmp_53 = xor i64 %TMP_1_V_cast, %lhs_V_1" [HTA2048_0/solution1/top.cc:187]   --->   Operation 481 'xor' 'tmp_53' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 10> <Delay = 7.48>
ST_39 : Operation 482 [1/1] (0.00ns)   --->   "%r_V_34_cast = zext i62 %r_V_35 to i64" [HTA2048_0/solution1/top.cc:182]   --->   Operation 482 'zext' 'r_V_34_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 483 [1/1] (0.00ns)   --->   "%loc_tree_V = zext i8 %op_V_assign_1 to i13" [HTA2048_0/solution1/top.cc:184]   --->   Operation 483 'zext' 'loc_tree_V' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_46 = zext i5 %shift_constant_V_loa to i13" [HTA2048_0/solution1/top.cc:185]   --->   Operation 484 'zext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_47 = add i13 %r_V_11, %loc_tree_V" [HTA2048_0/solution1/top.cc:185]   --->   Operation 485 'add' 'tmp_47' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 486 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%new_loc1_V = sub i13 %tmp_47, %tmp_46" [HTA2048_0/solution1/top.cc:185]   --->   Operation 486 'sub' 'new_loc1_V' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 487 [1/1] (1.73ns)   --->   "%r_V_36 = sub i4 -4, %p_5" [HTA2048_0/solution1/top.cc:186]   --->   Operation 487 'sub' 'r_V_36' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %r_V_36, i32 3)" [HTA2048_0/solution1/top.cc:186]   --->   Operation 488 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_48 = sext i4 %r_V_36 to i32" [HTA2048_0/solution1/top.cc:186]   --->   Operation 489 'sext' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_49 = zext i13 %new_loc1_V to i32" [HTA2048_0/solution1/top.cc:186]   --->   Operation 490 'zext' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 491 [1/1] (1.73ns)   --->   "%tmp_50 = sub i4 0, %r_V_36" [HTA2048_0/solution1/top.cc:186]   --->   Operation 491 'sub' 'tmp_50' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_70_cast = sext i4 %tmp_50 to i13" [HTA2048_0/solution1/top.cc:186]   --->   Operation 492 'sext' 'tmp_70_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_51 = lshr i13 %new_loc1_V, %tmp_70_cast" [HTA2048_0/solution1/top.cc:186]   --->   Operation 493 'lshr' 'tmp_51' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_52 = shl i32 %tmp_49, %tmp_48" [HTA2048_0/solution1/top.cc:186]   --->   Operation 494 'shl' 'tmp_52' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_106 = trunc i32 %tmp_52 to i13" [HTA2048_0/solution1/top.cc:186]   --->   Operation 495 'trunc' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 496 [1/1] (3.67ns) (out node of the LUT)   --->   "%r_V_13 = select i1 %tmp_105, i13 %tmp_51, i13 %tmp_106" [HTA2048_0/solution1/top.cc:186]   --->   Operation 496 'select' 'r_V_13' <Predicate = true> <Delay = 3.67> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 497 [1/1] (0.00ns)   --->   "%output_addr_V_1 = zext i13 %r_V_13 to i32" [HTA2048_0/solution1/top.cc:186]   --->   Operation 497 'zext' 'output_addr_V_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 498 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %alloc_addr, i32 %output_addr_V_1)" [HTA2048_0/solution1/top.cc:186]   --->   Operation 498 'write' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 499 [1/1] (0.00ns)   --->   "br i1 %tmp_100, label %branch43, label %branch42" [HTA2048_0/solution1/top.cc:187]   --->   Operation 499 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 500 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_3 = getelementptr [35 x i64]* @group_tree_V_0, i64 0, i64 %newIndex8" [HTA2048_0/solution1/top.cc:182]   --->   Operation 500 'getelementptr' 'group_tree_V_0_addr_3' <Predicate = (!tmp_100)> <Delay = 0.00>
ST_39 : Operation 501 [1/1] (3.25ns)   --->   "store i64 %tmp_53, i64* %group_tree_V_0_addr_3, align 8" [HTA2048_0/solution1/top.cc:187]   --->   Operation 501 'store' <Predicate = (!tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_39 : Operation 502 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit316127130" [HTA2048_0/solution1/top.cc:187]   --->   Operation 502 'br' <Predicate = (!tmp_100)> <Delay = 0.00>
ST_39 : Operation 503 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_3 = getelementptr [35 x i64]* @group_tree_V_1, i64 0, i64 %newIndex8" [HTA2048_0/solution1/top.cc:182]   --->   Operation 503 'getelementptr' 'group_tree_V_1_addr_3' <Predicate = (tmp_100)> <Delay = 0.00>
ST_39 : Operation 504 [1/1] (3.25ns)   --->   "store i64 %tmp_53, i64* %group_tree_V_1_addr_3, align 8" [HTA2048_0/solution1/top.cc:187]   --->   Operation 504 'store' <Predicate = (tmp_100)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_39 : Operation 505 [1/1] (0.00ns)   --->   "br label %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit316127130" [HTA2048_0/solution1/top.cc:187]   --->   Operation 505 'br' <Predicate = (tmp_100)> <Delay = 0.00>
ST_39 : Operation 506 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_5 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 3), align 8" [HTA2048_0/solution1/top.cc:188]   --->   Operation 506 'load' 'buddy_tree_V_1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 40 <SV = 11> <Delay = 7.49>
ST_40 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%op2_assign = xor i64 %tmp_V_1, -1" [HTA2048_0/solution1/top.cc:188]   --->   Operation 507 'xor' 'op2_assign' <Predicate = (tmp_85)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 508 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_5 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 3), align 8" [HTA2048_0/solution1/top.cc:188]   --->   Operation 508 'load' 'buddy_tree_V_1_load_5' <Predicate = (tmp_85)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_40 : Operation 509 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_63 = and i64 %buddy_tree_V_1_load_5, %op2_assign" [HTA2048_0/solution1/top.cc:188]   --->   Operation 509 'and' 'tmp_63' <Predicate = (tmp_85)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 510 [1/1] (3.25ns)   --->   "store i64 %tmp_63, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 3), align 8" [HTA2048_0/solution1/top.cc:188]   --->   Operation 510 'store' <Predicate = (tmp_85)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_40 : Operation 511 [1/1] (1.76ns)   --->   "br label %20" [HTA2048_0/solution1/top.cc:195]   --->   Operation 511 'br' <Predicate = (tmp_85)> <Delay = 1.76>
ST_40 : Operation 512 [1/1] (0.00ns)   --->   "%p_6 = phi i8 [ %op_V_assign_1, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit316127130 ], [ 0, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3065356 ]" [HTA2048_0/solution1/top.cc:184]   --->   Operation 512 'phi' 'p_6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 513 [1/1] (0.00ns)   --->   "%p_7 = phi i13 [ %r_V_13, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit316127130 ], [ %r_V_15, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3065356 ]"   --->   Operation 513 'phi' 'p_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 514 [1/1] (0.00ns)   --->   "%p_8 = phi i64 [ %r_V_34_cast, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit316127130 ], [ %TMP_0_V_5, %_ZNK11ap_int_baseILi13ELb0ELb1EElsILi33EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit3065356 ]"   --->   Operation 514 'phi' 'p_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_64 = zext i13 %p_7 to i64" [HTA2048_0/solution1/top.cc:208]   --->   Operation 515 'zext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 516 [1/1] (0.00ns)   --->   "%addr_layer_map_V_add = getelementptr [2048 x i4]* @addr_layer_map_V, i64 0, i64 %tmp_64" [HTA2048_0/solution1/top.cc:208]   --->   Operation 516 'getelementptr' 'addr_layer_map_V_add' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 517 [1/1] (3.25ns)   --->   "store i4 %p_5, i4* %addr_layer_map_V_add, align 1" [HTA2048_0/solution1/top.cc:208]   --->   Operation 517 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_40 : Operation 518 [1/1] (0.00ns)   --->   "%addr_tree_map_V_addr_1 = getelementptr [2048 x i8]* @addr_tree_map_V, i64 0, i64 %tmp_64" [HTA2048_0/solution1/top.cc:209]   --->   Operation 518 'getelementptr' 'addr_tree_map_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 519 [1/1] (3.25ns)   --->   "store i8 %op_V_assign, i8* %addr_tree_map_V_addr_1, align 1" [HTA2048_0/solution1/top.cc:209]   --->   Operation 519 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_40 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_5, i32 3)" [HTA2048_0/solution1/top.cc:212]   --->   Operation 520 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 521 [1/1] (0.00ns)   --->   "br i1 %tmp_111, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit210.preheader_ifconv, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit296" [HTA2048_0/solution1/top.cc:212]   --->   Operation 521 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 522 [1/1] (0.00ns)   --->   "%cnt_1 = alloca i32"   --->   Operation 522 'alloca' 'cnt_1' <Predicate = (!tmp_111)> <Delay = 0.00>
ST_40 : Operation 523 [1/1] (0.00ns)   --->   "%rhs_V_3 = alloca i64"   --->   Operation 523 'alloca' 'rhs_V_3' <Predicate = (!tmp_111)> <Delay = 0.00>
ST_40 : Operation 524 [1/1] (0.00ns)   --->   "%loc2_V = alloca i13"   --->   Operation 524 'alloca' 'loc2_V' <Predicate = (!tmp_111)> <Delay = 0.00>
ST_40 : Operation 525 [1/1] (0.00ns)   --->   "%loc1_V_7 = alloca i13"   --->   Operation 525 'alloca' 'loc1_V_7' <Predicate = (!tmp_111)> <Delay = 0.00>
ST_40 : Operation 526 [1/1] (1.73ns)   --->   "%now1_V_6 = add i4 %p_5, 1" [HTA2048_0/solution1/top.cc:214]   --->   Operation 526 'add' 'now1_V_6' <Predicate = (!tmp_111)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 527 [1/1] (0.00ns)   --->   "%loc1_V_8 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %op_V_assign, i32 1, i32 7)" [HTA2048_0/solution1/top.cc:214]   --->   Operation 527 'partselect' 'loc1_V_8' <Predicate = (!tmp_111)> <Delay = 0.00>
ST_40 : Operation 528 [1/1] (0.00ns)   --->   "%loc1_V_8_cast = zext i7 %loc1_V_8 to i13" [HTA2048_0/solution1/top.cc:214]   --->   Operation 528 'zext' 'loc1_V_8_cast' <Predicate = (!tmp_111)> <Delay = 0.00>
ST_40 : Operation 529 [1/1] (1.73ns)   --->   "%now2_V_3 = add i4 %p_5, -1" [HTA2048_0/solution1/top.cc:214]   --->   Operation 529 'add' 'now2_V_3' <Predicate = (!tmp_111)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 530 [1/1] (0.00ns)   --->   "%loc2_V_3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %op_V_assign, i1 false)" [HTA2048_0/solution1/top.cc:214]   --->   Operation 530 'bitconcatenate' 'loc2_V_3' <Predicate = (!tmp_111)> <Delay = 0.00>
ST_40 : Operation 531 [1/1] (0.00ns)   --->   "%loc2_V_2_cast = zext i9 %loc2_V_3 to i13" [HTA2048_0/solution1/top.cc:214]   --->   Operation 531 'zext' 'loc2_V_2_cast' <Predicate = (!tmp_111)> <Delay = 0.00>
ST_40 : Operation 532 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [HTA2048_0/solution1/top.cc:215]   --->   Operation 532 'wait' <Predicate = (!tmp_111)> <Delay = 0.00>
ST_40 : Operation 533 [1/1] (1.76ns)   --->   "store i13 %loc1_V_8_cast, i13* %loc1_V_7" [HTA2048_0/solution1/top.cc:214]   --->   Operation 533 'store' <Predicate = (!tmp_111)> <Delay = 1.76>
ST_40 : Operation 534 [1/1] (1.76ns)   --->   "store i13 %loc2_V_2_cast, i13* %loc2_V" [HTA2048_0/solution1/top.cc:214]   --->   Operation 534 'store' <Predicate = (!tmp_111)> <Delay = 1.76>
ST_40 : Operation 535 [1/1] (1.76ns)   --->   "store i64 %p_8, i64* %rhs_V_3" [HTA2048_0/solution1/top.cc:199]   --->   Operation 535 'store' <Predicate = (!tmp_111)> <Delay = 1.76>
ST_40 : Operation 536 [1/1] (1.76ns)   --->   "store i32 1, i32* %cnt_1"   --->   Operation 536 'store' <Predicate = (!tmp_111)> <Delay = 1.76>
ST_40 : Operation 537 [1/1] (1.76ns)   --->   "br label %21" [HTA2048_0/solution1/top.cc:216]   --->   Operation 537 'br' <Predicate = (!tmp_111)> <Delay = 1.76>
ST_40 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_68 = zext i8 %p_6 to i64" [HTA2048_0/solution1/top.cc:244]   --->   Operation 538 'zext' 'tmp_68' <Predicate = (tmp_111)> <Delay = 0.00>
ST_40 : Operation 539 [1/1] (0.00ns)   --->   "%mark_mask_V_addr_1 = getelementptr [128 x i62]* @mark_mask_V, i64 0, i64 %tmp_68" [HTA2048_0/solution1/top.cc:244]   --->   Operation 539 'getelementptr' 'mark_mask_V_addr_1' <Predicate = (tmp_111)> <Delay = 0.00>
ST_40 : Operation 540 [2/2] (3.25ns)   --->   "%mark_mask_V_load = load i62* %mark_mask_V_addr_1, align 8" [HTA2048_0/solution1/top.cc:244]   --->   Operation 540 'load' 'mark_mask_V_load' <Predicate = (tmp_111)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 62> <Depth = 128> <ROM>
ST_40 : Operation 541 [1/1] (0.00ns)   --->   "%newIndex12 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %op_V_assign, i32 1, i32 7)" [HTA2048_0/solution1/top.cc:176]   --->   Operation 541 'partselect' 'newIndex12' <Predicate = (tmp_111)> <Delay = 0.00>
ST_40 : Operation 542 [1/1] (0.00ns)   --->   "%newIndex13 = zext i7 %newIndex12 to i64" [HTA2048_0/solution1/top.cc:176]   --->   Operation 542 'zext' 'newIndex13' <Predicate = (tmp_111)> <Delay = 0.00>
ST_40 : Operation 543 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_4 = getelementptr [35 x i64]* @group_tree_V_1, i64 0, i64 %newIndex13" [HTA2048_0/solution1/top.cc:244]   --->   Operation 543 'getelementptr' 'group_tree_V_1_addr_4' <Predicate = (tmp_111)> <Delay = 0.00>
ST_40 : Operation 544 [2/2] (3.25ns)   --->   "%group_tree_V_1_load_2 = load i64* %group_tree_V_1_addr_4, align 8" [HTA2048_0/solution1/top.cc:244]   --->   Operation 544 'load' 'group_tree_V_1_load_2' <Predicate = (tmp_111)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_40 : Operation 545 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_4 = getelementptr [35 x i64]* @group_tree_V_0, i64 0, i64 %newIndex13" [HTA2048_0/solution1/top.cc:244]   --->   Operation 545 'getelementptr' 'group_tree_V_0_addr_4' <Predicate = (tmp_111)> <Delay = 0.00>
ST_40 : Operation 546 [2/2] (3.25ns)   --->   "%group_tree_V_0_load_2 = load i64* %group_tree_V_0_addr_4, align 8" [HTA2048_0/solution1/top.cc:244]   --->   Operation 546 'load' 'group_tree_V_0_load_2' <Predicate = (tmp_111)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>

State 41 <SV = 12> <Delay = 7.32>
ST_41 : Operation 547 [1/1] (0.00ns)   --->   "%p_2 = phi i4 [ %now1_V_6, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit296 ], [ %now1_V_5, %._crit_edge5501 ]"   --->   Operation 547 'phi' 'p_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 548 [1/1] (0.00ns)   --->   "%p_3 = phi i4 [ %now2_V_3, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit296 ], [ %now2_V_1, %._crit_edge5501 ]"   --->   Operation 548 'phi' 'p_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_2, i32 3)" [HTA2048_0/solution1/top.cc:216]   --->   Operation 549 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node tmp_77)   --->   "%rev = xor i1 %tmp_129, true" [HTA2048_0/solution1/top.cc:216]   --->   Operation 550 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 551 [1/1] (1.30ns)   --->   "%op2_assign_3 = icmp ne i4 %p_3, 0" [HTA2048_0/solution1/top.cc:216]   --->   Operation 551 'icmp' 'op2_assign_3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 552 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_77 = or i1 %op2_assign_3, %rev" [HTA2048_0/solution1/top.cc:216]   --->   Operation 552 'or' 'tmp_77' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 553 [1/1] (0.00ns)   --->   "br i1 %tmp_77, label %22, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit230" [HTA2048_0/solution1/top.cc:216]   --->   Operation 553 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [HTA2048_0/solution1/top.cc:217]   --->   Operation 554 'specregionbegin' 'tmp_80' <Predicate = (tmp_77)> <Delay = 0.00>
ST_41 : Operation 555 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [HTA2048_0/solution1/top.cc:219]   --->   Operation 555 'specpipeline' <Predicate = (tmp_77)> <Delay = 0.00>
ST_41 : Operation 556 [1/1] (0.00ns)   --->   "br i1 %tmp_129, label %._crit_edge5500, label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit249_ifconv" [HTA2048_0/solution1/top.cc:220]   --->   Operation 556 'br' <Predicate = (tmp_77)> <Delay = 0.00>
ST_41 : Operation 557 [1/1] (0.00ns)   --->   "%cnt_1_load = load i32* %cnt_1"   --->   Operation 557 'load' 'cnt_1_load' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00>
ST_41 : Operation 558 [1/1] (0.00ns)   --->   "%loc2_V_load = load i13* %loc2_V" [HTA2048_0/solution1/top.cc:222]   --->   Operation 558 'load' 'loc2_V_load' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00>
ST_41 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_141 = trunc i32 %cnt_1_load to i2"   --->   Operation 559 'trunc' 'tmp_141' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00>
ST_41 : Operation 560 [1/1] (0.00ns)   --->   "%newIndex_t = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %cnt_1_load, i32 2, i32 3)"   --->   Operation 560 'partselect' 'newIndex_t' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00>
ST_41 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %cnt_1_load, i32 2)"   --->   Operation 561 'bitselect' 'tmp_142' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00>
ST_41 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%mask_V_load_120_phi_s = select i1 %tmp_142, i64 -1, i64 255" [HTA2048_0/solution1/top.cc:222]   --->   Operation 562 'select' 'mask_V_load_120_phi_s' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%tmp_83 = call i64 @_ssdm_op_Mux.ap_auto.3i64.i2(i64 1, i64 65535, i64 0, i2 %newIndex_t)"   --->   Operation 563 'mux' 'tmp_83' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%tmp_86 = call i64 @_ssdm_op_Mux.ap_auto.3i64.i2(i64 3, i64 4294967295, i64 0, i2 %newIndex_t)"   --->   Operation 564 'mux' 'tmp_86' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node rhs_V_6)   --->   "%mask_V_load_119_phi_s = select i1 %tmp_142, i64 4294967295, i64 15" [HTA2048_0/solution1/top.cc:222]   --->   Operation 565 'select' 'mask_V_load_119_phi_s' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 566 [1/1] (0.95ns)   --->   "%sel_tmp = icmp eq i2 %tmp_141, 0" [HTA2048_0/solution1/top.cc:222]   --->   Operation 566 'icmp' 'sel_tmp' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp1 = select i1 %sel_tmp, i64 %tmp_83, i64 %mask_V_load_120_phi_s" [HTA2048_0/solution1/top.cc:222]   --->   Operation 567 'select' 'sel_tmp1' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 568 [1/1] (0.95ns)   --->   "%sel_tmp2 = icmp eq i2 %tmp_141, 1" [HTA2048_0/solution1/top.cc:222]   --->   Operation 568 'icmp' 'sel_tmp2' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 569 [1/1] (1.77ns) (out node of the LUT)   --->   "%sel_tmp3 = select i1 %sel_tmp2, i64 %tmp_86, i64 %sel_tmp1" [HTA2048_0/solution1/top.cc:222]   --->   Operation 569 'select' 'sel_tmp3' <Predicate = (tmp_77 & !tmp_129)> <Delay = 1.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 570 [1/1] (0.95ns)   --->   "%sel_tmp4 = icmp eq i2 %tmp_141, -2" [HTA2048_0/solution1/top.cc:222]   --->   Operation 570 'icmp' 'sel_tmp4' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node rhs_V_6)   --->   "%mask_V_load_1_phi = select i1 %sel_tmp4, i64 %mask_V_load_119_phi_s, i64 %sel_tmp3" [HTA2048_0/solution1/top.cc:222]   --->   Operation 571 'select' 'mask_V_load_1_phi' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node rhs_V_6)   --->   "%tmp_87 = zext i13 %loc2_V_load to i64" [HTA2048_0/solution1/top.cc:222]   --->   Operation 572 'zext' 'tmp_87' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00>
ST_41 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node rhs_V_6)   --->   "%r_V_33 = shl i64 %mask_V_load_1_phi, %tmp_87" [HTA2048_0/solution1/top.cc:222]   --->   Operation 573 'shl' 'r_V_33' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 574 [1/1] (4.59ns) (out node of the LUT)   --->   "%rhs_V_6 = xor i64 %r_V_33, -1" [HTA2048_0/solution1/top.cc:222]   --->   Operation 574 'xor' 'rhs_V_6' <Predicate = (tmp_77 & !tmp_129)> <Delay = 4.59> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 575 [1/1] (0.00ns)   --->   "%newIndex16 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_2, i32 1, i32 3)" [HTA2048_0/solution1/top.cc:214]   --->   Operation 575 'partselect' 'newIndex16' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00>
ST_41 : Operation 576 [1/1] (0.00ns)   --->   "%newIndex17 = zext i3 %newIndex16 to i64" [HTA2048_0/solution1/top.cc:214]   --->   Operation 576 'zext' 'newIndex17' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00>
ST_41 : Operation 577 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_9 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex17" [HTA2048_0/solution1/top.cc:223]   --->   Operation 577 'getelementptr' 'buddy_tree_V_1_addr_9' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00>
ST_41 : Operation 578 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_13 = load i64* %buddy_tree_V_1_addr_9, align 8" [HTA2048_0/solution1/top.cc:223]   --->   Operation 578 'load' 'buddy_tree_V_1_load_13' <Predicate = (tmp_77 & !tmp_129)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 579 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_9 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex17" [HTA2048_0/solution1/top.cc:223]   --->   Operation 579 'getelementptr' 'buddy_tree_V_0_addr_9' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00>
ST_41 : Operation 580 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_15 = load i64* %buddy_tree_V_0_addr_9, align 8" [HTA2048_0/solution1/top.cc:223]   --->   Operation 580 'load' 'buddy_tree_V_0_load_15' <Predicate = (tmp_77 & !tmp_129)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 581 [1/1] (1.30ns)   --->   "%tmp_89 = icmp eq i4 %p_3, 0" [HTA2048_0/solution1/top.cc:227]   --->   Operation 581 'icmp' 'tmp_89' <Predicate = (tmp_77)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 582 [1/1] (0.00ns)   --->   "br i1 %tmp_89, label %._crit_edge5501, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit238_ifconv" [HTA2048_0/solution1/top.cc:227]   --->   Operation 582 'br' <Predicate = (tmp_77)> <Delay = 0.00>
ST_41 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_156 = trunc i4 %p_3 to i1" [HTA2048_0/solution1/top.cc:214]   --->   Operation 583 'trunc' 'tmp_156' <Predicate = (tmp_77 & !tmp_89)> <Delay = 0.00>
ST_41 : Operation 584 [1/1] (0.00ns)   --->   "%newIndex22 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_3, i32 1, i32 3)" [HTA2048_0/solution1/top.cc:214]   --->   Operation 584 'partselect' 'newIndex22' <Predicate = (tmp_77 & !tmp_89)> <Delay = 0.00>
ST_41 : Operation 585 [1/1] (0.00ns)   --->   "%newIndex23 = zext i3 %newIndex22 to i64" [HTA2048_0/solution1/top.cc:214]   --->   Operation 585 'zext' 'newIndex23' <Predicate = (tmp_77 & !tmp_89)> <Delay = 0.00>
ST_41 : Operation 586 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_13 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex23" [HTA2048_0/solution1/top.cc:229]   --->   Operation 586 'getelementptr' 'buddy_tree_V_1_addr_13' <Predicate = (tmp_77 & !tmp_89)> <Delay = 0.00>
ST_41 : Operation 587 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_17 = load i64* %buddy_tree_V_1_addr_13, align 8" [HTA2048_0/solution1/top.cc:229]   --->   Operation 587 'load' 'buddy_tree_V_1_load_17' <Predicate = (tmp_77 & !tmp_89)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 588 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_13 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex23" [HTA2048_0/solution1/top.cc:229]   --->   Operation 588 'getelementptr' 'buddy_tree_V_0_addr_13' <Predicate = (tmp_77 & !tmp_89)> <Delay = 0.00>
ST_41 : Operation 589 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_20 = load i64* %buddy_tree_V_0_addr_13, align 8" [HTA2048_0/solution1/top.cc:229]   --->   Operation 589 'load' 'buddy_tree_V_0_load_20' <Predicate = (tmp_77 & !tmp_89)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 42 <SV = 13> <Delay = 7.98>
ST_42 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_143 = trunc i4 %p_2 to i1" [HTA2048_0/solution1/top.cc:214]   --->   Operation 590 'trunc' 'tmp_143' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00>
ST_42 : Operation 591 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_13 = load i64* %buddy_tree_V_1_addr_9, align 8" [HTA2048_0/solution1/top.cc:223]   --->   Operation 591 'load' 'buddy_tree_V_1_load_13' <Predicate = (tmp_77 & !tmp_129)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 592 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_15 = load i64* %buddy_tree_V_0_addr_9, align 8" [HTA2048_0/solution1/top.cc:223]   --->   Operation 592 'load' 'buddy_tree_V_0_load_15' <Predicate = (tmp_77 & !tmp_129)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node r_V_34)   --->   "%lhs_V_14 = select i1 %tmp_143, i64 %buddy_tree_V_1_load_13, i64 %buddy_tree_V_0_load_15" [HTA2048_0/solution1/top.cc:223]   --->   Operation 593 'select' 'lhs_V_14' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 594 [1/1] (1.48ns) (out node of the LUT)   --->   "%r_V_34 = and i64 %lhs_V_14, %rhs_V_6" [HTA2048_0/solution1/top.cc:223]   --->   Operation 594 'and' 'r_V_34' <Predicate = (tmp_77 & !tmp_129)> <Delay = 1.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 595 [1/1] (0.00ns)   --->   "br i1 %tmp_143, label %branch17, label %branch16" [HTA2048_0/solution1/top.cc:223]   --->   Operation 595 'br' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00>
ST_42 : Operation 596 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_12 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex17" [HTA2048_0/solution1/top.cc:223]   --->   Operation 596 'getelementptr' 'buddy_tree_V_0_addr_12' <Predicate = (tmp_77 & !tmp_129 & !tmp_143)> <Delay = 0.00>
ST_42 : Operation 597 [1/1] (3.25ns)   --->   "store i64 %r_V_34, i64* %buddy_tree_V_0_addr_12, align 8" [HTA2048_0/solution1/top.cc:223]   --->   Operation 597 'store' <Predicate = (tmp_77 & !tmp_129 & !tmp_143)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 598 [1/1] (0.00ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit249166568" [HTA2048_0/solution1/top.cc:223]   --->   Operation 598 'br' <Predicate = (tmp_77 & !tmp_129 & !tmp_143)> <Delay = 0.00>
ST_42 : Operation 599 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_12 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex17" [HTA2048_0/solution1/top.cc:223]   --->   Operation 599 'getelementptr' 'buddy_tree_V_1_addr_12' <Predicate = (tmp_77 & !tmp_129 & tmp_143)> <Delay = 0.00>
ST_42 : Operation 600 [1/1] (3.25ns)   --->   "store i64 %r_V_34, i64* %buddy_tree_V_1_addr_12, align 8" [HTA2048_0/solution1/top.cc:223]   --->   Operation 600 'store' <Predicate = (tmp_77 & !tmp_129 & tmp_143)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 601 [1/1] (0.00ns)   --->   "br label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit249166568" [HTA2048_0/solution1/top.cc:223]   --->   Operation 601 'br' <Predicate = (tmp_77 & !tmp_129 & tmp_143)> <Delay = 0.00>
ST_42 : Operation 602 [1/1] (0.00ns)   --->   "%cnt_1_load_1 = load i32* %cnt_1" [HTA2048_0/solution1/top.cc:225]   --->   Operation 602 'load' 'cnt_1_load_1' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00>
ST_42 : Operation 603 [1/1] (0.00ns)   --->   "%loc2_V_load_1 = load i13* %loc2_V" [HTA2048_0/solution1/top.cc:224]   --->   Operation 603 'load' 'loc2_V_load_1' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00>
ST_42 : Operation 604 [1/1] (0.00ns)   --->   "%loc2_V_2 = shl i13 %loc2_V_load_1, 1" [HTA2048_0/solution1/top.cc:224]   --->   Operation 604 'shl' 'loc2_V_2' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00>
ST_42 : Operation 605 [1/1] (2.55ns)   --->   "%cnt_2 = add nsw i32 1, %cnt_1_load_1" [HTA2048_0/solution1/top.cc:225]   --->   Operation 605 'add' 'cnt_2' <Predicate = (tmp_77 & !tmp_129)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 606 [1/1] (1.76ns)   --->   "store i13 %loc2_V_2, i13* %loc2_V" [HTA2048_0/solution1/top.cc:224]   --->   Operation 606 'store' <Predicate = (tmp_77 & !tmp_129)> <Delay = 1.76>
ST_42 : Operation 607 [1/1] (1.76ns)   --->   "store i64 %rhs_V_6, i64* %rhs_V_3" [HTA2048_0/solution1/top.cc:223]   --->   Operation 607 'store' <Predicate = (tmp_77 & !tmp_129)> <Delay = 1.76>
ST_42 : Operation 608 [1/1] (1.76ns)   --->   "store i32 %cnt_2, i32* %cnt_1" [HTA2048_0/solution1/top.cc:225]   --->   Operation 608 'store' <Predicate = (tmp_77 & !tmp_129)> <Delay = 1.76>
ST_42 : Operation 609 [1/1] (0.00ns)   --->   "br label %._crit_edge5500" [HTA2048_0/solution1/top.cc:226]   --->   Operation 609 'br' <Predicate = (tmp_77 & !tmp_129)> <Delay = 0.00>
ST_42 : Operation 610 [1/1] (0.00ns)   --->   "%loc1_V_7_load = load i13* %loc1_V_7" [HTA2048_0/solution1/top.cc:229]   --->   Operation 610 'load' 'loc1_V_7_load' <Predicate = (tmp_77 & !tmp_89)> <Delay = 0.00>
ST_42 : Operation 611 [1/1] (0.00ns)   --->   "%i_assign_4 = zext i13 %loc1_V_7_load to i32" [HTA2048_0/solution1/top.cc:229]   --->   Operation 611 'zext' 'i_assign_4' <Predicate = (tmp_77 & !tmp_89)> <Delay = 0.00>
ST_42 : Operation 612 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_17 = load i64* %buddy_tree_V_1_addr_13, align 8" [HTA2048_0/solution1/top.cc:229]   --->   Operation 612 'load' 'buddy_tree_V_1_load_17' <Predicate = (tmp_77 & !tmp_89)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 613 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_20 = load i64* %buddy_tree_V_0_addr_13, align 8" [HTA2048_0/solution1/top.cc:229]   --->   Operation 613 'load' 'buddy_tree_V_0_load_20' <Predicate = (tmp_77 & !tmp_89)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 614 [1/1] (1.48ns)   --->   "%p_Val2_23 = select i1 %tmp_156, i64 %buddy_tree_V_1_load_17, i64 %buddy_tree_V_0_load_20" [HTA2048_0/solution1/top.cc:229]   --->   Operation 614 'select' 'p_Val2_23' <Predicate = (tmp_77 & !tmp_89)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 615 [1/1] (0.00ns)   --->   "%p_Result_15 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_23, i32 %i_assign_4, i1 false)" [HTA2048_0/solution1/top.cc:229]   --->   Operation 615 'bitset' 'p_Result_15' <Predicate = (tmp_77 & !tmp_89)> <Delay = 0.00>
ST_42 : Operation 616 [1/1] (0.00ns)   --->   "br i1 %tmp_156, label %branch21, label %branch20" [HTA2048_0/solution1/top.cc:229]   --->   Operation 616 'br' <Predicate = (tmp_77 & !tmp_89)> <Delay = 0.00>
ST_42 : Operation 617 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_14 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex23" [HTA2048_0/solution1/top.cc:229]   --->   Operation 617 'getelementptr' 'buddy_tree_V_0_addr_14' <Predicate = (tmp_77 & !tmp_89 & !tmp_156)> <Delay = 0.00>
ST_42 : Operation 618 [1/1] (3.25ns)   --->   "store i64 %p_Result_15, i64* %buddy_tree_V_0_addr_14, align 8" [HTA2048_0/solution1/top.cc:229]   --->   Operation 618 'store' <Predicate = (tmp_77 & !tmp_89 & !tmp_156)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 619 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2387578" [HTA2048_0/solution1/top.cc:229]   --->   Operation 619 'br' <Predicate = (tmp_77 & !tmp_89 & !tmp_156)> <Delay = 0.00>
ST_42 : Operation 620 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_14 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex23" [HTA2048_0/solution1/top.cc:229]   --->   Operation 620 'getelementptr' 'buddy_tree_V_1_addr_14' <Predicate = (tmp_77 & !tmp_89 & tmp_156)> <Delay = 0.00>
ST_42 : Operation 621 [1/1] (3.25ns)   --->   "store i64 %p_Result_15, i64* %buddy_tree_V_1_addr_14, align 8" [HTA2048_0/solution1/top.cc:229]   --->   Operation 621 'store' <Predicate = (tmp_77 & !tmp_89 & tmp_156)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 622 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit2387578" [HTA2048_0/solution1/top.cc:229]   --->   Operation 622 'br' <Predicate = (tmp_77 & !tmp_89 & tmp_156)> <Delay = 0.00>
ST_42 : Operation 623 [1/1] (0.00ns)   --->   "%loc1_V_7_load_1 = load i13* %loc1_V_7" [HTA2048_0/solution1/top.cc:230]   --->   Operation 623 'load' 'loc1_V_7_load_1' <Predicate = (tmp_77 & !tmp_89)> <Delay = 0.00>
ST_42 : Operation 624 [1/1] (0.00ns)   --->   "%loc1_V_6 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %loc1_V_7_load_1, i32 1, i32 12)" [HTA2048_0/solution1/top.cc:230]   --->   Operation 624 'partselect' 'loc1_V_6' <Predicate = (tmp_77 & !tmp_89)> <Delay = 0.00>
ST_42 : Operation 625 [1/1] (0.00ns)   --->   "%loc1_V_9 = zext i12 %loc1_V_6 to i13" [HTA2048_0/solution1/top.cc:230]   --->   Operation 625 'zext' 'loc1_V_9' <Predicate = (tmp_77 & !tmp_89)> <Delay = 0.00>
ST_42 : Operation 626 [1/1] (1.76ns)   --->   "store i13 %loc1_V_9, i13* %loc1_V_7" [HTA2048_0/solution1/top.cc:230]   --->   Operation 626 'store' <Predicate = (tmp_77 & !tmp_89)> <Delay = 1.76>
ST_42 : Operation 627 [1/1] (0.00ns)   --->   "br label %._crit_edge5501" [HTA2048_0/solution1/top.cc:231]   --->   Operation 627 'br' <Predicate = (tmp_77 & !tmp_89)> <Delay = 0.00>
ST_42 : Operation 628 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_80)" [HTA2048_0/solution1/top.cc:232]   --->   Operation 628 'specregionend' 'empty_71' <Predicate = (tmp_77)> <Delay = 0.00>
ST_42 : Operation 629 [1/1] (1.30ns)   --->   "%op2_assign_2 = icmp ne i4 %p_2, -8" [HTA2048_0/solution1/top.cc:216]   --->   Operation 629 'icmp' 'op2_assign_2' <Predicate = (tmp_77)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_90 = zext i1 %op2_assign_2 to i4" [HTA2048_0/solution1/top.cc:216]   --->   Operation 630 'zext' 'tmp_90' <Predicate = (tmp_77)> <Delay = 0.00>
ST_42 : Operation 631 [1/1] (1.73ns)   --->   "%now1_V_5 = add i4 %tmp_90, %p_2" [HTA2048_0/solution1/top.cc:216]   --->   Operation 631 'add' 'now1_V_5' <Predicate = (tmp_77)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_91 = zext i1 %op2_assign_3 to i4" [HTA2048_0/solution1/top.cc:216]   --->   Operation 632 'zext' 'tmp_91' <Predicate = (tmp_77)> <Delay = 0.00>
ST_42 : Operation 633 [1/1] (1.73ns)   --->   "%now2_V_1 = sub i4 %p_3, %tmp_91" [HTA2048_0/solution1/top.cc:216]   --->   Operation 633 'sub' 'now2_V_1' <Predicate = (tmp_77)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 634 [1/1] (0.00ns)   --->   "br label %21" [HTA2048_0/solution1/top.cc:216]   --->   Operation 634 'br' <Predicate = (tmp_77)> <Delay = 0.00>

State 43 <SV = 13> <Delay = 3.25>
ST_43 : Operation 635 [2/2] (3.25ns)   --->   "%lhs_V_3 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:235]   --->   Operation 635 'load' 'lhs_V_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_43 : Operation 636 [2/2] (3.25ns)   --->   "%lhs_V_5 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA2048_0/solution1/top.cc:237]   --->   Operation 636 'load' 'lhs_V_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 44 <SV = 14> <Delay = 7.49>
ST_44 : Operation 637 [1/1] (0.00ns)   --->   "%rhs_V_3_load = load i64* %rhs_V_3" [HTA2048_0/solution1/top.cc:239]   --->   Operation 637 'load' 'rhs_V_3_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 638 [1/2] (3.25ns)   --->   "%lhs_V_3 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:235]   --->   Operation 638 'load' 'lhs_V_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_44 : Operation 639 [1/1] (0.99ns)   --->   "%r_V_18 = and i64 %lhs_V_3, %rhs_V_3_load" [HTA2048_0/solution1/top.cc:235]   --->   Operation 639 'and' 'r_V_18' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 640 [1/1] (3.25ns)   --->   "store i64 %r_V_18, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:235]   --->   Operation 640 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_44 : Operation 641 [2/2] (3.25ns)   --->   "%lhs_V_4 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:236]   --->   Operation 641 'load' 'lhs_V_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_44 : Operation 642 [1/2] (3.25ns)   --->   "%lhs_V_5 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA2048_0/solution1/top.cc:237]   --->   Operation 642 'load' 'lhs_V_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_44 : Operation 643 [2/2] (3.25ns)   --->   "%lhs_V_6 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA2048_0/solution1/top.cc:238]   --->   Operation 643 'load' 'lhs_V_6' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_44 : Operation 644 [2/2] (3.25ns)   --->   "%lhs_V_7 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 6), align 16" [HTA2048_0/solution1/top.cc:239]   --->   Operation 644 'load' 'lhs_V_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 45 <SV = 15> <Delay = 7.49>
ST_45 : Operation 645 [1/2] (3.25ns)   --->   "%lhs_V_4 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:236]   --->   Operation 645 'load' 'lhs_V_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_45 : Operation 646 [1/1] (0.99ns)   --->   "%r_V_19 = and i64 %lhs_V_4, %rhs_V_3_load" [HTA2048_0/solution1/top.cc:236]   --->   Operation 646 'and' 'r_V_19' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 647 [1/1] (3.25ns)   --->   "store i64 %r_V_19, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:236]   --->   Operation 647 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_45 : Operation 648 [1/1] (0.99ns)   --->   "%r_V_20 = and i64 %lhs_V_5, %rhs_V_3_load" [HTA2048_0/solution1/top.cc:237]   --->   Operation 648 'and' 'r_V_20' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 649 [1/1] (3.25ns)   --->   "store i64 %r_V_20, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA2048_0/solution1/top.cc:237]   --->   Operation 649 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_45 : Operation 650 [1/2] (3.25ns)   --->   "%lhs_V_6 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA2048_0/solution1/top.cc:238]   --->   Operation 650 'load' 'lhs_V_6' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_45 : Operation 651 [1/1] (0.99ns)   --->   "%r_V_21 = and i64 %lhs_V_6, %rhs_V_3_load" [HTA2048_0/solution1/top.cc:238]   --->   Operation 651 'and' 'r_V_21' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 652 [1/1] (3.25ns)   --->   "store i64 %r_V_21, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA2048_0/solution1/top.cc:238]   --->   Operation 652 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_45 : Operation 653 [1/2] (3.25ns)   --->   "%lhs_V_7 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 6), align 16" [HTA2048_0/solution1/top.cc:239]   --->   Operation 653 'load' 'lhs_V_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_45 : Operation 654 [1/1] (0.99ns)   --->   "%r_V_22 = and i64 %lhs_V_7, %rhs_V_3_load" [HTA2048_0/solution1/top.cc:239]   --->   Operation 654 'and' 'r_V_22' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 655 [1/1] (3.25ns)   --->   "store i64 %r_V_22, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 6), align 16" [HTA2048_0/solution1/top.cc:239]   --->   Operation 655 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_45 : Operation 656 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_3)" [HTA2048_0/solution1/top.cc:308]   --->   Operation 656 'specregionend' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 657 [1/1] (0.00ns)   --->   "br label %34" [HTA2048_0/solution1/top.cc:309]   --->   Operation 657 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 12> <Delay = 5.72>
ST_46 : Operation 658 [1/2] (3.25ns)   --->   "%mark_mask_V_load = load i62* %mark_mask_V_addr_1, align 8" [HTA2048_0/solution1/top.cc:244]   --->   Operation 658 'load' 'mark_mask_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 62> <Depth = 128> <ROM>
ST_46 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node r_V_38)   --->   "%mark_mask_V_load_cas = zext i62 %mark_mask_V_load to i64" [HTA2048_0/solution1/top.cc:244]   --->   Operation 659 'zext' 'mark_mask_V_load_cas' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node r_V_38_cast2)   --->   "%tmp_117 = trunc i62 %mark_mask_V_load to i30" [HTA2048_0/solution1/top.cc:244]   --->   Operation 660 'trunc' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node r_V_38_cast3)   --->   "%tmp_118 = trunc i62 %mark_mask_V_load to i14" [HTA2048_0/solution1/top.cc:244]   --->   Operation 661 'trunc' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node r_V_38_cast4)   --->   "%tmp_119 = trunc i62 %mark_mask_V_load to i6" [HTA2048_0/solution1/top.cc:244]   --->   Operation 662 'trunc' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node r_V_38_cast)   --->   "%tmp_120 = trunc i62 %mark_mask_V_load to i2" [HTA2048_0/solution1/top.cc:244]   --->   Operation 663 'trunc' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node r_V_38)   --->   "%rhs_V_2 = xor i64 %mark_mask_V_load_cas, -1" [HTA2048_0/solution1/top.cc:244]   --->   Operation 664 'xor' 'rhs_V_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_121 = trunc i8 %op_V_assign to i1" [HTA2048_0/solution1/top.cc:176]   --->   Operation 665 'trunc' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 666 [1/2] (3.25ns)   --->   "%group_tree_V_1_load_2 = load i64* %group_tree_V_1_addr_4, align 8" [HTA2048_0/solution1/top.cc:244]   --->   Operation 666 'load' 'group_tree_V_1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_46 : Operation 667 [1/2] (3.25ns)   --->   "%group_tree_V_0_load_2 = load i64* %group_tree_V_0_addr_4, align 8" [HTA2048_0/solution1/top.cc:244]   --->   Operation 667 'load' 'group_tree_V_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_46 : Operation 668 [1/1] (1.48ns)   --->   "%lhs_V_2 = select i1 %tmp_121, i64 %group_tree_V_1_load_2, i64 %group_tree_V_0_load_2" [HTA2048_0/solution1/top.cc:244]   --->   Operation 668 'select' 'lhs_V_2' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node r_V_38_cast)   --->   "%tmp_69 = xor i2 %tmp_120, -1" [HTA2048_0/solution1/top.cc:244]   --->   Operation 669 'xor' 'tmp_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node r_V_38_cast)   --->   "%tmp_122 = trunc i64 %lhs_V_2 to i2" [HTA2048_0/solution1/top.cc:244]   --->   Operation 670 'trunc' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node r_V_38_cast4)   --->   "%tmp_70 = xor i6 %tmp_119, -4" [HTA2048_0/solution1/top.cc:244]   --->   Operation 671 'xor' 'tmp_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node r_V_38_cast4)   --->   "%tmp_123 = trunc i64 %lhs_V_2 to i6" [HTA2048_0/solution1/top.cc:244]   --->   Operation 672 'trunc' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node r_V_38_cast3)   --->   "%tmp_72 = xor i14 %tmp_118, -64" [HTA2048_0/solution1/top.cc:244]   --->   Operation 673 'xor' 'tmp_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node r_V_38_cast3)   --->   "%tmp_124 = trunc i64 %lhs_V_2 to i14" [HTA2048_0/solution1/top.cc:244]   --->   Operation 674 'trunc' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node r_V_38_cast2)   --->   "%tmp_74 = xor i30 %tmp_117, -16384" [HTA2048_0/solution1/top.cc:244]   --->   Operation 675 'xor' 'tmp_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node r_V_38_cast2)   --->   "%tmp_125 = trunc i64 %lhs_V_2 to i30" [HTA2048_0/solution1/top.cc:244]   --->   Operation 676 'trunc' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node r_V_38_cast1)   --->   "%tmp_75 = xor i62 %mark_mask_V_load, -1073741824" [HTA2048_0/solution1/top.cc:244]   --->   Operation 677 'xor' 'tmp_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node r_V_38_cast1)   --->   "%tmp_126 = trunc i64 %lhs_V_2 to i62" [HTA2048_0/solution1/top.cc:244]   --->   Operation 678 'trunc' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 679 [1/1] (0.99ns) (out node of the LUT)   --->   "%r_V_38 = and i64 %lhs_V_2, %rhs_V_2" [HTA2048_0/solution1/top.cc:244]   --->   Operation 679 'and' 'r_V_38' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 680 [1/1] (0.99ns) (out node of the LUT)   --->   "%r_V_38_cast1 = and i62 %tmp_126, %tmp_75" [HTA2048_0/solution1/top.cc:244]   --->   Operation 680 'and' 'r_V_38_cast1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 681 [1/1] (0.99ns) (out node of the LUT)   --->   "%r_V_38_cast2 = and i30 %tmp_125, %tmp_74" [HTA2048_0/solution1/top.cc:244]   --->   Operation 681 'and' 'r_V_38_cast2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 682 [1/1] (0.99ns) (out node of the LUT)   --->   "%r_V_38_cast3 = and i14 %tmp_124, %tmp_72" [HTA2048_0/solution1/top.cc:244]   --->   Operation 682 'and' 'r_V_38_cast3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 683 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_V_38_cast4 = and i6 %tmp_123, %tmp_70" [HTA2048_0/solution1/top.cc:244]   --->   Operation 683 'and' 'r_V_38_cast4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 684 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_V_38_cast = and i2 %tmp_122, %tmp_69" [HTA2048_0/solution1/top.cc:244]   --->   Operation 684 'and' 'r_V_38_cast' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 685 [1/1] (0.00ns)   --->   "br i1 %tmp_121, label %branch47, label %branch46" [HTA2048_0/solution1/top.cc:244]   --->   Operation 685 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 13> <Delay = 3.25>
ST_47 : Operation 686 [1/1] (0.00ns)   --->   "%group_tree_V_0_addr_5 = getelementptr [35 x i64]* @group_tree_V_0, i64 0, i64 %newIndex13" [HTA2048_0/solution1/top.cc:244]   --->   Operation 686 'getelementptr' 'group_tree_V_0_addr_5' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_47 : Operation 687 [1/1] (3.25ns)   --->   "store i64 %r_V_38, i64* %group_tree_V_0_addr_5, align 8" [HTA2048_0/solution1/top.cc:244]   --->   Operation 687 'store' <Predicate = (!tmp_121)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_47 : Operation 688 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit210.preheader137140" [HTA2048_0/solution1/top.cc:244]   --->   Operation 688 'br' <Predicate = (!tmp_121)> <Delay = 0.00>
ST_47 : Operation 689 [1/1] (0.00ns)   --->   "%group_tree_V_1_addr_5 = getelementptr [35 x i64]* @group_tree_V_1, i64 0, i64 %newIndex13" [HTA2048_0/solution1/top.cc:244]   --->   Operation 689 'getelementptr' 'group_tree_V_1_addr_5' <Predicate = (tmp_121)> <Delay = 0.00>
ST_47 : Operation 690 [1/1] (3.25ns)   --->   "store i64 %r_V_38, i64* %group_tree_V_1_addr_5, align 8" [HTA2048_0/solution1/top.cc:244]   --->   Operation 690 'store' <Predicate = (tmp_121)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 35> <RAM>
ST_47 : Operation 691 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit210.preheader137140" [HTA2048_0/solution1/top.cc:244]   --->   Operation 691 'br' <Predicate = (tmp_121)> <Delay = 0.00>
ST_47 : Operation 692 [1/1] (1.76ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit210.0" [HTA2048_0/solution1/top.cc:272]   --->   Operation 692 'br' <Predicate = true> <Delay = 1.76>

State 48 <SV = 14> <Delay = 4.90>
ST_48 : Operation 693 [1/1] (0.00ns)   --->   "%p_03550_5_in = phi i8 [ %tmp_88, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit199.0 ], [ %op_V_assign, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit210.preheader137140 ]" [HTA2048_0/solution1/top.cc:272]   --->   Operation 693 'phi' 'p_03550_5_in' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 694 [1/1] (0.00ns)   --->   "%p_03558_1 = phi i3 [ %now2_V_s, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit199.0 ], [ -2, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit210.preheader137140 ]" [HTA2048_0/solution1/top.cc:272]   --->   Operation 694 'phi' 'p_03558_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 695 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 695 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 696 [1/1] (1.13ns)   --->   "%tmp_82 = icmp eq i3 %p_03558_1, 0" [HTA2048_0/solution1/top.cc:272]   --->   Operation 696 'icmp' 'tmp_82' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 697 [1/1] (0.00ns)   --->   "br i1 %tmp_82, label %23, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit199.0" [HTA2048_0/solution1/top.cc:272]   --->   Operation 697 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 698 [1/1] (0.00ns)   --->   "%newIndex18 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %p_03558_1, i32 1, i32 2)" [HTA2048_0/solution1/top.cc:272]   --->   Operation 698 'partselect' 'newIndex18' <Predicate = (!tmp_82)> <Delay = 0.00>
ST_48 : Operation 699 [1/1] (0.00ns)   --->   "%newIndex19 = zext i2 %newIndex18 to i64" [HTA2048_0/solution1/top.cc:272]   --->   Operation 699 'zext' 'newIndex19' <Predicate = (!tmp_82)> <Delay = 0.00>
ST_48 : Operation 700 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_10 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex19" [HTA2048_0/solution1/top.cc:272]   --->   Operation 700 'getelementptr' 'buddy_tree_V_0_addr_10' <Predicate = (!tmp_82)> <Delay = 0.00>
ST_48 : Operation 701 [2/2] (3.25ns)   --->   "%buddy_tree_V_0_load_19 = load i64* %buddy_tree_V_0_addr_10, align 16" [HTA2048_0/solution1/top.cc:275]   --->   Operation 701 'load' 'buddy_tree_V_0_load_19' <Predicate = (!tmp_82)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_48 : Operation 702 [1/1] (1.65ns)   --->   "%now2_V = add i3 %p_03558_1, -1" [HTA2048_0/solution1/top.cc:272]   --->   Operation 702 'add' 'now2_V' <Predicate = (!tmp_82)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 703 [1/1] (0.00ns)   --->   "%newIndex20 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %now2_V, i32 1, i32 2)" [HTA2048_0/solution1/top.cc:272]   --->   Operation 703 'partselect' 'newIndex20' <Predicate = (!tmp_82)> <Delay = 0.00>
ST_48 : Operation 704 [1/1] (0.00ns)   --->   "%newIndex21 = zext i2 %newIndex20 to i64" [HTA2048_0/solution1/top.cc:272]   --->   Operation 704 'zext' 'newIndex21' <Predicate = (!tmp_82)> <Delay = 0.00>
ST_48 : Operation 705 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_10 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex21" [HTA2048_0/solution1/top.cc:272]   --->   Operation 705 'getelementptr' 'buddy_tree_V_1_addr_10' <Predicate = (!tmp_82)> <Delay = 0.00>
ST_48 : Operation 706 [2/2] (3.25ns)   --->   "%buddy_tree_V_1_load_16 = load i64* %buddy_tree_V_1_addr_10, align 8" [HTA2048_0/solution1/top.cc:275]   --->   Operation 706 'load' 'buddy_tree_V_1_load_16' <Predicate = (!tmp_82)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_48 : Operation 707 [1/1] (1.65ns)   --->   "%now2_V_s = add i3 %p_03558_1, -2" [HTA2048_0/solution1/top.cc:272]   --->   Operation 707 'add' 'now2_V_s' <Predicate = (!tmp_82)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 708 [1/1] (0.95ns)   --->   "%p_Repl2_10 = icmp ne i2 %r_V_38_cast, 0" [HTA2048_0/solution1/top.cc:302]   --->   Operation 708 'icmp' 'p_Repl2_10' <Predicate = (tmp_82)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 709 [2/2] (3.25ns)   --->   "%p_Val2_18 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:302]   --->   Operation 709 'load' 'p_Val2_18' <Predicate = (tmp_82)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_48 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_145 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %r_V_38_cast4, i32 2, i32 5)" [HTA2048_0/solution1/top.cc:303]   --->   Operation 710 'partselect' 'tmp_145' <Predicate = (tmp_82)> <Delay = 0.00>
ST_48 : Operation 711 [1/1] (1.30ns)   --->   "%p_Repl2_11 = icmp ne i4 %tmp_145, 0" [HTA2048_0/solution1/top.cc:303]   --->   Operation 711 'icmp' 'p_Repl2_11' <Predicate = (tmp_82)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 712 [2/2] (3.25ns)   --->   "%p_Val2_19 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:303]   --->   Operation 712 'load' 'p_Val2_19' <Predicate = (tmp_82)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_48 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_147 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %r_V_38_cast3, i32 6, i32 13)" [HTA2048_0/solution1/top.cc:304]   --->   Operation 713 'partselect' 'tmp_147' <Predicate = (tmp_82)> <Delay = 0.00>
ST_48 : Operation 714 [1/1] (1.55ns)   --->   "%p_Repl2_12 = icmp ne i8 %tmp_147, 0" [HTA2048_0/solution1/top.cc:304]   --->   Operation 714 'icmp' 'p_Repl2_12' <Predicate = (tmp_82)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 715 [2/2] (3.25ns)   --->   "%p_Val2_20 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA2048_0/solution1/top.cc:304]   --->   Operation 715 'load' 'p_Val2_20' <Predicate = (tmp_82)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_48 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_149 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %r_V_38_cast2, i32 14, i32 29)" [HTA2048_0/solution1/top.cc:305]   --->   Operation 716 'partselect' 'tmp_149' <Predicate = (tmp_82)> <Delay = 0.00>
ST_48 : Operation 717 [1/1] (2.42ns)   --->   "%p_Repl2_13 = icmp ne i16 %tmp_149, 0" [HTA2048_0/solution1/top.cc:305]   --->   Operation 717 'icmp' 'p_Repl2_13' <Predicate = (tmp_82)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 718 [2/2] (3.25ns)   --->   "%p_Val2_21 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA2048_0/solution1/top.cc:305]   --->   Operation 718 'load' 'p_Val2_21' <Predicate = (tmp_82)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_48 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_151 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %r_V_38_cast1, i32 30, i32 61)" [HTA2048_0/solution1/top.cc:306]   --->   Operation 719 'partselect' 'tmp_151' <Predicate = (tmp_82)> <Delay = 0.00>
ST_48 : Operation 720 [1/1] (2.47ns)   --->   "%p_Repl2_14 = icmp ne i32 %tmp_151, 0" [HTA2048_0/solution1/top.cc:306]   --->   Operation 720 'icmp' 'p_Repl2_14' <Predicate = (tmp_82)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 15> <Delay = 6.50>
ST_49 : Operation 721 [1/1] (0.00ns)   --->   "%loc1_V_s = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %p_03550_5_in, i32 1, i32 7)" [HTA2048_0/solution1/top.cc:272]   --->   Operation 721 'partselect' 'loc1_V_s' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 722 [1/1] (0.00ns)   --->   "%i_assign_3 = zext i7 %loc1_V_s to i32" [HTA2048_0/solution1/top.cc:275]   --->   Operation 722 'zext' 'i_assign_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 723 [1/2] (3.25ns)   --->   "%buddy_tree_V_0_load_19 = load i64* %buddy_tree_V_0_addr_10, align 16" [HTA2048_0/solution1/top.cc:275]   --->   Operation 723 'load' 'buddy_tree_V_0_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_49 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_153 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %buddy_tree_V_0_load_19, i32 %i_assign_3, i1 false)" [HTA2048_0/solution1/top.cc:275]   --->   Operation 724 'bitset' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 725 [1/1] (0.00ns)   --->   "%buddy_tree_V_0_addr_11 = getelementptr [8 x i64]* @buddy_tree_V_0, i64 0, i64 %newIndex19" [HTA2048_0/solution1/top.cc:272]   --->   Operation 725 'getelementptr' 'buddy_tree_V_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 726 [1/1] (3.25ns)   --->   "store i64 %tmp_153, i64* %buddy_tree_V_0_addr_11, align 16" [HTA2048_0/solution1/top.cc:275]   --->   Operation 726 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_49 : Operation 727 [1/1] (0.00ns)   --->   "%loc1_V_7_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %p_03550_5_in, i32 2, i32 7)" [HTA2048_0/solution1/top.cc:272]   --->   Operation 727 'partselect' 'loc1_V_7_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_88 = zext i6 %loc1_V_7_1 to i8" [HTA2048_0/solution1/top.cc:272]   --->   Operation 728 'zext' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 729 [1/1] (0.00ns)   --->   "%i_assign_3_1 = zext i6 %loc1_V_7_1 to i32" [HTA2048_0/solution1/top.cc:275]   --->   Operation 729 'zext' 'i_assign_3_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 730 [1/2] (3.25ns)   --->   "%buddy_tree_V_1_load_16 = load i64* %buddy_tree_V_1_addr_10, align 8" [HTA2048_0/solution1/top.cc:275]   --->   Operation 730 'load' 'buddy_tree_V_1_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_49 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_154 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %buddy_tree_V_1_load_16, i32 %i_assign_3_1, i1 false)" [HTA2048_0/solution1/top.cc:275]   --->   Operation 731 'bitset' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 732 [1/1] (0.00ns)   --->   "%buddy_tree_V_1_addr_11 = getelementptr [8 x i64]* @buddy_tree_V_1, i64 0, i64 %newIndex21" [HTA2048_0/solution1/top.cc:272]   --->   Operation 732 'getelementptr' 'buddy_tree_V_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 733 [1/1] (3.25ns)   --->   "store i64 %tmp_154, i64* %buddy_tree_V_1_addr_11, align 8" [HTA2048_0/solution1/top.cc:275]   --->   Operation 733 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_49 : Operation 734 [1/1] (0.00ns)   --->   "br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit210.0" [HTA2048_0/solution1/top.cc:272]   --->   Operation 734 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 15> <Delay = 6.50>
ST_50 : Operation 735 [1/1] (0.00ns)   --->   "%i_assign_2 = zext i8 %op_V_assign to i32" [HTA2048_0/solution1/top.cc:302]   --->   Operation 735 'zext' 'i_assign_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 736 [1/2] (3.25ns)   --->   "%p_Val2_18 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:302]   --->   Operation 736 'load' 'p_Val2_18' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_50 : Operation 737 [1/1] (0.00ns)   --->   "%p_Result_10 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_18, i32 %i_assign_2, i1 %p_Repl2_10)" [HTA2048_0/solution1/top.cc:302]   --->   Operation 737 'bitset' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 738 [1/1] (3.25ns)   --->   "store i64 %p_Result_10, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:302]   --->   Operation 738 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_50 : Operation 739 [1/2] (3.25ns)   --->   "%p_Val2_19 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:303]   --->   Operation 739 'load' 'p_Val2_19' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_50 : Operation 740 [1/1] (0.00ns)   --->   "%p_Result_11 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_19, i32 %i_assign_2, i1 %p_Repl2_11)" [HTA2048_0/solution1/top.cc:303]   --->   Operation 740 'bitset' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 741 [1/1] (3.25ns)   --->   "store i64 %p_Result_11, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 4), align 16" [HTA2048_0/solution1/top.cc:303]   --->   Operation 741 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_50 : Operation 742 [1/2] (3.25ns)   --->   "%p_Val2_20 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA2048_0/solution1/top.cc:304]   --->   Operation 742 'load' 'p_Val2_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_50 : Operation 743 [1/1] (0.00ns)   --->   "%p_Result_12 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_20, i32 %i_assign_2, i1 %p_Repl2_12)" [HTA2048_0/solution1/top.cc:304]   --->   Operation 743 'bitset' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 744 [1/2] (3.25ns)   --->   "%p_Val2_21 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA2048_0/solution1/top.cc:305]   --->   Operation 744 'load' 'p_Val2_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_50 : Operation 745 [1/1] (0.00ns)   --->   "%p_Result_13 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_21, i32 %i_assign_2, i1 %p_Repl2_13)" [HTA2048_0/solution1/top.cc:305]   --->   Operation 745 'bitset' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 746 [1/1] (3.25ns)   --->   "store i64 %p_Result_13, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_1, i64 0, i64 5), align 8" [HTA2048_0/solution1/top.cc:305]   --->   Operation 746 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_50 : Operation 747 [2/2] (3.25ns)   --->   "%p_Val2_22 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 6), align 16" [HTA2048_0/solution1/top.cc:306]   --->   Operation 747 'load' 'p_Val2_22' <Predicate = true> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 51 <SV = 16> <Delay = 6.50>
ST_51 : Operation 748 [1/1] (3.25ns)   --->   "store i64 %p_Result_12, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 5), align 16" [HTA2048_0/solution1/top.cc:304]   --->   Operation 748 'store' <Predicate = (tmp & !tmp_18 & tmp_111)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_51 : Operation 749 [1/2] (3.25ns)   --->   "%p_Val2_22 = load i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 6), align 16" [HTA2048_0/solution1/top.cc:306]   --->   Operation 749 'load' 'p_Val2_22' <Predicate = (tmp & !tmp_18 & tmp_111)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_51 : Operation 750 [1/1] (0.00ns)   --->   "%p_Result_14 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_22, i32 %i_assign_2, i1 %p_Repl2_14)" [HTA2048_0/solution1/top.cc:306]   --->   Operation 750 'bitset' 'p_Result_14' <Predicate = (tmp & !tmp_18 & tmp_111)> <Delay = 0.00>
ST_51 : Operation 751 [1/1] (3.25ns)   --->   "store i64 %p_Result_14, i64* getelementptr inbounds ([8 x i64]* @buddy_tree_V_0, i64 0, i64 6), align 16" [HTA2048_0/solution1/top.cc:239]   --->   Operation 751 'store' <Predicate = (tmp & !tmp_18 & tmp_111)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_51 : Operation 752 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str16, i32 %tmp_3)" [HTA2048_0/solution1/top.cc:308]   --->   Operation 752 'specregionend' 'empty_74' <Predicate = (tmp & !tmp_18 & tmp_111)> <Delay = 0.00>
ST_51 : Operation 753 [1/1] (0.00ns)   --->   "br label %34" [HTA2048_0/solution1/top.cc:309]   --->   Operation 753 'br' <Predicate = (tmp & !tmp_18 & tmp_111)> <Delay = 0.00>
ST_51 : Operation 754 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_1)" [HTA2048_0/solution1/top.cc:428]   --->   Operation 754 'specregionend' 'empty_77' <Predicate = (!tmp) | (!tmp_18)> <Delay = 0.00>
ST_51 : Operation 755 [1/1] (0.00ns)   --->   "br label %35" [HTA2048_0/solution1/top.cc:454]   --->   Operation 755 'br' <Predicate = (!tmp) | (!tmp_18)> <Delay = 0.00>
ST_51 : Operation 756 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_1)" [HTA2048_0/solution1/top.cc:131]   --->   Operation 756 'specregionend' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 757 [1/1] (0.00ns)   --->   "ret void" [HTA2048_0/solution1/top.cc:454]   --->   Operation 757 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('cmd') [19]  (0 ns)
	'store' operation (HTA2048_0/solution1/top.cc:137) of constant 0 on local variable 'cmd' [26]  (1.77 ns)

 <State 2>: 2.08ns
The critical path consists of the following:
	wire read on port 'alloc_size' (HTA2048_0/solution1/top.cc:141) [31]  (0 ns)
	'add' operation ('tmp_size.V', HTA2048_0/solution1/top.cc:143) [35]  (2.08 ns)

 <State 3>: 8.52ns
The critical path consists of the following:
	'sub' operation ('p_s', HTA2048_0/solution1/top.cc:167) [367]  (2.08 ns)
	'and' operation ('p_4', HTA2048_0/solution1/top.cc:167) [368]  (0.99 ns)
	multiplexor before 'phi' operation ('p_5') [401]  (2.2 ns)
	'phi' operation ('p_5') [401]  (0 ns)
	'getelementptr' operation ('buddy_tree_V_0_addr_2', HTA2048_0/solution1/top.cc:175) [407]  (0 ns)
	'load' operation ('buddy_tree_V_0_load_1', HTA2048_0/solution1/top.cc:175) on array 'buddy_tree_V_0' [408]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('addr_layer_map_V_add_1', HTA2048_0/solution1/top.cc:314) [49]  (0 ns)
	'load' operation ('ans.V', HTA2048_0/solution1/top.cc:314) on array 'addr_layer_map_V' [50]  (3.25 ns)

 <State 5>: 7.48ns
The critical path consists of the following:
	'load' operation ('ans.V', HTA2048_0/solution1/top.cc:314) on array 'addr_layer_map_V' [50]  (3.25 ns)
	'xor' operation ('r.V', HTA2048_0/solution1/top.cc:373) [200]  (0.975 ns)
	'getelementptr' operation ('shift_constant_V_add_1', HTA2048_0/solution1/top.cc:373) [202]  (0 ns)
	'load' operation ('shift_constant_V_loa_1', HTA2048_0/solution1/top.cc:373) on array 'shift_constant_V' [203]  (3.25 ns)

 <State 6>: 7.99ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load', HTA2048_0/solution1/top.cc:326) on array 'buddy_tree_V_1' [63]  (3.25 ns)
	'select' operation ('__Val2__', HTA2048_0/solution1/top.cc:326) [66]  (1.48 ns)
	'store' operation (HTA2048_0/solution1/top.cc:326) of variable '__Result__', HTA2048_0/solution1/top.cc:326 on array 'buddy_tree_V_1' [75]  (3.25 ns)

 <State 7>: 4.59ns
The critical path consists of the following:
	'lshr' operation ('r.V', HTA2048_0/solution1/top.cc:330) [82]  (4.59 ns)

 <State 8>: 4.99ns
The critical path consists of the following:
	'phi' operation ('now1.V') with incoming values : ('ans.V', HTA2048_0/solution1/top.cc:314) ('now1.V', HTA2048_0/solution1/top.cc:332) [87]  (0 ns)
	'add' operation ('now1.V', HTA2048_0/solution1/top.cc:332) [92]  (1.74 ns)
	'getelementptr' operation ('buddy_tree_V_0_addr_3', HTA2048_0/solution1/top.cc:335) [105]  (0 ns)
	'load' operation ('buddy_tree_V_0_load_3', HTA2048_0/solution1/top.cc:335) on array 'buddy_tree_V_0' [106]  (3.25 ns)

 <State 9>: 6.82ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_3', HTA2048_0/solution1/top.cc:335) on array 'buddy_tree_V_0' [106]  (3.25 ns)
	'select' operation ('buddy_tree_V_load_1_s', HTA2048_0/solution1/top.cc:335) [109]  (0 ns)
	'or' operation ('tmp_42', HTA2048_0/solution1/top.cc:335) [110]  (3.57 ns)

 <State 10>: 5.57ns
The critical path consists of the following:
	'icmp' operation ('tmp_58', HTA2048_0/solution1/top.cc:338) [125]  (4.59 ns)
	blocking operation 0.978 ns on control path)

 <State 11>: 4.99ns
The critical path consists of the following:
	'phi' operation ('t.V') with incoming values : ('ans.V', HTA2048_0/solution1/top.cc:314) ('__Repl2__', HTA2048_0/solution1/top.cc:341) [130]  (0 ns)
	'add' operation ('__Repl2__', HTA2048_0/solution1/top.cc:341) [135]  (1.74 ns)
	'getelementptr' operation ('buddy_tree_V_0_addr_8', HTA2048_0/solution1/top.cc:344) [162]  (0 ns)
	'load' operation ('buddy_tree_V_0_load_8', HTA2048_0/solution1/top.cc:344) on array 'buddy_tree_V_0' [163]  (3.25 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'phi' operation ('mask_V_load_phi', HTA2048_0/solution1/top.cc:343) with incoming values : ('mask_V_load32_phi_ca', HTA2048_0/solution1/top.cc:343) ('tmp_79', HTA2048_0/solution1/top.cc:341) ('tmp_78', HTA2048_0/solution1/top.cc:341) ('mask_V_load33_phi_ca', HTA2048_0/solution1/top.cc:343) [156]  (0 ns)
	'shl' operation ('r.V', HTA2048_0/solution1/top.cc:343) [158]  (4.59 ns)
	'or' operation ('r.V', HTA2048_0/solution1/top.cc:344) [167]  (1.48 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buddy_tree_V_1_addr_4147155156', HTA2048_0/solution1/top.cc:344) [170]  (0 ns)
	'store' operation (HTA2048_0/solution1/top.cc:344) of variable 'r.V', HTA2048_0/solution1/top.cc:344 on array 'buddy_tree_V_1' [171]  (3.25 ns)

 <State 14>: 7.46ns
The critical path consists of the following:
	'sub' operation ('r.V', HTA2048_0/solution1/top.cc:373) [183]  (1.74 ns)
	'sub' operation ('tmp_9', HTA2048_0/solution1/top.cc:373) [187]  (1.74 ns)
	'shl' operation ('tmp_8', HTA2048_0/solution1/top.cc:373) [189]  (0 ns)
	'select' operation ('tmp_11', HTA2048_0/solution1/top.cc:373) [193]  (3.99 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	'sub' operation ('tmp_15', HTA2048_0/solution1/top.cc:373) [199]  (0 ns)
	'add' operation ('loc_tree.V', HTA2048_0/solution1/top.cc:373) [205]  (3.82 ns)
	'add' operation ('r.V', HTA2048_0/solution1/top.cc:376) [207]  (1.68 ns)
	'getelementptr' operation ('mark_mask_V_addr', HTA2048_0/solution1/top.cc:376) [217]  (0 ns)
	'load' operation ('rhs.V', HTA2048_0/solution1/top.cc:376) on array 'mark_mask_V' [218]  (3.25 ns)

 <State 16>: 5.73ns
The critical path consists of the following:
	'load' operation ('group_tree_V_1_load', HTA2048_0/solution1/top.cc:376) on array 'group_tree_V_1' [213]  (3.25 ns)
	'select' operation ('lhs.V', HTA2048_0/solution1/top.cc:376) [216]  (1.48 ns)
	'or' operation ('tmp_22', HTA2048_0/solution1/top.cc:376) [220]  (0.991 ns)

 <State 17>: 4.59ns
The critical path consists of the following:
	'lshr' operation ('r.V', HTA2048_0/solution1/top.cc:379) [225]  (4.59 ns)

 <State 18>: 5.22ns
The critical path consists of the following:
	'phi' operation ('__Result__') with incoming values : ('__Result__', HTA2048_0/solution1/top.cc:378) ('__Result__', HTA2048_0/solution1/top.cc:385) [230]  (0 ns)
	'add' operation ('loc_tree.V', HTA2048_0/solution1/top.cc:381) [241]  (1.55 ns)
	'shl' operation ('op2', HTA2048_0/solution1/top.cc:384) [245]  (0 ns)
	'or' operation ('TMP_0.V', HTA2048_0/solution1/top.cc:384) [247]  (3.67 ns)

 <State 19>: 6.53ns
The critical path consists of the following:
	'lshr' operation ('r.V', HTA2048_0/solution1/top.cc:386) [250]  (4.59 ns)
	'phi' operation ('r.V') with incoming values : ('r.V', HTA2048_0/solution1/top.cc:379) ('r.V', HTA2048_0/solution1/top.cc:386) [229]  (0 ns)
	'icmp' operation ('tmp_28', HTA2048_0/solution1/top.cc:381) [235]  (0.959 ns)
	'and' operation ('tmp_29', HTA2048_0/solution1/top.cc:381) [236]  (0.978 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('group_tree_V_0_addr_1', HTA2048_0/solution1/top.cc:376) [256]  (0 ns)
	'store' operation (HTA2048_0/solution1/top.cc:390) of variable 'TMP_0.V' on array 'group_tree_V_0' [257]  (3.25 ns)

 <State 21>: 3.26ns
The critical path consists of the following:
	'phi' operation ('now1.V') with incoming values : ('now1.V', HTA2048_0/solution1/top.cc:396) [267]  (0 ns)
	'getelementptr' operation ('buddy_tree_V_1_addr_7', HTA2048_0/solution1/top.cc:398) [280]  (0 ns)
	'load' operation ('buddy_tree_V_1_load_4', HTA2048_0/solution1/top.cc:398) on array 'buddy_tree_V_1' [281]  (3.25 ns)
	blocking operation 0.004 ns on control path)

 <State 22>: 6.61ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_4', HTA2048_0/solution1/top.cc:398) on array 'buddy_tree_V_1' [281]  (3.25 ns)
	'select' operation ('buddy_tree_V_load_5_s', HTA2048_0/solution1/top.cc:398) [284]  (0 ns)
	'or' operation ('tmp_62', HTA2048_0/solution1/top.cc:398) [285]  (3.36 ns)

 <State 23>: 4.59ns
The critical path consists of the following:
	'lshr' operation ('r.V', HTA2048_0/solution1/top.cc:400) [299]  (4.59 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'load' operation ('lhs.V', HTA2048_0/solution1/top.cc:409) on array 'buddy_tree_V_0' [313]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'load' operation ('lhs.V', HTA2048_0/solution1/top.cc:409) on array 'buddy_tree_V_0' [313]  (3.25 ns)

 <State 26>: 7.5ns
The critical path consists of the following:
	'load' operation ('lhs.V', HTA2048_0/solution1/top.cc:410) on array 'buddy_tree_V_1' [316]  (3.25 ns)
	'or' operation ('r.V', HTA2048_0/solution1/top.cc:410) [317]  (0.99 ns)
	'store' operation (HTA2048_0/solution1/top.cc:410) of variable 'r.V', HTA2048_0/solution1/top.cc:410 on array 'buddy_tree_V_1' [318]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', HTA2048_0/solution1/top.cc:417) on array 'buddy_tree_V_0' [331]  (3.25 ns)

 <State 28>: 6.51ns
The critical path consists of the following:
	'load' operation ('__Val2__', HTA2048_0/solution1/top.cc:418) on array 'buddy_tree_V_1' [336]  (3.25 ns)
	'store' operation (HTA2048_0/solution1/top.cc:418) of variable '__Result__', HTA2048_0/solution1/top.cc:418 on array 'buddy_tree_V_1' [338]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'phi' operation ('__Result__') with incoming values : ('r.V', HTA2048_0/solution1/top.cc:413) ('__Result__', HTA2048_0/solution1/top.cc:421) [355]  (0 ns)
	'store' operation (HTA2048_0/solution1/top.cc:421) of variable '__Result__' on array 'buddy_tree_V_0' [356]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_1', HTA2048_0/solution1/top.cc:175) on array 'buddy_tree_V_0' [408]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_1', HTA2048_0/solution1/top.cc:175) on array 'buddy_tree_V_1' [412]  (3.25 ns)

 <State 32>: 4.51ns
The critical path consists of the following:
	'phi' operation ('buddy_tree_V_load_ph', HTA2048_0/solution1/top.cc:175) with incoming values : ('buddy_tree_V_0_load_1', HTA2048_0/solution1/top.cc:175) ('buddy_tree_V_1_load_1', HTA2048_0/solution1/top.cc:175) [415]  (0 ns)
	'sub' operation ('tmp_16', HTA2048_0/solution1/top.cc:175) [416]  (3.52 ns)
	'and' operation ('tmp.V', HTA2048_0/solution1/top.cc:175) [417]  (0.99 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	'call' operation ('op_V_assign', HTA2048_0/solution1/top.cc:176) to 'log_2_64bit' [418]  (8.75 ns)

 <State 34>: 7.99ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_2', HTA2048_0/solution1/top.cc:199) on array 'buddy_tree_V_1' [434]  (3.25 ns)
	'select' operation ('buddy_tree_V_load_2_s', HTA2048_0/solution1/top.cc:199) [437]  (0 ns)
	'and' operation ('tmp_54', HTA2048_0/solution1/top.cc:199) [438]  (1.48 ns)
	'store' operation (HTA2048_0/solution1/top.cc:199) of variable 'tmp_54', HTA2048_0/solution1/top.cc:199 on array 'buddy_tree_V_0' [442]  (3.25 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('group_tree_V_1_addr_2', HTA2048_0/solution1/top.cc:182) [456]  (0 ns)
	'load' operation ('group_tree_V_1_load_1', HTA2048_0/solution1/top.cc:182) on array 'group_tree_V_1' [457]  (3.25 ns)

 <State 36>: 4.74ns
The critical path consists of the following:
	'load' operation ('group_tree_V_1_load_1', HTA2048_0/solution1/top.cc:182) on array 'group_tree_V_1' [457]  (3.25 ns)
	'select' operation ('lhs.V', HTA2048_0/solution1/top.cc:182) [460]  (1.48 ns)

 <State 37>: 8.7ns
The critical path consists of the following:
	'load' operation ('rhs.V', HTA2048_0/solution1/top.cc:182) on array 'group_tree_mask_V' [463]  (3.25 ns)
	'and' operation ('r.V', HTA2048_0/solution1/top.cc:182) [465]  (0.991 ns)
	'sub' operation ('tmp_43', HTA2048_0/solution1/top.cc:183) [467]  (3.47 ns)
	'and' operation ('TMP_1.V', HTA2048_0/solution1/top.cc:183) [468]  (0.991 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	'call' operation ('op_V_assign_1', HTA2048_0/solution1/top.cc:184) to 'log_2_64bit' [470]  (8.75 ns)

 <State 39>: 7.49ns
The critical path consists of the following:
	'add' operation ('tmp_47', HTA2048_0/solution1/top.cc:185) [480]  (0 ns)
	'sub' operation ('new_loc1.V', HTA2048_0/solution1/top.cc:185) [481]  (3.82 ns)
	'lshr' operation ('tmp_51', HTA2048_0/solution1/top.cc:186) [488]  (0 ns)
	'select' operation ('r.V', HTA2048_0/solution1/top.cc:186) [491]  (3.67 ns)

 <State 40>: 7.5ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_5', HTA2048_0/solution1/top.cc:188) on array 'buddy_tree_V_1' [506]  (3.25 ns)
	'and' operation ('tmp_63', HTA2048_0/solution1/top.cc:188) [507]  (0.99 ns)
	'store' operation (HTA2048_0/solution1/top.cc:188) of variable 'tmp_63', HTA2048_0/solution1/top.cc:188 on array 'buddy_tree_V_1' [508]  (3.25 ns)

 <State 41>: 7.33ns
The critical path consists of the following:
	'load' operation ('cnt_1_load') on local variable 'cnt' [551]  (0 ns)
	'icmp' operation ('sel_tmp', HTA2048_0/solution1/top.cc:222) [560]  (0.959 ns)
	'select' operation ('sel_tmp1', HTA2048_0/solution1/top.cc:222) [561]  (0 ns)
	'select' operation ('sel_tmp3', HTA2048_0/solution1/top.cc:222) [563]  (1.77 ns)
	'select' operation ('mask_V_load_1_phi', HTA2048_0/solution1/top.cc:222) [565]  (0 ns)
	'shl' operation ('r.V', HTA2048_0/solution1/top.cc:222) [567]  (0 ns)
	'xor' operation ('val', HTA2048_0/solution1/top.cc:222) [568]  (4.59 ns)

 <State 42>: 7.99ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_1_load_13', HTA2048_0/solution1/top.cc:223) on array 'buddy_tree_V_1' [573]  (3.25 ns)
	'select' operation ('lhs.V', HTA2048_0/solution1/top.cc:223) [576]  (0 ns)
	'and' operation ('r.V', HTA2048_0/solution1/top.cc:223) [577]  (1.48 ns)
	'store' operation (HTA2048_0/solution1/top.cc:223) of variable 'r.V', HTA2048_0/solution1/top.cc:223 on array 'buddy_tree_V_0' [581]  (3.25 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'load' operation ('lhs.V', HTA2048_0/solution1/top.cc:235) on array 'buddy_tree_V_0' [636]  (3.25 ns)

 <State 44>: 7.5ns
The critical path consists of the following:
	'load' operation ('lhs.V', HTA2048_0/solution1/top.cc:235) on array 'buddy_tree_V_0' [636]  (3.25 ns)
	'and' operation ('r.V', HTA2048_0/solution1/top.cc:235) [637]  (0.99 ns)
	'store' operation (HTA2048_0/solution1/top.cc:235) of variable 'r.V', HTA2048_0/solution1/top.cc:235 on array 'buddy_tree_V_0' [638]  (3.25 ns)

 <State 45>: 7.5ns
The critical path consists of the following:
	'load' operation ('lhs.V', HTA2048_0/solution1/top.cc:236) on array 'buddy_tree_V_1' [639]  (3.25 ns)
	'and' operation ('r.V', HTA2048_0/solution1/top.cc:236) [640]  (0.99 ns)
	'store' operation (HTA2048_0/solution1/top.cc:236) of variable 'r.V', HTA2048_0/solution1/top.cc:236 on array 'buddy_tree_V_1' [641]  (3.25 ns)

 <State 46>: 5.73ns
The critical path consists of the following:
	'load' operation ('group_tree_V_1_load_2', HTA2048_0/solution1/top.cc:244) on array 'group_tree_V_1' [667]  (3.25 ns)
	'select' operation ('lhs.V', HTA2048_0/solution1/top.cc:244) [670]  (1.48 ns)
	'and' operation ('r_V_38_cast2', HTA2048_0/solution1/top.cc:244) [683]  (0.992 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('group_tree_V_0_addr_5', HTA2048_0/solution1/top.cc:244) [689]  (0 ns)
	'store' operation (HTA2048_0/solution1/top.cc:244) of variable 'r.V', HTA2048_0/solution1/top.cc:244 on array 'group_tree_V_0' [690]  (3.25 ns)

 <State 48>: 4.9ns
The critical path consists of the following:
	'phi' operation ('p_03558_1', HTA2048_0/solution1/top.cc:272) with incoming values : ('now2_V_s', HTA2048_0/solution1/top.cc:272) [700]  (0 ns)
	'add' operation ('now2_V', HTA2048_0/solution1/top.cc:272) [714]  (1.65 ns)
	'getelementptr' operation ('buddy_tree_V_1_addr_10', HTA2048_0/solution1/top.cc:272) [720]  (0 ns)
	'load' operation ('buddy_tree_V_1_load_16', HTA2048_0/solution1/top.cc:275) on array 'buddy_tree_V_1' [721]  (3.25 ns)

 <State 49>: 6.51ns
The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_19', HTA2048_0/solution1/top.cc:275) on array 'buddy_tree_V_0' [710]  (3.25 ns)
	'store' operation (HTA2048_0/solution1/top.cc:275) of variable 'tmp_153', HTA2048_0/solution1/top.cc:275 on array 'buddy_tree_V_0' [713]  (3.25 ns)

 <State 50>: 6.51ns
The critical path consists of the following:
	'load' operation ('__Val2__', HTA2048_0/solution1/top.cc:302) on array 'buddy_tree_V_0' [730]  (3.25 ns)
	'store' operation (HTA2048_0/solution1/top.cc:302) of variable '__Result__', HTA2048_0/solution1/top.cc:302 on array 'buddy_tree_V_0' [732]  (3.25 ns)

 <State 51>: 6.51ns
The critical path consists of the following:
	'load' operation ('__Val2__', HTA2048_0/solution1/top.cc:306) on array 'buddy_tree_V_0' [750]  (3.25 ns)
	'store' operation (HTA2048_0/solution1/top.cc:239) of variable '__Result__', HTA2048_0/solution1/top.cc:306 on array 'buddy_tree_V_0' [752]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
