`timescale 10ns / 1ns
module adder_12_bit(a,b,sum);
input [11:0]a,b;
output [11:0]sum;
assign sum = a+b;
endmodule
