Analysis & Synthesis report for AP9
Tue May 26 20:58:57 2015
Quartus II 64-Bit Version 14.1.1 Build 190 01/19/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |AP9|Keyboard:inst3|dec_keyboard:inst11|state
 12. State Machine - |AP9|cpu:inst16|state
 13. User-Specified and Inferred Latches
 14. Logic Cells Representing Combinational Loops
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for LPM_ROM:inst13|altrom:srom|altsyncram:rom_block|altsyncram_jj01:auto_generated
 21. Source assignments for RAM:inst6|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated
 22. Parameter Settings for User Entity Instance: altpll0:inst26|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: Keyboard:inst3|BUSREG:inst1
 24. Parameter Settings for User Entity Instance: Keyboard:inst3|busActive:inst
 25. Parameter Settings for User Entity Instance: LPM_ROM:inst13
 26. Parameter Settings for User Entity Instance: RAM:inst6|altsyncram:altsyncram_component
 27. Parameter Settings for Inferred Entity Instance: cpu:inst16|lpm_divide:Div0
 28. Parameter Settings for Inferred Entity Instance: cpu:inst16|lpm_mult:Mult0
 29. Parameter Settings for Inferred Entity Instance: cpu:inst16|lpm_divide:Mod0
 30. altpll Parameter Settings by Entity Instance
 31. altsyncram Parameter Settings by Entity Instance
 32. lpm_mult Parameter Settings by Entity Instance
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 26 20:58:57 2015      ;
; Quartus II 64-Bit Version          ; 14.1.1 Build 190 01/19/2015 SJ Web Edition ;
; Revision Name                      ; AP9                                        ;
; Top-level Entity Name              ; AP9                                        ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 3,880                                      ;
;     Total combinational functions  ; 3,698                                      ;
;     Dedicated logic registers      ; 913                                        ;
; Total registers                    ; 913                                        ;
; Total pins                         ; 112                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 528,384                                    ;
; Embedded Multiplier 9-bit elements ; 2                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; AP9                ; AP9                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; Timing-Driven Synthesis                                                    ; Off                ; On                 ;
; Block Design Naming                                                        ; QuartusII          ; Auto               ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; pit.vhdl                         ; yes             ; User VHDL File                         ; /home/luccas/p2/AP10 - Template/pit.vhdl                                       ;         ;
; keyboardController.vhd           ; yes             ; User VHDL File                         ; /home/luccas/p2/AP10 - Template/keyboardController.vhd                         ;         ;
; AP9.bdf                          ; yes             ; User Block Diagram/Schematic File      ; /home/luccas/p2/AP10 - Template/AP9.bdf                                        ;         ;
; hex_2_7seg.vhd                   ; yes             ; User VHDL File                         ; /home/luccas/p2/AP10 - Template/hex_2_7seg.vhd                                 ;         ;
; LCD_MOD.vhd                      ; yes             ; User VHDL File                         ; /home/luccas/p2/AP10 - Template/LCD_MOD.vhd                                    ;         ;
; RAM.vhd                          ; yes             ; User Wizard-Generated File             ; /home/luccas/p2/AP10 - Template/RAM.vhd                                        ;         ;
; cpuram.mif                       ; yes             ; User Memory Initialization File        ; /home/luccas/p2/AP10 - Template/cpuram.mif                                     ;         ;
; Keyboard.bdf                     ; yes             ; User Block Diagram/Schematic File      ; /home/luccas/p2/AP10 - Template/Keyboard.bdf                                   ;         ;
; swController.vhd                 ; yes             ; User VHDL File                         ; /home/luccas/p2/AP10 - Template/swController.vhd                               ;         ;
; altpll0.vhd                      ; yes             ; User Wizard-Generated File             ; /home/luccas/p2/AP10 - Template/altpll0.vhd                                    ;         ;
; ledController.vhd                ; yes             ; User VHDL File                         ; /home/luccas/p2/AP10 - Template/ledController.vhd                              ;         ;
; busActive.vhd                    ; yes             ; User VHDL File                         ; /home/luccas/p2/AP10 - Template/busActive.vhd                                  ;         ;
; BUSREG.vhd                       ; yes             ; User VHDL File                         ; /home/luccas/p2/AP10 - Template/BUSREG.vhd                                     ;         ;
; cpu.vhd                          ; yes             ; Auto-Found VHDL File                   ; /home/luccas/p2/AP10 - Template/cpu.vhd                                        ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal141.inc                   ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll0_altpll2.v             ; yes             ; Auto-Generated Megafunction            ; /home/luccas/p2/AP10 - Template/db/altpll0_altpll2.v                           ;         ;
; dec_keyboard.vhd                 ; yes             ; Auto-Found VHDL File                   ; /home/luccas/p2/AP10 - Template/dec_keyboard.vhd                               ;         ;
; lpm_rom.tdf                      ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/lpm_rom.tdf           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altrom.tdf                       ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/altrom.tdf            ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/others/maxplus2/memmodes.inc        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/altsyncram.inc        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_jj01.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/luccas/p2/AP10 - Template/db/altsyncram_jj01.tdf                         ;         ;
; bootloader.mif                   ; yes             ; Auto-Found Memory Initialization File  ; /home/luccas/p2/AP10 - Template/bootloader.mif                                 ;         ;
; db/altsyncram_rgr3.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/luccas/p2/AP10 - Template/db/altsyncram_rgr3.tdf                         ;         ;
; db/decode_msa.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/luccas/p2/AP10 - Template/db/decode_msa.tdf                              ;         ;
; db/decode_f8a.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/luccas/p2/AP10 - Template/db/decode_f8a.tdf                              ;         ;
; db/mux_lob.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/luccas/p2/AP10 - Template/db/mux_lob.tdf                                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_lkm.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/luccas/p2/AP10 - Template/db/lpm_divide_lkm.tdf                          ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction            ; /home/luccas/p2/AP10 - Template/db/sign_div_unsign_dnh.tdf                     ;         ;
; db/alt_u_div_eaf.tdf             ; yes             ; Auto-Generated Megafunction            ; /home/luccas/p2/AP10 - Template/db/alt_u_div_eaf.tdf                           ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction            ; /home/luccas/p2/AP10 - Template/db/add_sub_7pc.tdf                             ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction            ; /home/luccas/p2/AP10 - Template/db/add_sub_8pc.tdf                             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; /home/luccas/altera/14.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction            ; /home/luccas/p2/AP10 - Template/db/mult_7dt.tdf                                ;         ;
; db/lpm_divide_ocm.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/luccas/p2/AP10 - Template/db/lpm_divide_ocm.tdf                          ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 3,880        ;
;                                             ;              ;
; Total combinational functions               ; 3698         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 2145         ;
;     -- 3 input functions                    ; 1020         ;
;     -- <=2 input functions                  ; 533          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 3107         ;
;     -- arithmetic mode                      ; 591          ;
;                                             ;              ;
; Total registers                             ; 913          ;
;     -- Dedicated logic registers            ; 913          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 112          ;
; Total memory bits                           ; 528384       ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 2            ;
;                                             ;              ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 732          ;
; Total fan-out                               ; 17450        ;
; Average fan-out                             ; 3.55         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |AP9                                         ; 3698 (2)          ; 913 (0)      ; 528384      ; 2            ; 0       ; 1         ; 112  ; 0            ; |AP9                                                                                                                                  ; work         ;
;    |Keyboard:inst3|                          ; 192 (0)           ; 69 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|Keyboard:inst3                                                                                                                   ; work         ;
;       |BUSREG:inst1|                         ; 72 (72)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|Keyboard:inst3|BUSREG:inst1                                                                                                      ; work         ;
;       |busActive:inst|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|Keyboard:inst3|busActive:inst                                                                                                    ; work         ;
;       |dec_keyboard:inst11|                  ; 108 (108)         ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|Keyboard:inst3|dec_keyboard:inst11                                                                                               ; work         ;
;       |keyboardController:inst4|             ; 11 (11)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|Keyboard:inst3|keyboardController:inst4                                                                                          ; work         ;
;    |LCD_MOD:inst12|                          ; 226 (226)         ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|LCD_MOD:inst12                                                                                                                   ; work         ;
;    |PIT:inst2|                               ; 303 (303)         ; 191 (191)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|PIT:inst2                                                                                                                        ; work         ;
;    |RAM:inst6|                               ; 40 (0)            ; 4 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|RAM:inst6                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|      ; 40 (0)            ; 4 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|RAM:inst6|altsyncram:altsyncram_component                                                                                        ; work         ;
;          |altsyncram_rgr3:auto_generated|    ; 40 (0)            ; 4 (4)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|RAM:inst6|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated                                                         ; work         ;
;             |decode_f8a:rden_decode|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|RAM:inst6|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|decode_f8a:rden_decode                                  ; work         ;
;             |decode_msa:decode3|             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|RAM:inst6|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|decode_msa:decode3                                      ; work         ;
;             |mux_lob:mux2|                   ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|RAM:inst6|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|mux_lob:mux2                                            ; work         ;
;    |altpll0:inst26|                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|altpll0:inst26                                                                                                                   ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|altpll0:inst26|altpll:altpll_component                                                                                           ; work         ;
;          |altpll0_altpll2:auto_generated|    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|altpll0:inst26|altpll:altpll_component|altpll0_altpll2:auto_generated                                                            ; work         ;
;    |cpu:inst16|                              ; 2837 (2298)       ; 414 (414)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AP9|cpu:inst16                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                      ; 267 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|cpu:inst16|lpm_divide:Div0                                                                                                       ; work         ;
;          |lpm_divide_lkm:auto_generated|     ; 267 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|cpu:inst16|lpm_divide:Div0|lpm_divide_lkm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_dnh:divider|    ; 267 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|cpu:inst16|lpm_divide:Div0|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider                                             ; work         ;
;                |alt_u_div_eaf:divider|       ; 267 (267)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|cpu:inst16|lpm_divide:Div0|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider                       ; work         ;
;       |lpm_divide:Mod0|                      ; 272 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|cpu:inst16|lpm_divide:Mod0                                                                                                       ; work         ;
;          |lpm_divide_ocm:auto_generated|     ; 272 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|cpu:inst16|lpm_divide:Mod0|lpm_divide_ocm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_dnh:divider|    ; 272 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|cpu:inst16|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                                             ; work         ;
;                |alt_u_div_eaf:divider|       ; 272 (271)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|cpu:inst16|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider                       ; work         ;
;                   |add_sub_8pc:add_sub_1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|cpu:inst16|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_8pc:add_sub_1 ; work         ;
;       |lpm_mult:Mult0|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AP9|cpu:inst16|lpm_mult:Mult0                                                                                                        ; work         ;
;          |mult_7dt:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |AP9|cpu:inst16|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                ; work         ;
;    |hex_2_7seg:inst14|                       ; 17 (17)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|hex_2_7seg:inst14                                                                                                                ; work         ;
;    |ledController:inst4|                     ; 6 (6)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|ledController:inst4                                                                                                              ; work         ;
;    |lpm_rom:inst13|                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|lpm_rom:inst13                                                                                                                   ; work         ;
;       |altrom:srom|                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|lpm_rom:inst13|altrom:srom                                                                                                       ; work         ;
;          |altsyncram:rom_block|              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|lpm_rom:inst13|altrom:srom|altsyncram:rom_block                                                                                  ; work         ;
;             |altsyncram_jj01:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|lpm_rom:inst13|altrom:srom|altsyncram:rom_block|altsyncram_jj01:auto_generated                                                   ; work         ;
;    |swController:inst18|                     ; 75 (75)           ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AP9|swController:inst18                                                                                                              ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------------+
; Name                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF            ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------------+
; RAM:inst6|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port ; 32768        ; 16           ; --           ; --           ; 524288 ; cpuram.mif     ;
; lpm_rom:inst13|altrom:srom|altsyncram:rom_block|altsyncram_jj01:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 256          ; 16           ; --           ; --           ; 4096   ; bootloader.mif ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |AP9|RAM:inst6      ; RAM.vhd         ;
; Altera ; ALTPLL       ; 14.1    ; N/A          ; N/A          ; |AP9|altpll0:inst26 ; altpll0.vhd     ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |AP9|Keyboard:inst3|dec_keyboard:inst11|state              ;
+----------------+----------------+---------------+-------------+------------+
; Name           ; state.released ; state.pressed ; state.press ; state.idle ;
+----------------+----------------+---------------+-------------+------------+
; state.idle     ; 0              ; 0             ; 0           ; 0          ;
; state.press    ; 0              ; 0             ; 1           ; 1          ;
; state.pressed  ; 0              ; 1             ; 0           ; 1          ;
; state.released ; 1              ; 0             ; 0           ; 1          ;
+----------------+----------------+---------------+-------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |AP9|cpu:inst16|state                                                              ;
+---------------+--------------+---------------+-----------+------------+--------------+-------------+
; Name          ; state.halted ; state.intExec ; state.int ; state.exec ; state.decode ; state.fetch ;
+---------------+--------------+---------------+-----------+------------+--------------+-------------+
; state.fetch   ; 0            ; 0             ; 0         ; 0          ; 0            ; 0           ;
; state.decode  ; 0            ; 0             ; 0         ; 0          ; 1            ; 1           ;
; state.exec    ; 0            ; 0             ; 0         ; 1          ; 0            ; 1           ;
; state.int     ; 0            ; 0             ; 1         ; 0          ; 0            ; 1           ;
; state.intExec ; 0            ; 1             ; 0         ; 0          ; 0            ; 1           ;
; state.halted  ; 1            ; 0             ; 0         ; 0          ; 0            ; 1           ;
+---------------+--------------+---------------+-----------+------------+--------------+-------------+


+------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                  ;
+-----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal   ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------+------------------------+
; cpu:inst16|result[15]                               ; cpu:inst16|result[14] ; yes                    ;
; cpu:inst16|result[14]                               ; cpu:inst16|result[14] ; yes                    ;
; cpu:inst16|result[13]                               ; cpu:inst16|result[14] ; yes                    ;
; cpu:inst16|result[12]                               ; cpu:inst16|result[14] ; yes                    ;
; cpu:inst16|result[11]                               ; cpu:inst16|result[14] ; yes                    ;
; cpu:inst16|result[10]                               ; cpu:inst16|result[14] ; yes                    ;
; cpu:inst16|result[9]                                ; cpu:inst16|result[14] ; yes                    ;
; cpu:inst16|result[8]                                ; cpu:inst16|result[14] ; yes                    ;
; cpu:inst16|result[7]                                ; cpu:inst16|result[14] ; yes                    ;
; cpu:inst16|result[6]                                ; cpu:inst16|result[14] ; yes                    ;
; cpu:inst16|result[5]                                ; cpu:inst16|result[14] ; yes                    ;
; cpu:inst16|result[4]                                ; cpu:inst16|result[14] ; yes                    ;
; cpu:inst16|result[3]                                ; cpu:inst16|result[14] ; yes                    ;
; cpu:inst16|result[2]                                ; cpu:inst16|result[14] ; yes                    ;
; cpu:inst16|result[1]                                ; cpu:inst16|result[14] ; yes                    ;
; cpu:inst16|result[0]                                ; cpu:inst16|result[14] ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                       ;                        ;
+-----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; cpu:inst16|Equal53~0                                   ;   ;
; cpu:inst16|Equal53~1                                   ;   ;
; cpu:inst16|Equal53~2                                   ;   ;
; cpu:inst16|Equal53~3                                   ;   ;
; cpu:inst16|Equal53~4                                   ;   ;
; Number of logic cells representing combinational loops ; 5 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+----------------------------------------------+--------------------------------------------------+
; Register name                                ; Reason for Removal                               ;
+----------------------------------------------+--------------------------------------------------+
; cpu:inst16|selM6[1,2]                        ; Stuck at GND due to stuck port data_in           ;
; cpu:inst16|LoadSP                            ; Stuck at GND due to stuck port data_in           ;
; cpu:inst16|M7[0..15]                         ; Lost fanout                                      ;
; cpu:inst16|M3[0..15]                         ; Lost fanout                                      ;
; LCD_MOD:inst12|ITER[1,2]                     ; Merged with LCD_MOD:inst12|ITER[0]               ;
; Keyboard:inst3|BUSREG:inst1|DATA[8,9,11..15] ; Merged with Keyboard:inst3|BUSREG:inst1|DATA[10] ;
; cpu:inst16|att[4..14]                        ; Stuck at GND due to stuck port data_in           ;
; LCD_MOD:inst12|MAINSTATE[3]                  ; Stuck at GND due to stuck port data_in           ;
; LCD_MOD:inst12|LCD_RW                        ; Stuck at GND due to stuck port data_in           ;
; LCD_MOD:inst12|ITER[0]                       ; Stuck at GND due to stuck port data_in           ;
; Keyboard:inst3|BUSREG:inst1|O[0]~en          ; Merged with Keyboard:inst3|BUSREG:inst1|bus_ack  ;
; Keyboard:inst3|BUSREG:inst1|O[1]~en          ; Merged with Keyboard:inst3|BUSREG:inst1|bus_ack  ;
; Keyboard:inst3|BUSREG:inst1|O[2]~en          ; Merged with Keyboard:inst3|BUSREG:inst1|bus_ack  ;
; Keyboard:inst3|BUSREG:inst1|O[3]~en          ; Merged with Keyboard:inst3|BUSREG:inst1|bus_ack  ;
; Keyboard:inst3|BUSREG:inst1|O[4]~en          ; Merged with Keyboard:inst3|BUSREG:inst1|bus_ack  ;
; Keyboard:inst3|BUSREG:inst1|O[5]~en          ; Merged with Keyboard:inst3|BUSREG:inst1|bus_ack  ;
; Keyboard:inst3|BUSREG:inst1|O[6]~en          ; Merged with Keyboard:inst3|BUSREG:inst1|bus_ack  ;
; Keyboard:inst3|BUSREG:inst1|O[7]~en          ; Merged with Keyboard:inst3|BUSREG:inst1|bus_ack  ;
; Keyboard:inst3|BUSREG:inst1|O[8]~en          ; Merged with Keyboard:inst3|BUSREG:inst1|bus_ack  ;
; Keyboard:inst3|BUSREG:inst1|O[9]~en          ; Merged with Keyboard:inst3|BUSREG:inst1|bus_ack  ;
; Keyboard:inst3|BUSREG:inst1|O[10]~en         ; Merged with Keyboard:inst3|BUSREG:inst1|bus_ack  ;
; Keyboard:inst3|BUSREG:inst1|O[11]~en         ; Merged with Keyboard:inst3|BUSREG:inst1|bus_ack  ;
; Keyboard:inst3|BUSREG:inst1|O[12]~en         ; Merged with Keyboard:inst3|BUSREG:inst1|bus_ack  ;
; Keyboard:inst3|BUSREG:inst1|O[13]~en         ; Merged with Keyboard:inst3|BUSREG:inst1|bus_ack  ;
; Keyboard:inst3|BUSREG:inst1|O[14]~en         ; Merged with Keyboard:inst3|BUSREG:inst1|bus_ack  ;
; Keyboard:inst3|BUSREG:inst1|O[15]~en         ; Merged with Keyboard:inst3|BUSREG:inst1|bus_ack  ;
; swController:inst18|bus_dq[1]~en             ; Merged with swController:inst18|bus_dq[0]~en     ;
; swController:inst18|bus_dq[2]~en             ; Merged with swController:inst18|bus_dq[0]~en     ;
; swController:inst18|bus_dq[3]~en             ; Merged with swController:inst18|bus_dq[0]~en     ;
; swController:inst18|bus_dq[4]~en             ; Merged with swController:inst18|bus_dq[0]~en     ;
; swController:inst18|bus_dq[5]~en             ; Merged with swController:inst18|bus_dq[0]~en     ;
; swController:inst18|bus_dq[6]~en             ; Merged with swController:inst18|bus_dq[0]~en     ;
; swController:inst18|bus_dq[7]~en             ; Merged with swController:inst18|bus_dq[0]~en     ;
; swController:inst18|bus_dq[8]~en             ; Merged with swController:inst18|bus_dq[0]~en     ;
; swController:inst18|bus_dq[9]~en             ; Merged with swController:inst18|bus_dq[0]~en     ;
; swController:inst18|bus_dq[10]~en            ; Merged with swController:inst18|bus_dq[0]~en     ;
; swController:inst18|bus_dq[11]~en            ; Merged with swController:inst18|bus_dq[0]~en     ;
; swController:inst18|bus_dq[12]~en            ; Merged with swController:inst18|bus_dq[0]~en     ;
; swController:inst18|bus_dq[13]~en            ; Merged with swController:inst18|bus_dq[0]~en     ;
; swController:inst18|bus_dq[14]~en            ; Merged with swController:inst18|bus_dq[0]~en     ;
; swController:inst18|bus_dq[15]~en            ; Merged with swController:inst18|bus_dq[0]~en     ;
; Total Number of Removed Registers = 89       ;                                                  ;
+----------------------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+---------------------+---------------------------+-------------------------------------------------------------------------------------------+
; Register name       ; Reason for Removal        ; Registers Removed due to This Register                                                    ;
+---------------------+---------------------------+-------------------------------------------------------------------------------------------+
; cpu:inst16|LoadSP   ; Stuck at GND              ; cpu:inst16|M3[15], cpu:inst16|M3[14], cpu:inst16|M3[11], cpu:inst16|M3[8],                ;
;                     ; due to stuck port data_in ; cpu:inst16|M3[7], cpu:inst16|M3[6], cpu:inst16|M3[5], cpu:inst16|M3[4], cpu:inst16|M3[3], ;
;                     ;                           ; cpu:inst16|M3[2], cpu:inst16|M3[1], cpu:inst16|M3[0]                                      ;
; cpu:inst16|selM6[2] ; Stuck at GND              ; cpu:inst16|M7[9]                                                                          ;
;                     ; due to stuck port data_in ;                                                                                           ;
+---------------------+---------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 913   ;
; Number of registers using Synchronous Clear  ; 131   ;
; Number of registers using Synchronous Load   ; 208   ;
; Number of registers using Asynchronous Clear ; 592   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 519   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; LCD_MOD:inst12|STATE[3]                   ; 30      ;
; LCD_MOD:inst12|STATE[2]                   ; 36      ;
; LCD_MOD:inst12|STATE[1]                   ; 54      ;
; LCD_MOD:inst12|STATE[0]                   ; 35      ;
; LCD_MOD:inst12|INPC[1]                    ; 1       ;
; LCD_MOD:inst12|INPC[0]                    ; 1       ;
; LCD_MOD:inst12|INPC[3]                    ; 1       ;
; LCD_MOD:inst12|INPC[2]                    ; 1       ;
; LCD_MOD:inst12|INPC[5]                    ; 1       ;
; LCD_MOD:inst12|INPC[4]                    ; 1       ;
; LCD_MOD:inst12|INPC[7]                    ; 1       ;
; LCD_MOD:inst12|INPC[6]                    ; 1       ;
; LCD_MOD:inst12|INPC[9]                    ; 1       ;
; LCD_MOD:inst12|INPC[8]                    ; 1       ;
; LCD_MOD:inst12|INPC[11]                   ; 1       ;
; LCD_MOD:inst12|INPC[10]                   ; 1       ;
; LCD_MOD:inst12|INPC[13]                   ; 1       ;
; LCD_MOD:inst12|INPC[12]                   ; 1       ;
; LCD_MOD:inst12|INPC[15]                   ; 1       ;
; LCD_MOD:inst12|INPC[14]                   ; 1       ;
; Keyboard:inst3|BUSREG:inst1|DATA[0]       ; 1       ;
; cpu:inst16|SP[0]                          ; 1       ;
; cpu:inst16|selM2[0]                       ; 28      ;
; cpu:inst16|SP[1]                          ; 1       ;
; PIT:inst2|counter1[1]                     ; 3       ;
; Keyboard:inst3|BUSREG:inst1|DATA[1]       ; 1       ;
; cpu:inst16|SP[2]                          ; 1       ;
; PIT:inst2|counter2[2]                     ; 3       ;
; Keyboard:inst3|BUSREG:inst1|DATA[2]       ; 1       ;
; cpu:inst16|SP[3]                          ; 1       ;
; PIT:inst2|counter1[3]                     ; 3       ;
; PIT:inst2|counter3[3]                     ; 3       ;
; Keyboard:inst3|BUSREG:inst1|DATA[3]       ; 1       ;
; cpu:inst16|SP[13]                         ; 1       ;
; cpu:inst16|SP[12]                         ; 1       ;
; cpu:inst16|SP[11]                         ; 1       ;
; cpu:inst16|SP[10]                         ; 1       ;
; cpu:inst16|SP[9]                          ; 1       ;
; cpu:inst16|SP[7]                          ; 1       ;
; cpu:inst16|SP[6]                          ; 1       ;
; cpu:inst16|SP[5]                          ; 1       ;
; cpu:inst16|SP[4]                          ; 1       ;
; PIT:inst2|counter3[9]                     ; 3       ;
; PIT:inst2|counter3[8]                     ; 3       ;
; PIT:inst2|counter3[7]                     ; 3       ;
; PIT:inst2|counter3[6]                     ; 3       ;
; PIT:inst2|counter3[5]                     ; 3       ;
; PIT:inst2|counter2[6]                     ; 3       ;
; PIT:inst2|counter2[5]                     ; 3       ;
; cpu:inst16|CR0[15]                        ; 6       ;
; swController:inst18|ibuffer[1]            ; 2       ;
; swController:inst18|ibuffer[5]            ; 2       ;
; swController:inst18|ibuffer[9]            ; 2       ;
; swController:inst18|ibuffer[13]           ; 2       ;
; Keyboard:inst3|BUSREG:inst1|DATA[10]      ; 8       ;
; Keyboard:inst3|BUSREG:inst1|DATA[6]       ; 1       ;
; Keyboard:inst3|BUSREG:inst1|DATA[5]       ; 1       ;
; Keyboard:inst3|BUSREG:inst1|DATA[4]       ; 1       ;
; Keyboard:inst3|BUSREG:inst1|DATA[7]       ; 1       ;
; PIT:inst2|div1[15]                        ; 1       ;
; PIT:inst2|div1[14]                        ; 1       ;
; PIT:inst2|div1[13]                        ; 1       ;
; PIT:inst2|div1[12]                        ; 1       ;
; PIT:inst2|div1[11]                        ; 1       ;
; PIT:inst2|div1[10]                        ; 1       ;
; PIT:inst2|div1[9]                         ; 1       ;
; PIT:inst2|div1[8]                         ; 1       ;
; PIT:inst2|div1[7]                         ; 1       ;
; PIT:inst2|div1[6]                         ; 1       ;
; PIT:inst2|div1[5]                         ; 1       ;
; PIT:inst2|div1[4]                         ; 1       ;
; PIT:inst2|div1[3]                         ; 1       ;
; PIT:inst2|div1[2]                         ; 1       ;
; PIT:inst2|div1[1]                         ; 1       ;
; PIT:inst2|div1[0]                         ; 1       ;
; PIT:inst2|div2[15]                        ; 1       ;
; PIT:inst2|div2[14]                        ; 1       ;
; PIT:inst2|div2[13]                        ; 1       ;
; PIT:inst2|div2[12]                        ; 1       ;
; PIT:inst2|div2[11]                        ; 1       ;
; PIT:inst2|div2[10]                        ; 1       ;
; PIT:inst2|div2[9]                         ; 1       ;
; PIT:inst2|div2[8]                         ; 1       ;
; PIT:inst2|div2[7]                         ; 1       ;
; PIT:inst2|div2[6]                         ; 1       ;
; PIT:inst2|div2[5]                         ; 1       ;
; PIT:inst2|div2[4]                         ; 1       ;
; PIT:inst2|div2[3]                         ; 1       ;
; PIT:inst2|div2[2]                         ; 1       ;
; PIT:inst2|div2[1]                         ; 1       ;
; PIT:inst2|div2[0]                         ; 1       ;
; PIT:inst2|div3[15]                        ; 1       ;
; PIT:inst2|div3[14]                        ; 1       ;
; PIT:inst2|div3[13]                        ; 1       ;
; PIT:inst2|div3[12]                        ; 1       ;
; PIT:inst2|div3[11]                        ; 1       ;
; PIT:inst2|div3[10]                        ; 1       ;
; PIT:inst2|div3[9]                         ; 1       ;
; PIT:inst2|div3[8]                         ; 1       ;
; PIT:inst2|div3[7]                         ; 1       ;
; Total number of inverted registers = 107* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AP9|cpu:inst16|PC[2]                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AP9|swController:inst18|counter[3]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AP9|cpu:inst16|FR[15]                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |AP9|cpu:inst16|bus_addr[7]                           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |AP9|LCD_MOD:inst12|LCD_RW                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |AP9|LCD_MOD:inst12|MAINSTATE[0]                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |AP9|Keyboard:inst3|keyboardController:inst4|INCNT[2] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |AP9|cpu:inst16|OP[2]                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |AP9|cpu:inst16|selM2[1]                              ;
; 18:1               ; 22 bits   ; 264 LEs       ; 22 LEs               ; 242 LEs                ; Yes        ; |AP9|LCD_MOD:inst12|COUNTER[19]                       ;
; 17:1               ; 6 bits    ; 66 LEs        ; 6 LEs                ; 60 LEs                 ; Yes        ; |AP9|LCD_MOD:inst12|ITER[8]                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |AP9|cpu:inst16|FR[1]                                 ;
; 9:1                ; 16 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |AP9|cpu:inst16|M4[6]                                 ;
; 12:1               ; 16 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |AP9|cpu:inst16|M5[7]                                 ;
; 27:1               ; 15 bits   ; 270 LEs       ; 90 LEs               ; 180 LEs                ; Yes        ; |AP9|cpu:inst16|M1[10]                                ;
; 78:1               ; 3 bits    ; 156 LEs       ; 111 LEs              ; 45 LEs                 ; Yes        ; |AP9|LCD_MOD:inst12|LCD_DATA[0]                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |AP9|LCD_MOD:inst12|INPC[15]                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |AP9|cpu:inst16|y[8]                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |AP9|PIT:inst2|bus_dq[5]~reg0                         ;
; 12:1               ; 16 bits   ; 128 LEs       ; 112 LEs              ; 16 LEs                 ; Yes        ; |AP9|cpu:inst16|x[2]                                  ;
; 26:1               ; 2 bits    ; 34 LEs        ; 16 LEs               ; 18 LEs                 ; Yes        ; |AP9|LCD_MOD:inst12|STATE[0]                          ;
; 28:1               ; 2 bits    ; 36 LEs        ; 20 LEs               ; 16 LEs                 ; Yes        ; |AP9|LCD_MOD:inst12|STATE[1]                          ;
; 20:1               ; 16 bits   ; 208 LEs       ; 128 LEs              ; 80 LEs                 ; Yes        ; |AP9|cpu:inst16|bus_data[3]~reg0                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |AP9|cpu:inst16|state                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |AP9|cpu:inst16|reg                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |AP9|cpu:inst16|reg                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |AP9|cpu:inst16|reg                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |AP9|cpu:inst16|reg                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |AP9|cpu:inst16|reg                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |AP9|cpu:inst16|reg                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |AP9|cpu:inst16|reg                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |AP9|cpu:inst16|reg                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |AP9|cpu:inst16|ShiftLeft1                            ;
; 8:1                ; 34 bits   ; 170 LEs       ; 170 LEs              ; 0 LEs                  ; No         ; |AP9|cpu:inst16|Mux63                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |AP9|cpu:inst16|ShiftRight1                           ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |AP9|cpu:inst16|Mux91                                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |AP9|cpu:inst16|Mux47                                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |AP9|cpu:inst16|M2                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |AP9|cpu:inst16|ShiftLeft1                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |AP9|Keyboard:inst3|dec_keyboard:inst11|Selector2     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |AP9|cpu:inst16|selM2                                 ;
; 9:1                ; 16 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |AP9|cpu:inst16|result[2]                             ;
; 11:1               ; 16 bits   ; 112 LEs       ; 64 LEs               ; 48 LEs                 ; No         ; |AP9|cpu:inst16|Mux114                                ;
; 14:1               ; 14 bits   ; 126 LEs       ; 56 LEs               ; 70 LEs                 ; No         ; |AP9|cpu:inst16|reg                                   ;
; 14:1               ; 14 bits   ; 126 LEs       ; 56 LEs               ; 70 LEs                 ; No         ; |AP9|cpu:inst16|reg                                   ;
; 14:1               ; 14 bits   ; 126 LEs       ; 56 LEs               ; 70 LEs                 ; No         ; |AP9|cpu:inst16|reg                                   ;
; 14:1               ; 14 bits   ; 126 LEs       ; 56 LEs               ; 70 LEs                 ; No         ; |AP9|cpu:inst16|reg                                   ;
; 14:1               ; 14 bits   ; 126 LEs       ; 56 LEs               ; 70 LEs                 ; No         ; |AP9|cpu:inst16|reg                                   ;
; 14:1               ; 14 bits   ; 126 LEs       ; 56 LEs               ; 70 LEs                 ; No         ; |AP9|cpu:inst16|reg                                   ;
; 14:1               ; 14 bits   ; 126 LEs       ; 56 LEs               ; 70 LEs                 ; No         ; |AP9|cpu:inst16|reg                                   ;
; 14:1               ; 14 bits   ; 126 LEs       ; 56 LEs               ; 70 LEs                 ; No         ; |AP9|cpu:inst16|reg                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for LPM_ROM:inst13|altrom:srom|altsyncram:rom_block|altsyncram_jj01:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for RAM:inst6|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst26|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------+
; Parameter Name                ; Value                     ; Type                    ;
+-------------------------------+---------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                 ;
; PLL_TYPE                      ; AUTO                      ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                 ;
; LOCK_HIGH                     ; 1                         ; Untyped                 ;
; LOCK_LOW                      ; 1                         ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                 ;
; SKIP_VCO                      ; OFF                       ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                 ;
; BANDWIDTH                     ; 0                         ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                 ;
; DOWN_SPREAD                   ; 0                         ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                         ; Signed Integer          ;
; CLK3_MULTIPLY_BY              ; 8                         ; Signed Integer          ;
; CLK2_MULTIPLY_BY              ; 8                         ; Signed Integer          ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 25                        ; Signed Integer          ;
; CLK3_DIVIDE_BY                ; 5                         ; Signed Integer          ;
; CLK2_DIVIDE_BY                ; 3                         ; Signed Integer          ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 3000                      ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 3000                      ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                        ; Signed Integer          ;
; CLK3_DUTY_CYCLE               ; 50                        ; Signed Integer          ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer          ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                 ;
; DPA_DIVIDER                   ; 0                         ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                 ;
; VCO_MIN                       ; 0                         ; Untyped                 ;
; VCO_MAX                       ; 0                         ; Untyped                 ;
; VCO_CENTER                    ; 0                         ; Untyped                 ;
; PFD_MIN                       ; 0                         ; Untyped                 ;
; PFD_MAX                       ; 0                         ; Untyped                 ;
; M_INITIAL                     ; 0                         ; Untyped                 ;
; M                             ; 0                         ; Untyped                 ;
; N                             ; 1                         ; Untyped                 ;
; M2                            ; 1                         ; Untyped                 ;
; N2                            ; 1                         ; Untyped                 ;
; SS                            ; 1                         ; Untyped                 ;
; C0_HIGH                       ; 0                         ; Untyped                 ;
; C1_HIGH                       ; 0                         ; Untyped                 ;
; C2_HIGH                       ; 0                         ; Untyped                 ;
; C3_HIGH                       ; 0                         ; Untyped                 ;
; C4_HIGH                       ; 0                         ; Untyped                 ;
; C5_HIGH                       ; 0                         ; Untyped                 ;
; C6_HIGH                       ; 0                         ; Untyped                 ;
; C7_HIGH                       ; 0                         ; Untyped                 ;
; C8_HIGH                       ; 0                         ; Untyped                 ;
; C9_HIGH                       ; 0                         ; Untyped                 ;
; C0_LOW                        ; 0                         ; Untyped                 ;
; C1_LOW                        ; 0                         ; Untyped                 ;
; C2_LOW                        ; 0                         ; Untyped                 ;
; C3_LOW                        ; 0                         ; Untyped                 ;
; C4_LOW                        ; 0                         ; Untyped                 ;
; C5_LOW                        ; 0                         ; Untyped                 ;
; C6_LOW                        ; 0                         ; Untyped                 ;
; C7_LOW                        ; 0                         ; Untyped                 ;
; C8_LOW                        ; 0                         ; Untyped                 ;
; C9_LOW                        ; 0                         ; Untyped                 ;
; C0_INITIAL                    ; 0                         ; Untyped                 ;
; C1_INITIAL                    ; 0                         ; Untyped                 ;
; C2_INITIAL                    ; 0                         ; Untyped                 ;
; C3_INITIAL                    ; 0                         ; Untyped                 ;
; C4_INITIAL                    ; 0                         ; Untyped                 ;
; C5_INITIAL                    ; 0                         ; Untyped                 ;
; C6_INITIAL                    ; 0                         ; Untyped                 ;
; C7_INITIAL                    ; 0                         ; Untyped                 ;
; C8_INITIAL                    ; 0                         ; Untyped                 ;
; C9_INITIAL                    ; 0                         ; Untyped                 ;
; C0_MODE                       ; BYPASS                    ; Untyped                 ;
; C1_MODE                       ; BYPASS                    ; Untyped                 ;
; C2_MODE                       ; BYPASS                    ; Untyped                 ;
; C3_MODE                       ; BYPASS                    ; Untyped                 ;
; C4_MODE                       ; BYPASS                    ; Untyped                 ;
; C5_MODE                       ; BYPASS                    ; Untyped                 ;
; C6_MODE                       ; BYPASS                    ; Untyped                 ;
; C7_MODE                       ; BYPASS                    ; Untyped                 ;
; C8_MODE                       ; BYPASS                    ; Untyped                 ;
; C9_MODE                       ; BYPASS                    ; Untyped                 ;
; C0_PH                         ; 0                         ; Untyped                 ;
; C1_PH                         ; 0                         ; Untyped                 ;
; C2_PH                         ; 0                         ; Untyped                 ;
; C3_PH                         ; 0                         ; Untyped                 ;
; C4_PH                         ; 0                         ; Untyped                 ;
; C5_PH                         ; 0                         ; Untyped                 ;
; C6_PH                         ; 0                         ; Untyped                 ;
; C7_PH                         ; 0                         ; Untyped                 ;
; C8_PH                         ; 0                         ; Untyped                 ;
; C9_PH                         ; 0                         ; Untyped                 ;
; L0_HIGH                       ; 1                         ; Untyped                 ;
; L1_HIGH                       ; 1                         ; Untyped                 ;
; G0_HIGH                       ; 1                         ; Untyped                 ;
; G1_HIGH                       ; 1                         ; Untyped                 ;
; G2_HIGH                       ; 1                         ; Untyped                 ;
; G3_HIGH                       ; 1                         ; Untyped                 ;
; E0_HIGH                       ; 1                         ; Untyped                 ;
; E1_HIGH                       ; 1                         ; Untyped                 ;
; E2_HIGH                       ; 1                         ; Untyped                 ;
; E3_HIGH                       ; 1                         ; Untyped                 ;
; L0_LOW                        ; 1                         ; Untyped                 ;
; L1_LOW                        ; 1                         ; Untyped                 ;
; G0_LOW                        ; 1                         ; Untyped                 ;
; G1_LOW                        ; 1                         ; Untyped                 ;
; G2_LOW                        ; 1                         ; Untyped                 ;
; G3_LOW                        ; 1                         ; Untyped                 ;
; E0_LOW                        ; 1                         ; Untyped                 ;
; E1_LOW                        ; 1                         ; Untyped                 ;
; E2_LOW                        ; 1                         ; Untyped                 ;
; E3_LOW                        ; 1                         ; Untyped                 ;
; L0_INITIAL                    ; 1                         ; Untyped                 ;
; L1_INITIAL                    ; 1                         ; Untyped                 ;
; G0_INITIAL                    ; 1                         ; Untyped                 ;
; G1_INITIAL                    ; 1                         ; Untyped                 ;
; G2_INITIAL                    ; 1                         ; Untyped                 ;
; G3_INITIAL                    ; 1                         ; Untyped                 ;
; E0_INITIAL                    ; 1                         ; Untyped                 ;
; E1_INITIAL                    ; 1                         ; Untyped                 ;
; E2_INITIAL                    ; 1                         ; Untyped                 ;
; E3_INITIAL                    ; 1                         ; Untyped                 ;
; L0_MODE                       ; BYPASS                    ; Untyped                 ;
; L1_MODE                       ; BYPASS                    ; Untyped                 ;
; G0_MODE                       ; BYPASS                    ; Untyped                 ;
; G1_MODE                       ; BYPASS                    ; Untyped                 ;
; G2_MODE                       ; BYPASS                    ; Untyped                 ;
; G3_MODE                       ; BYPASS                    ; Untyped                 ;
; E0_MODE                       ; BYPASS                    ; Untyped                 ;
; E1_MODE                       ; BYPASS                    ; Untyped                 ;
; E2_MODE                       ; BYPASS                    ; Untyped                 ;
; E3_MODE                       ; BYPASS                    ; Untyped                 ;
; L0_PH                         ; 0                         ; Untyped                 ;
; L1_PH                         ; 0                         ; Untyped                 ;
; G0_PH                         ; 0                         ; Untyped                 ;
; G1_PH                         ; 0                         ; Untyped                 ;
; G2_PH                         ; 0                         ; Untyped                 ;
; G3_PH                         ; 0                         ; Untyped                 ;
; E0_PH                         ; 0                         ; Untyped                 ;
; E1_PH                         ; 0                         ; Untyped                 ;
; E2_PH                         ; 0                         ; Untyped                 ;
; E3_PH                         ; 0                         ; Untyped                 ;
; M_PH                          ; 0                         ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; CLK0_COUNTER                  ; G0                        ; Untyped                 ;
; CLK1_COUNTER                  ; G0                        ; Untyped                 ;
; CLK2_COUNTER                  ; G0                        ; Untyped                 ;
; CLK3_COUNTER                  ; G0                        ; Untyped                 ;
; CLK4_COUNTER                  ; G0                        ; Untyped                 ;
; CLK5_COUNTER                  ; G0                        ; Untyped                 ;
; CLK6_COUNTER                  ; E0                        ; Untyped                 ;
; CLK7_COUNTER                  ; E1                        ; Untyped                 ;
; CLK8_COUNTER                  ; E2                        ; Untyped                 ;
; CLK9_COUNTER                  ; E3                        ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                 ;
; M_TIME_DELAY                  ; 0                         ; Untyped                 ;
; N_TIME_DELAY                  ; 0                         ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                 ;
; VCO_POST_SCALE                ; 0                         ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                 ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                 ;
; PORT_CLK3                     ; PORT_USED                 ; Untyped                 ;
; PORT_CLK4                     ; PORT_USED                 ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                 ;
; CBXI_PARAMETER                ; altpll0_altpll2           ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE          ;
+-------------------------------+---------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Keyboard:inst3|BUSREG:inst1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Keyboard:inst3|busActive:inst ;
+----------------+------------------+----------------------------------------+
; Parameter Name ; Value            ; Type                                   ;
+----------------+------------------+----------------------------------------+
; addrini        ; 0000100100000000 ; Unsigned Binary                        ;
; addrfim        ; 0000100100000000 ; Unsigned Binary                        ;
; rw             ; '0'              ; Enumerated                             ;
+----------------+------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_ROM:inst13 ;
+------------------------+----------------+-------------------+
; Parameter Name         ; Value          ; Type              ;
+------------------------+----------------+-------------------+
; LPM_WIDTH              ; 16             ; Untyped           ;
; LPM_WIDTHAD            ; 8              ; Untyped           ;
; LPM_NUMWORDS           ; 256            ; Untyped           ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped           ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped           ;
; LPM_FILE               ; bootloader.mif ; Untyped           ;
; DEVICE_FAMILY          ; Cyclone IV E   ; Untyped           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE    ;
+------------------------+----------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Signed Integer             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer             ;
; NUMWORDS_A                         ; 32768                ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Signed Integer             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; cpuram.mif           ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_rgr3      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:inst16|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 16             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_lkm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:inst16|lpm_mult:Mult0          ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:inst16|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 16             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; altpll0:inst26|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; RAM:inst6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                               ;
;     -- WIDTH_A                            ; 16                                        ;
;     -- NUMWORDS_A                         ; 32768                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                    ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 0                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+-------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                    ;
+---------------------------------------+---------------------------+
; Name                                  ; Value                     ;
+---------------------------------------+---------------------------+
; Number of entity instances            ; 1                         ;
; Entity Instance                       ; cpu:inst16|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                        ;
;     -- LPM_WIDTHB                     ; 16                        ;
;     -- LPM_WIDTHP                     ; 32                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                        ;
;     -- USE_EAB                        ; OFF                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                        ;
+---------------------------------------+---------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 112                         ;
; cycloneiii_ff         ; 913                         ;
;     CLR               ; 159                         ;
;     CLR SCLR          ; 50                          ;
;     CLR SLD           ; 132                         ;
;     ENA               ; 165                         ;
;     ENA CLR           ; 220                         ;
;     ENA CLR SCLR      ; 4                           ;
;     ENA CLR SCLR SLD  ; 5                           ;
;     ENA CLR SLD       ; 22                          ;
;     ENA SCLR          ; 54                          ;
;     ENA SCLR SLD      ; 17                          ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 1                           ;
;     plain             ; 52                          ;
; cycloneiii_lcell_comb ; 3756                        ;
;     arith             ; 591                         ;
;         2 data inputs ; 201                         ;
;         3 data inputs ; 390                         ;
;     normal            ; 3165                        ;
;         0 data inputs ; 31                          ;
;         1 data inputs ; 190                         ;
;         2 data inputs ; 169                         ;
;         3 data inputs ; 630                         ;
;         4 data inputs ; 2145                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 80                          ;
;                       ;                             ;
; Max LUT depth         ; 49.90                       ;
; Average LUT depth     ; 18.25                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.1 Build 190 01/19/2015 SJ Web Edition
    Info: Processing started: Tue May 26 20:58:09 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file sram_controller.vhd
    Info (12022): Found design unit 1: SRAM_CONTROLLER-behavioral
    Info (12023): Found entity 1: SRAM_CONTROLLER
Info (12021): Found 2 design units, including 1 entities, in source file pit.vhdl
    Info (12022): Found design unit 1: PIT-behavioral
    Info (12023): Found entity 1: PIT
Info (12021): Found 2 design units, including 1 entities, in source file basic_uart.vhd
    Info (12022): Found design unit 1: basic_uart-Behavioral
    Info (12023): Found entity 1: basic_uart
Info (12021): Found 2 design units, including 1 entities, in source file keyboardController.vhd
    Info (12022): Found design unit 1: keyboardController-a
    Info (12023): Found entity 1: keyboardController
Info (12021): Found 1 design units, including 1 entities, in source file AP9.bdf
    Info (12023): Found entity 1: AP9
Info (12021): Found 2 design units, including 1 entities, in source file lpm_rom0.vhd
    Info (12022): Found design unit 1: lpm_rom0-SYN
    Info (12023): Found entity 1: lpm_rom0
Info (12021): Found 2 design units, including 1 entities, in source file TEXT_DRAWER.vhd
    Info (12022): Found design unit 1: TEXT_DRAWER-main
    Info (12023): Found entity 1: TEXT_DRAWER
Info (12021): Found 1 design units, including 1 entities, in source file VGA_MOD.bdf
    Info (12023): Found entity 1: VGA_MOD
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-main
    Info (12023): Found entity 1: VGA_SYNC
Info (12021): Found 2 design units, including 1 entities, in source file KB_ASCII.vhd
    Info (12022): Found design unit 1: KB_ASCII-main
    Info (12023): Found entity 1: KB_ASCII
Info (12021): Found 2 design units, including 1 entities, in source file hex_2_7seg.vhd
    Info (12022): Found design unit 1: hex_2_7seg-main
    Info (12023): Found entity 1: hex_2_7seg
Info (12021): Found 2 design units, including 1 entities, in source file LCD_MOD.vhd
    Info (12022): Found design unit 1: LCD_MOD-main
    Info (12023): Found entity 1: LCD_MOD
Info (12021): Found 2 design units, including 1 entities, in source file ASCII_CONV.vhd
    Info (12022): Found design unit 1: ASCII_CONV-main
    Info (12023): Found entity 1: ASCII_CONV
Info (12021): Found 2 design units, including 1 entities, in source file RAM.vhd
    Info (12022): Found design unit 1: ram-SYN
    Info (12023): Found entity 1: RAM
Info (12021): Found 2 design units, including 1 entities, in source file AP9_cpu.vhd
    Info (12022): Found design unit 1: AP9_cpu-main
    Info (12023): Found entity 1: AP9_cpu
Info (12021): Found 2 design units, including 1 entities, in source file POS_CONV.vhd
    Info (12022): Found design unit 1: POS_CONV-main
    Info (12023): Found entity 1: POS_CONV
Info (12021): Found 1 design units, including 1 entities, in source file Keyboard.bdf
    Info (12023): Found entity 1: Keyboard
Info (12021): Found 2 design units, including 1 entities, in source file swController.vhd
    Info (12022): Found design unit 1: swController-behavioral
    Info (12023): Found entity 1: swController
Info (12021): Found 2 design units, including 1 entities, in source file altpll0.vhd
    Info (12022): Found design unit 1: altpll0-SYN
    Info (12023): Found entity 1: altpll0
Warning (12019): Can't analyze file -- file GPIO.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file ledController.vhd
    Info (12022): Found design unit 1: ledController-behavioral
    Info (12023): Found entity 1: ledController
Info (12021): Found 2 design units, including 1 entities, in source file busActive.vhd
    Info (12022): Found design unit 1: busActive-behavioral
    Info (12023): Found entity 1: busActive
Info (12021): Found 2 design units, including 1 entities, in source file altpll1.vhd
    Info (12022): Found design unit 1: altpll1-SYN
    Info (12023): Found entity 1: altpll1
Info (12021): Found 2 design units, including 1 entities, in source file videolatch.vhd
    Info (12022): Found design unit 1: videolatch-behavioral
    Info (12023): Found entity 1: videolatch
Warning (12019): Can't analyze file -- file sdram_controller.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file BUSREG.vhd
    Info (12022): Found design unit 1: BUSREG-main
    Info (12023): Found entity 1: BUSREG
Info (12021): Found 1 design units, including 1 entities, in source file uart.bdf
    Info (12023): Found entity 1: uart
Info (12021): Found 2 design units, including 1 entities, in source file clock.vhdl
    Info (12022): Found design unit 1: clock-Behavioral
    Info (12023): Found entity 1: clock
Info (12021): Found 1 design units, including 1 entities, in source file IO.bdf
    Info (12023): Found entity 1: IO
Info (12127): Elaborating entity "AP9" for the top level hierarchy
Warning (275006): Can't find a definition for parameter LPM_FILE -- assuming bootloader.mif was intended to be a quoted string
Warning (275089): Not all bits in bus "ack[15..0]" are used
Info (12128): Elaborating entity "LCD_MOD" for hierarchy "LCD_MOD:inst12"
Warning (10036): Verilog HDL or VHDL warning at LCD_MOD.vhd(34): object "INKEYB" assigned a value but never read
Warning (12125): Using design file cpu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu-main
    Info (12023): Found entity 1: cpu
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:inst16"
Warning (10036): Verilog HDL or VHDL warning at cpu.vhd(125): object "regs" assigned a value but never read
Warning (10631): VHDL Process Statement warning at cpu.vhd(129): inferring latch(es) for signal or variable "CR0", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at cpu.vhd(904): signal "mirq" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at cpu.vhd(922): signal "FR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at cpu.vhd(931): signal "FR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at cpu.vhd(932): signal "FR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at cpu.vhd(1009): signal "result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at cpu.vhd(911): inferring latch(es) for signal or variable "result", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "result[0]" at cpu.vhd(911)
Info (10041): Inferred latch for "result[1]" at cpu.vhd(911)
Info (10041): Inferred latch for "result[2]" at cpu.vhd(911)
Info (10041): Inferred latch for "result[3]" at cpu.vhd(911)
Info (10041): Inferred latch for "result[4]" at cpu.vhd(911)
Info (10041): Inferred latch for "result[5]" at cpu.vhd(911)
Info (10041): Inferred latch for "result[6]" at cpu.vhd(911)
Info (10041): Inferred latch for "result[7]" at cpu.vhd(911)
Info (10041): Inferred latch for "result[8]" at cpu.vhd(911)
Info (10041): Inferred latch for "result[9]" at cpu.vhd(911)
Info (10041): Inferred latch for "result[10]" at cpu.vhd(911)
Info (10041): Inferred latch for "result[11]" at cpu.vhd(911)
Info (10041): Inferred latch for "result[12]" at cpu.vhd(911)
Info (10041): Inferred latch for "result[13]" at cpu.vhd(911)
Info (10041): Inferred latch for "result[14]" at cpu.vhd(911)
Info (10041): Inferred latch for "result[15]" at cpu.vhd(911)
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:inst26"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:inst26|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll0:inst26|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll0:inst26|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "3"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "8"
    Info (12134): Parameter "clk2_phase_shift" = "3000"
    Info (12134): Parameter "clk3_divide_by" = "5"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "8"
    Info (12134): Parameter "clk3_phase_shift" = "3000"
    Info (12134): Parameter "clk4_divide_by" = "25"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "1"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll0_altpll2.v
    Info (12023): Found entity 1: altpll0_altpll2
Info (12128): Elaborating entity "altpll0_altpll2" for hierarchy "altpll0:inst26|altpll:altpll_component|altpll0_altpll2:auto_generated"
Info (12128): Elaborating entity "PIT" for hierarchy "PIT:inst2"
Info (12128): Elaborating entity "Keyboard" for hierarchy "Keyboard:inst3"
Warning (12125): Using design file dec_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: dec_keyboard-a
    Info (12023): Found entity 1: dec_keyboard
Info (12128): Elaborating entity "dec_keyboard" for hierarchy "Keyboard:inst3|dec_keyboard:inst11"
Warning (10036): Verilog HDL or VHDL warning at dec_keyboard.vhd(27): object "f3" assigned a value but never read
Info (12128): Elaborating entity "keyboardController" for hierarchy "Keyboard:inst3|keyboardController:inst4"
Info (12128): Elaborating entity "BUSREG" for hierarchy "Keyboard:inst3|BUSREG:inst1"
Info (12128): Elaborating entity "busActive" for hierarchy "Keyboard:inst3|busActive:inst"
Info (12128): Elaborating entity "swController" for hierarchy "swController:inst18"
Info (12128): Elaborating entity "LPM_ROM" for hierarchy "LPM_ROM:inst13"
Info (12130): Elaborated megafunction instantiation "LPM_ROM:inst13"
Info (12133): Instantiated megafunction "LPM_ROM:inst13" with the following parameter:
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_FILE" = "bootloader.mif"
    Info (12134): Parameter "LPM_OUTDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_WIDTHAD" = "8"
Info (12128): Elaborating entity "altrom" for hierarchy "LPM_ROM:inst13|altrom:srom"
Info (12131): Elaborated megafunction instantiation "LPM_ROM:inst13|altrom:srom", which is child of megafunction instantiation "LPM_ROM:inst13"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LPM_ROM:inst13|altrom:srom|altsyncram:rom_block"
Info (12131): Elaborated megafunction instantiation "LPM_ROM:inst13|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "LPM_ROM:inst13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jj01.tdf
    Info (12023): Found entity 1: altsyncram_jj01
Info (12128): Elaborating entity "altsyncram_jj01" for hierarchy "LPM_ROM:inst13|altrom:srom|altsyncram:rom_block|altsyncram_jj01:auto_generated"
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:inst6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:inst6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RAM:inst6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RAM:inst6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "cpuram.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgr3.tdf
    Info (12023): Found entity 1: altsyncram_rgr3
Info (12128): Elaborating entity "altsyncram_rgr3" for hierarchy "RAM:inst6|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa
Info (12128): Elaborating entity "decode_msa" for hierarchy "RAM:inst6|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|decode_msa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a
Info (12128): Elaborating entity "decode_f8a" for hierarchy "RAM:inst6|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|decode_f8a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lob.tdf
    Info (12023): Found entity 1: mux_lob
Info (12128): Elaborating entity "mux_lob" for hierarchy "RAM:inst6|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|mux_lob:mux2"
Info (12128): Elaborating entity "hex_2_7seg" for hierarchy "hex_2_7seg:inst14"
Warning (10492): VHDL Process Statement warning at hex_2_7seg.vhd(112): signal "data0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hex_2_7seg.vhd(113): signal "data1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hex_2_7seg.vhd(114): signal "data2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hex_2_7seg.vhd(115): signal "data3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hex_2_7seg.vhd(116): signal "data4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hex_2_7seg.vhd(117): signal "data5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hex_2_7seg.vhd(118): signal "data6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hex_2_7seg.vhd(119): signal "data7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "ledController" for hierarchy "ledController:inst4"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "lpm_rom:inst13|otri[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:inst13|otri[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:inst13|otri[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:inst13|otri[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:inst13|otri[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:inst13|otri[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:inst13|otri[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:inst13|otri[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:inst13|otri[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:inst13|otri[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:inst13|otri[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:inst13|otri[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:inst13|otri[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:inst13|otri[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:inst13|otri[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "lpm_rom:inst13|otri[0]" feeding internal logic into a wire
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer inst9~0
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cpu:inst16|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cpu:inst16|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cpu:inst16|Mod0"
Info (12130): Elaborated megafunction instantiation "cpu:inst16|lpm_divide:Div0"
Info (12133): Instantiated megafunction "cpu:inst16|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf
    Info (12023): Found entity 1: lpm_divide_lkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf
    Info (12023): Found entity 1: alt_u_div_eaf
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "cpu:inst16|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "cpu:inst16|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt
Info (12130): Elaborated megafunction instantiation "cpu:inst16|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "cpu:inst16|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf
    Info (12023): Found entity 1: lpm_divide_ocm
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "Keyboard:inst3|BUSREG:inst1|O[0]" to the node "ledController:inst4|data[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Keyboard:inst3|BUSREG:inst1|O[1]" to the node "ledController:inst4|data[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Keyboard:inst3|BUSREG:inst1|O[2]" to the node "ledController:inst4|data[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Keyboard:inst3|BUSREG:inst1|O[3]" to the node "ledController:inst4|data[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Keyboard:inst3|BUSREG:inst1|O[15]" to the node "ledController:inst4|data[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Keyboard:inst3|BUSREG:inst1|O[14]" to the node "ledController:inst4|data[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Keyboard:inst3|BUSREG:inst1|O[13]" to the node "ledController:inst4|data[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Keyboard:inst3|BUSREG:inst1|O[12]" to the node "ledController:inst4|data[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Keyboard:inst3|BUSREG:inst1|O[11]" to the node "ledController:inst4|data[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Keyboard:inst3|BUSREG:inst1|O[10]" to the node "ledController:inst4|data[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Keyboard:inst3|BUSREG:inst1|O[9]" to the node "ledController:inst4|data[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Keyboard:inst3|BUSREG:inst1|O[8]" to the node "ledController:inst4|data[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Keyboard:inst3|BUSREG:inst1|O[7]" to the node "ledController:inst4|data[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Keyboard:inst3|BUSREG:inst1|O[6]" to the node "ledController:inst4|data[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Keyboard:inst3|BUSREG:inst1|O[5]" to the node "ledController:inst4|data[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Keyboard:inst3|BUSREG:inst1|O[4]" to the node "ledController:inst4|data[4]" into an OR gate
Warning (13012): Latch cpu:inst16|result[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst16|OP[5]
Warning (13012): Latch cpu:inst16|result[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst16|OP[5]
Warning (13012): Latch cpu:inst16|result[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst16|OP[5]
Warning (13012): Latch cpu:inst16|result[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst16|OP[5]
Warning (13012): Latch cpu:inst16|result[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst16|OP[5]
Warning (13012): Latch cpu:inst16|result[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst16|OP[5]
Warning (13012): Latch cpu:inst16|result[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst16|OP[5]
Warning (13012): Latch cpu:inst16|result[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst16|OP[5]
Warning (13012): Latch cpu:inst16|result[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst16|OP[5]
Warning (13012): Latch cpu:inst16|result[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst16|OP[5]
Warning (13012): Latch cpu:inst16|result[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst16|OP[5]
Warning (13012): Latch cpu:inst16|result[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst16|OP[5]
Warning (13012): Latch cpu:inst16|result[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst16|OP[5]
Warning (13012): Latch cpu:inst16|result[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst16|OP[5]
Warning (13012): Latch cpu:inst16|result[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst16|OP[5]
Warning (13012): Latch cpu:inst16|result[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:inst16|OP[5]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register swController:inst18|ibuffer[1] will power up to High
    Critical Warning (18010): Register swController:inst18|ibuffer[5] will power up to High
    Critical Warning (18010): Register swController:inst18|ibuffer[9] will power up to High
    Critical Warning (18010): Register swController:inst18|ibuffer[13] will power up to High
Info (17049): 32 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "altpll0:inst26|altpll:altpll_component|altpll0_altpll2:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Info (21057): Implemented 4349 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 89 output pins
    Info (21061): Implemented 4154 logic cells
    Info (21064): Implemented 80 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 1093 megabytes
    Info: Processing ended: Tue May 26 20:58:57 2015
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:12


