$comment
	File created using the following command:
		vcd file relogio.msim.vcd -direction
$end
$date
	Sun Sep 16 21:10:43 2018
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module diagrama_de_blocos_relogio_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 4 " mux_abs_control [3:0] $end
$var reg 4 # mux_reg_control [3:0] $end
$var reg 1 $ reg_us_enable $end
$var reg 1 % reg_us_reset $end
$var reg 2 & ula_control [1:0] $end
$var reg 5 ' v_1 [4:0] $end
$var wire 1 ( out_mux_reg [4] $end
$var wire 1 ) out_mux_reg [3] $end
$var wire 1 * out_mux_reg [2] $end
$var wire 1 + out_mux_reg [1] $end
$var wire 1 , out_mux_reg [0] $end
$var wire 1 - out_ula [4] $end
$var wire 1 . out_ula [3] $end
$var wire 1 / out_ula [2] $end
$var wire 1 0 out_ula [1] $end
$var wire 1 1 out_ula [0] $end
$var wire 1 2 reg_us [4] $end
$var wire 1 3 reg_us [3] $end
$var wire 1 4 reg_us [2] $end
$var wire 1 5 reg_us [1] $end
$var wire 1 6 reg_us [0] $end

$scope module i1 $end
$var wire 1 7 gnd $end
$var wire 1 8 vcc $end
$var wire 1 9 unknown $end
$var tri1 1 : devclrn $end
$var tri1 1 ; devpor $end
$var tri1 1 < devoe $end
$var wire 1 = ula_control[1]~input_o $end
$var wire 1 > ula_control[0]~input_o $end
$var wire 1 ? ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 @ mux_reg_control[1]~input_o $end
$var wire 1 A CLK~input_o $end
$var wire 1 B CLK~inputCLKENA0_outclk $end
$var wire 1 C mux_reg_control[0]~input_o $end
$var wire 1 D mux_reg_control[2]~input_o $end
$var wire 1 E mux_reg_control[3]~input_o $end
$var wire 1 F mux_dos_registradores|Mux0~1_combout $end
$var wire 1 G mux_abs_control[3]~input_o $end
$var wire 1 H mux_abs_control[0]~input_o $end
$var wire 1 I mux_abs_control[2]~input_o $end
$var wire 1 J mux_abs_control[1]~input_o $end
$var wire 1 K mux_das_constantes|Mux0~0_combout $end
$var wire 1 L v_1[4]~input_o $end
$var wire 1 M v_1[3]~input_o $end
$var wire 1 N v_1[2]~input_o $end
$var wire 1 O v_1[1]~input_o $end
$var wire 1 P v_1[0]~input_o $end
$var wire 1 Q inst|Add0~17_sumout $end
$var wire 1 R reg_us_reset~input_o $end
$var wire 1 S reg_us_enable~input_o $end
$var wire 1 T inst|Add0~18 $end
$var wire 1 U inst|Add0~13_sumout $end
$var wire 1 V inst|Add0~14 $end
$var wire 1 W inst|Add0~9_sumout $end
$var wire 1 X inst|Add0~10 $end
$var wire 1 Y inst|Add0~5_sumout $end
$var wire 1 Z US|q[3]~feeder_combout $end
$var wire 1 [ inst|Add0~6 $end
$var wire 1 \ inst|Add0~1_sumout $end
$var wire 1 ] mux_dos_registradores|Mux0~0_combout $end
$var wire 1 ^ mux_dos_registradores|Mux1~0_combout $end
$var wire 1 _ mux_dos_registradores|Mux2~0_combout $end
$var wire 1 ` mux_dos_registradores|Mux3~0_combout $end
$var wire 1 a mux_dos_registradores|Mux4~0_combout $end
$var wire 1 b US|q [4] $end
$var wire 1 c US|q [3] $end
$var wire 1 d US|q [2] $end
$var wire 1 e US|q [1] $end
$var wire 1 f US|q [0] $end
$var wire 1 g inst|R3 [4] $end
$var wire 1 h inst|R3 [3] $end
$var wire 1 i inst|R3 [2] $end
$var wire 1 j inst|R3 [1] $end
$var wire 1 k inst|R3 [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b0 #
1$
1%
b0 &
b1 '
0,
0+
0*
0)
0(
01
00
0/
0.
0-
06
05
04
03
02
07
18
x9
1:
1;
1<
0=
0>
0?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
1K
0L
0M
0N
0O
1P
1Q
1R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0f
0e
0d
0c
0b
0k
0j
0i
0h
0g
$end
#10000
1!
1A
1B
1k
11
#20000
0!
0A
0B
#30000
1!
1A
1B
1f
16
1T
1a
0Q
1,
1U
#40000
0!
0A
0B
#50000
1!
1A
1B
1j
0k
01
10
#60000
0!
0A
0B
#70000
1!
1A
1B
1e
0f
06
15
0T
1V
0a
1Q
1`
0U
1+
0,
0V
1U
1W
0W
#80000
0!
0A
0B
#90000
1!
1A
1B
1k
11
#100000
0!
0A
0B
#110000
1!
1A
1B
1f
16
1T
1a
0Q
1,
1V
0U
1W
#120000
0!
0A
0B
#130000
1!
1A
1B
1i
0j
0k
01
00
1/
#140000
0!
0A
0B
#150000
1!
1A
1B
1d
0e
0f
06
05
14
0T
0V
1X
0a
1Q
0`
1U
1_
0W
1*
0+
0,
0X
0U
1W
1Y
0Y
#160000
0!
0A
0B
#170000
1!
1A
1B
1k
11
#180000
0!
0A
0B
#190000
1!
1A
1B
1f
16
1T
1a
0Q
1,
1U
#200000
0!
0A
0B
#210000
1!
1A
1B
1j
0k
01
10
#220000
0!
0A
0B
#230000
1!
1A
1B
1e
0f
06
15
0T
1V
0a
1Q
1`
0U
1+
0,
0V
1X
1U
0W
0X
1W
1Y
0Y
#240000
0!
0A
0B
#250000
1!
1A
1B
1k
11
#260000
0!
0A
0B
#270000
1!
1A
1B
1f
16
1T
1a
0Q
1,
1V
0U
1X
0W
1Y
#280000
0!
0A
0B
#290000
1!
1A
1B
1h
0i
0j
0k
01
00
0/
1.
1Z
#300000
0!
0A
0B
#310000
1!
1A
1B
1c
0d
0e
0f
06
05
04
13
0T
0V
0X
1[
0a
1Q
0`
1U
0_
1W
1^
0Y
1)
0*
0+
0,
0[
0U
0W
1Y
1\
0\
#320000
0!
0A
0B
#330000
1!
1A
1B
1k
11
#340000
0!
0A
0B
#350000
1!
1A
1B
1f
16
1T
1a
0Q
1,
1U
#360000
0!
0A
0B
#370000
1!
1A
1B
1j
0k
01
10
#380000
0!
0A
0B
#390000
1!
1A
1B
1e
0f
06
15
0T
1V
0a
1Q
1`
0U
1+
0,
0V
1U
1W
0W
#400000
0!
0A
0B
#410000
1!
1A
1B
1k
11
#420000
0!
0A
0B
#430000
1!
1A
1B
1f
16
1T
1a
0Q
1,
1V
0U
1W
#440000
0!
0A
0B
#450000
1!
1A
1B
1i
0j
0k
01
00
1/
#460000
0!
0A
0B
#470000
1!
1A
1B
1d
0e
0f
06
05
14
0T
0V
1X
0a
1Q
0`
1U
1_
0W
1*
0+
0,
0X
1[
0U
1W
0Y
0[
1Y
1\
0\
#480000
0!
0A
0B
#490000
1!
1A
1B
1k
11
#500000
0!
0A
0B
#510000
1!
1A
1B
1f
16
1T
1a
0Q
1,
1U
#520000
0!
0A
0B
#530000
1!
1A
1B
1j
0k
01
10
#540000
0!
0A
0B
#550000
1!
1A
1B
1e
0f
06
15
0T
1V
0a
1Q
1`
0U
1+
0,
0V
1X
1U
0W
0X
1[
1W
0Y
0[
1Y
1\
0\
#560000
0!
0A
0B
#570000
1!
1A
1B
1k
11
#580000
0!
0A
0B
#590000
1!
1A
1B
1f
16
1T
1a
0Q
1,
1V
0U
1X
0W
1[
0Y
1\
#600000
0!
0A
0B
#610000
1!
1A
1B
1g
0h
0i
0j
0k
01
00
0/
0.
1-
0Z
#620000
0!
0A
0B
#630000
1!
1A
1B
1b
0c
0d
0e
0f
06
05
04
03
12
0T
0V
0X
0[
0a
1Q
0`
1U
0_
1W
0^
1Y
1]
0\
1(
0)
0*
0+
0,
0U
0W
0Y
1\
#640000
0!
0A
0B
#650000
1!
1A
1B
1k
11
#660000
0!
0A
0B
#670000
1!
1A
1B
1f
16
1T
1a
0Q
1,
1U
#680000
0!
0A
0B
#690000
1!
1A
1B
1j
0k
01
10
#700000
0!
0A
0B
#710000
1!
1A
1B
1e
0f
06
15
0T
1V
0a
1Q
1`
0U
1+
0,
0V
1U
1W
0W
#720000
0!
0A
0B
#730000
1!
1A
1B
1k
11
#740000
0!
0A
0B
#750000
1!
1A
1B
1f
16
1T
1a
0Q
1,
1V
0U
1W
#760000
0!
0A
0B
#770000
1!
1A
1B
1i
0j
0k
01
00
1/
#780000
0!
0A
0B
#790000
1!
1A
1B
1d
0e
0f
06
05
14
0T
0V
1X
0a
1Q
0`
1U
1_
0W
1*
0+
0,
0X
0U
1W
1Y
0Y
#800000
0!
0A
0B
#810000
1!
1A
1B
1k
11
#820000
0!
0A
0B
#830000
1!
1A
1B
1f
16
1T
1a
0Q
1,
1U
#840000
0!
0A
0B
#850000
1!
1A
1B
1j
0k
01
10
#860000
0!
0A
0B
#870000
1!
1A
1B
1e
0f
06
15
0T
1V
0a
1Q
1`
0U
1+
0,
0V
1X
1U
0W
0X
1W
1Y
0Y
#880000
0!
0A
0B
#890000
1!
1A
1B
1k
11
#900000
0!
0A
0B
#910000
1!
1A
1B
1f
16
1T
1a
0Q
1,
1V
0U
1X
0W
1Y
#920000
0!
0A
0B
#930000
1!
1A
1B
1h
0i
0j
0k
01
00
0/
1.
1Z
#940000
0!
0A
0B
#950000
1!
1A
1B
1c
0d
0e
0f
06
05
04
13
0T
0V
0X
1[
0a
1Q
0`
1U
0_
1W
1^
0Y
1)
0*
0+
0,
0[
0U
0W
1Y
0\
1\
#960000
0!
0A
0B
#970000
1!
1A
1B
1k
11
#980000
0!
0A
0B
#990000
1!
1A
1B
1f
16
1T
1a
0Q
1,
1U
#1000000
