
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.49
 Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_fifo_sync.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_socket_1n.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_fifo_sync.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_socket_1n.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:17: parameter 'ESC_TX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:20: parameter 'ESC_RX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_2p_pkg.sv:20: parameter 'RAM_2P_CFG_DEFAULT' declared inside package 'prim_ram_2p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:44: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:52: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:83: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:110: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:127: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:143: parameter 'PWR_FLASH_REQ_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:147: parameter 'PWR_FLASH_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:158: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:163: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:164: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'

yosys> synth_rs -top tlul_socket_1n -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.58

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top tlul_socket_1n

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:57: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:89: port 'depth' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:43: compiling module 'tlul_socket_1n'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101110,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] tlul_err_resp.sv:9: compiling module 'tlul_err_resp'
Importing module tlul_socket_1n.
Importing module tlul_err_resp.
Importing module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010).
Importing module prim_fifo_sync(Width=32'b01000001,Depth=32'b010).
Importing module prim_fifo_sync(Width=32'b01101100,Depth=32'b010).
Importing module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011).
Importing module prim_fifo_sync(Width=32'b01101110,Depth=32'b010).

3.3.1. Analyzing design hierarchy..
Top module:  \tlul_socket_1n
Used module:     \tlul_err_resp
Used module:     \tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010)
Used module:         \prim_fifo_sync(Width=32'b01000001,Depth=32'b010)
Used module:         \prim_fifo_sync(Width=32'b01101100,Depth=32'b010)
Used module:     \tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011)
Used module:         \prim_fifo_sync(Width=32'b01101110,Depth=32'b010)

3.3.2. Analyzing design hierarchy..
Top module:  \tlul_socket_1n
Used module:     \tlul_err_resp
Used module:     \tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010)
Used module:         \prim_fifo_sync(Width=32'b01000001,Depth=32'b010)
Used module:         \prim_fifo_sync(Width=32'b01101100,Depth=32'b010)
Used module:     \tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011)
Used module:         \prim_fifo_sync(Width=32'b01101110,Depth=32'b010)
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_fifo_sync(Width=32'b01101110,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011).
Optimizing module prim_fifo_sync(Width=32'b01101100,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01000001,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010).
Optimizing module tlul_err_resp.
<suppressed ~11 debug messages>
Optimizing module tlul_socket_1n.
<suppressed ~7 debug messages>

yosys> bmuxmap

3.5. Executing BMUXMAP pass.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Depth=32'b010).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Depth=32'b010).
Deleting now unused module prim_fifo_sync(Width=32'b01101110,Depth=32'b010).
Deleting now unused module tlul_err_resp.
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010).
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011).
<suppressed ~10 debug messages>

yosys> bmuxmap

3.8. Executing BMUXMAP pass.

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~20 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 73 unused cells and 4093 unused wires.
<suppressed ~352 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module tlul_socket_1n...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.15. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$429 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$430 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$2172 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$2174 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$2194 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$2171 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$2173 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3183 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3189 ($aldff) from module tlul_socket_1n.

yosys> opt_clean

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.15.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.16. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.16.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.16.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.16.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> fsm_opt

3.16.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.16.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.16.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.16.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.17. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$429 ($adff) from module tlul_socket_1n (D = $verific$n209$42, Q = \num_req_outstanding).
Adding EN signal on $verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$430 ($adff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [2:0], Q = \dev_select_outstanding).
Adding EN signal on $flatten\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$2172 ($adff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [101:94], Q = \gen_err_resp.err_resp.err_source).
Adding EN signal on $flatten\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$2174 ($adff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [103:102], Q = \gen_err_resp.err_resp.err_size).
Adding EN signal on $flatten\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$2171 ($adff) from module tlul_socket_1n (D = $flatten\gen_err_resp.err_resp.$verific$n45$2134, Q = \gen_err_resp.err_resp.err_req_pending).
Adding EN signal on $flatten\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$2173 ($adff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109:107], Q = \gen_err_resp.err_resp.err_opcode).
Adding EN signal on $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$n58$2589, Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$n91$2595, Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$n58$2679, Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$n91$2685, Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$n58$2589, Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$n91$2595, Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$n58$2679, Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$n91$2685, Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$n58$2589, Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$n91$2595, Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$n58$2679, Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$n91$2685, Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$n58$2589, Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$n91$2595, Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$n58$2679, Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$n91$2685, Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\fifo_h.\rspfifo.$verific$n58$2589, Q = \fifo_h.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\fifo_h.\rspfifo.$verific$n91$2595, Q = \fifo_h.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3183 ($adff) from module tlul_socket_1n (D = $flatten\fifo_h.\reqfifo.$verific$n58$3141, Q = \fifo_h.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3189 ($adff) from module tlul_socket_1n (D = $flatten\fifo_h.\reqfifo.$verific$n91$3147, Q = \fifo_h.reqfifo.gen_normal_fifo.fifo_rptr).

yosys> opt_clean

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 26 unused cells and 26 unused wires.
<suppressed ~27 debug messages>

yosys> opt_expr

3.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

yosys> opt_reduce

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.17.16. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.18. Executing WREDUCE pass (reducing word size of cells).
Removed top 8 bits (of 9) from port B of cell tlul_socket_1n.$verific$sub_14$tlul_socket_1n.sv:122$424 ($sub).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_38$tlul_socket_1n.sv:138$448 ($eq).
Removed top 1 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_51$tlul_socket_1n.sv:138$460 ($eq).
Removed top 1 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_64$tlul_socket_1n.sv:138$472 ($eq).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_98$tlul_socket_1n.sv:169$498 ($eq).
Removed top 1 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_101$tlul_socket_1n.sv:169$501 ($eq).
Removed top 1 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_104$tlul_socket_1n.sv:169$504 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:74$2563 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:74$2563 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:74$2563 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:74$2563 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$3185 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$3178 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:74$3115 ($eq).
Removed top 2 bits (of 3) from wire tlul_socket_1n.tl_u_i[4][d_opcode].

yosys> peepopt

3.19. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.21. Executing BMUXMAP pass.

yosys> demuxmap

3.22. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module tlul_socket_1n:
  creating $macc model for $flatten\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$3178 ($add).
  creating $macc model for $flatten\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$3185 ($add).
  creating $macc model for $flatten\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
  creating $macc model for $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
  creating $macc model for $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
  creating $macc model for $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
  creating $macc model for $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
  creating $macc model for $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
  creating $macc model for $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
  creating $macc model for $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
  creating $macc model for $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $verific$sub_14$tlul_socket_1n.sv:122$424 ($sub).
  creating $alu model for $macc $verific$sub_14$tlul_socket_1n.sv:122$424.
  creating $alu model for $macc $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723.
  creating $alu model for $macc $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716.
  creating $alu model for $macc $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723.
  creating $alu model for $macc $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716.
  creating $alu model for $macc $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723.
  creating $alu model for $macc $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716.
  creating $alu model for $macc $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723.
  creating $alu model for $macc $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716.
  creating $alu model for $macc $flatten\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$3185.
  creating $alu model for $macc $flatten\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$3178.
  creating $alu model for $verific$LessThan_122$tlul_socket_1n.sv:213$1937 ($le): new $alu
  creating $alu cell for $verific$LessThan_122$tlul_socket_1n.sv:213$1937: $auto$alumacc.cc:485:replace_alu$3241
  creating $alu cell for $flatten\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$3178: $auto$alumacc.cc:485:replace_alu$3254
  creating $alu cell for $flatten\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$3185: $auto$alumacc.cc:485:replace_alu$3257
  creating $alu cell for $flatten\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3260
  creating $alu cell for $flatten\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3263
  creating $alu cell for $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716: $auto$alumacc.cc:485:replace_alu$3266
  creating $alu cell for $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723: $auto$alumacc.cc:485:replace_alu$3269
  creating $alu cell for $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3272
  creating $alu cell for $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3275
  creating $alu cell for $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716: $auto$alumacc.cc:485:replace_alu$3278
  creating $alu cell for $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723: $auto$alumacc.cc:485:replace_alu$3281
  creating $alu cell for $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3284
  creating $alu cell for $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3287
  creating $alu cell for $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716: $auto$alumacc.cc:485:replace_alu$3290
  creating $alu cell for $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723: $auto$alumacc.cc:485:replace_alu$3293
  creating $alu cell for $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3296
  creating $alu cell for $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3299
  creating $alu cell for $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716: $auto$alumacc.cc:485:replace_alu$3302
  creating $alu cell for $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723: $auto$alumacc.cc:485:replace_alu$3305
  creating $alu cell for $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3308
  creating $alu cell for $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3311
  creating $alu cell for $verific$sub_14$tlul_socket_1n.sv:122$424: $auto$alumacc.cc:485:replace_alu$3314
  created 22 $alu and 0 $macc cells.

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

yosys> opt_reduce

3.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.29. Executing OPT_SHARE pass.

yosys> opt_dff

3.30. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
MAX OPT ITERATION = 1

yosys> stat

3.33. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:                978
   Number of wire bits:           8196
   Number of public wires:         808
   Number of public wire bits:    7721
   Number of memories:              10
   Number of memory bits:         1734
   Number of processes:              0
   Number of cells:                280
     $adff                           1
     $adffe                         26
     $alu                           22
     $and                           56
     $eq                            32
     $logic_not                      2
     $memrd_v2                      10
     $memwr_v2                      10
     $mux                           57
     $ne                             2
     $not                           56
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1


yosys> memory -nomap

3.34. Executing MEMORY pass.

yosys> opt_mem

3.34.1. Executing OPT_MEM pass (optimize memories).
tlul_socket_1n.fifo_h.rspfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage: removing const-0 lane 0
Performed a total of 9 transformations.

yosys> opt_mem_priority

3.34.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.34.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing tlul_socket_1n.fifo_h.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.fifo_h.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage write port 0.

yosys> memory_bmux2rom

3.34.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.34.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\fifo_h.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\fifo_h.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port address `\fifo_h.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\fifo_h.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.34.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> memory_share

3.34.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.34.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> memory_collect

3.34.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.35. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:                978
   Number of wire bits:           8196
   Number of public wires:         808
   Number of public wire bits:    7721
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                270
     $adff                           1
     $adffe                         26
     $alu                           22
     $and                           56
     $eq                            32
     $logic_not                      2
     $mem_v2                        10
     $mux                           57
     $ne                             2
     $not                           56
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1


yosys> muxpack

3.36. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting tlul_socket_1n.$verific$i81$tlul_socket_1n.sv:158$486 ... tlul_socket_1n.$verific$i90$tlul_socket_1n.sv:158$492 to a pmux with 4 cases.
Converting tlul_socket_1n.$verific$mux_97$tlul_socket_1n.sv:169$497 ... tlul_socket_1n.$verific$mux_106$tlul_socket_1n.sv:169$506 to a pmux with 4 cases.
Converted 8 (p)mux cells into 2 pmux cells.
<suppressed ~56 debug messages>

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

yosys> pmuxtree

3.38. Executing PMUXTREE pass.

yosys> muxpack

3.39. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting tlul_socket_1n.$auto$pmuxtree.cc:65:recursive_mux_generator$3357 ... tlul_socket_1n.$auto$pmuxtree.cc:65:recursive_mux_generator$3359 to a pmux with 2 cases.
Converting tlul_socket_1n.$auto$pmuxtree.cc:65:recursive_mux_generator$3343 ... tlul_socket_1n.$auto$pmuxtree.cc:65:recursive_mux_generator$3345 to a pmux with 2 cases.
Converted 4 (p)mux cells into 2 pmux cells.
<suppressed ~56 debug messages>

yosys> memory_map

3.40. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \fifo_h.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 110.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \fifo_h.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.

yosys> stat

3.41. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               1106
   Number of wire bits:          15173
   Number of public wires:         828
   Number of public wire bits:    9437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                354
     $adff                           1
     $adffe                         26
     $alu                           22
     $and                           76
     $dff                           20
     $eq                            52
     $logic_not                      2
     $mux                           83
     $ne                             2
     $not                           58
     $or                             4
     $pmux                           2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      3


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.42. Executing TECHMAP pass (map to technology primitives).

3.42.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.42.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.42.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$e00d7decf912c444ede09e4fab78590edb66181b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
No more expansions possible.
<suppressed ~1464 debug messages>

yosys> stat

3.43. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               2112
   Number of wire bits:          41389
   Number of public wires:         828
   Number of public wire bits:    9437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7459
     $_AND_                        325
     $_DFFE_PN0P_                   65
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                      1
     $_DFF_P_                     1716
     $_MUX_                       4765
     $_NOT_                        164
     $_OR_                         195
     $_XOR_                        227


yosys> opt_expr

3.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~608 debug messages>

yosys> opt_merge -nomux

3.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
<suppressed ~246 debug messages>
Removed a total of 82 cells.

yosys> opt_muxtree

3.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.49. Executing OPT_SHARE pass.

yosys> opt_dff

3.50. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 46 unused cells and 1076 unused wires.
<suppressed ~57 debug messages>

yosys> opt_expr

3.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_muxtree

3.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.56. Executing OPT_SHARE pass.

yosys> opt_dff

3.57. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$9999 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [43], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [42]).
Adding EN signal on $auto$ff.cc:262:slice$9998 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [42], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [41]).
Adding EN signal on $auto$ff.cc:262:slice$9997 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [41], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [40]).
Adding EN signal on $auto$ff.cc:262:slice$9996 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [40], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [39]).
Adding EN signal on $auto$ff.cc:262:slice$9995 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [39], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [38]).
Adding EN signal on $auto$ff.cc:262:slice$9994 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [38], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [37]).
Adding EN signal on $auto$ff.cc:262:slice$9993 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [37], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [36]).
Adding EN signal on $auto$ff.cc:262:slice$9992 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [36], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [35]).
Adding EN signal on $auto$ff.cc:262:slice$9991 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [35], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [34]).
Adding EN signal on $auto$ff.cc:262:slice$9990 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [34], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [33]).
Adding EN signal on $auto$ff.cc:262:slice$9989 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [33], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [32]).
Adding EN signal on $auto$ff.cc:262:slice$9988 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [32], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [31]).
Adding EN signal on $auto$ff.cc:262:slice$9987 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [31], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [30]).
Adding EN signal on $auto$ff.cc:262:slice$9986 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [30], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [29]).
Adding EN signal on $auto$ff.cc:262:slice$9985 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [29], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [28]).
Adding EN signal on $auto$ff.cc:262:slice$9984 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [28], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [27]).
Adding EN signal on $auto$ff.cc:262:slice$9983 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [27], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [26]).
Adding EN signal on $auto$ff.cc:262:slice$9982 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [26], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [25]).
Adding EN signal on $auto$ff.cc:262:slice$9981 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [25], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [24]).
Adding EN signal on $auto$ff.cc:262:slice$9980 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [24], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [23]).
Adding EN signal on $auto$ff.cc:262:slice$9979 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [23], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [22]).
Adding EN signal on $auto$ff.cc:262:slice$9978 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [22], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [21]).
Adding EN signal on $auto$ff.cc:262:slice$9977 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [21], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [20]).
Adding EN signal on $auto$ff.cc:262:slice$9976 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [20], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [19]).
Adding EN signal on $auto$ff.cc:262:slice$9975 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [19], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [18]).
Adding EN signal on $auto$ff.cc:262:slice$9974 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [18], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [17]).
Adding EN signal on $auto$ff.cc:262:slice$9973 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [17], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [16]).
Adding EN signal on $auto$ff.cc:262:slice$9972 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [16], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [15]).
Adding EN signal on $auto$ff.cc:262:slice$9971 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.rsp_intg [6], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [14]).
Adding EN signal on $auto$ff.cc:262:slice$9970 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.rsp_intg [5], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [13]).
Adding EN signal on $auto$ff.cc:262:slice$9969 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.rsp_intg [4], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [12]).
Adding EN signal on $auto$ff.cc:262:slice$9968 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.rsp_intg [3], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [11]).
Adding EN signal on $auto$ff.cc:262:slice$9967 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.rsp_intg [2], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [10]).
Adding EN signal on $auto$ff.cc:262:slice$9966 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.rsp_intg [1], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [9]).
Adding EN signal on $auto$ff.cc:262:slice$9965 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.rsp_intg [0], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [8]).
Adding EN signal on $auto$ff.cc:262:slice$9964 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.data_intg [6], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$9963 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.data_intg [5], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$9962 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.data_intg [4], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$9961 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.data_intg [3], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$9960 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.data_intg [2], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$9959 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.data_intg [1], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$9958 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.data_intg [0], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$9957 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_error, Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$9619 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [106]).
Adding EN signal on $auto$ff.cc:262:slice$9618 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [108], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [105]).
Adding EN signal on $auto$ff.cc:262:slice$9617 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [107], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [104]).
Adding EN signal on $auto$ff.cc:262:slice$9616 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [106], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [103]).
Adding EN signal on $auto$ff.cc:262:slice$9615 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [105], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [102]).
Adding EN signal on $auto$ff.cc:262:slice$9614 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [104], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [101]).
Adding EN signal on $auto$ff.cc:262:slice$9613 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [103], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [100]).
Adding EN signal on $auto$ff.cc:262:slice$9612 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [102], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [99]).
Adding EN signal on $auto$ff.cc:262:slice$9611 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [101], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [98]).
Adding EN signal on $auto$ff.cc:262:slice$9610 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [100], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [97]).
Adding EN signal on $auto$ff.cc:262:slice$9609 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [99], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [96]).
Adding EN signal on $auto$ff.cc:262:slice$9608 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [98], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [95]).
Adding EN signal on $auto$ff.cc:262:slice$9607 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [97], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [94]).
Adding EN signal on $auto$ff.cc:262:slice$9606 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [96], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [93]).
Adding EN signal on $auto$ff.cc:262:slice$9605 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [95], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [92]).
Adding EN signal on $auto$ff.cc:262:slice$9604 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [94], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [91]).
Adding EN signal on $auto$ff.cc:262:slice$9603 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [93], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [90]).
Adding EN signal on $auto$ff.cc:262:slice$9602 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [92], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [89]).
Adding EN signal on $auto$ff.cc:262:slice$9601 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [91], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [88]).
Adding EN signal on $auto$ff.cc:262:slice$9600 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [90], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [87]).
Adding EN signal on $auto$ff.cc:262:slice$9599 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [89], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [86]).
Adding EN signal on $auto$ff.cc:262:slice$9598 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [88], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [85]).
Adding EN signal on $auto$ff.cc:262:slice$9597 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [87], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [84]).
Adding EN signal on $auto$ff.cc:262:slice$9596 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [86], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [83]).
Adding EN signal on $auto$ff.cc:262:slice$9595 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [85], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [82]).
Adding EN signal on $auto$ff.cc:262:slice$9594 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [84], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [81]).
Adding EN signal on $auto$ff.cc:262:slice$9593 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [83], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [80]).
Adding EN signal on $auto$ff.cc:262:slice$9592 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [82], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [79]).
Adding EN signal on $auto$ff.cc:262:slice$9591 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [81], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [78]).
Adding EN signal on $auto$ff.cc:262:slice$9590 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [80], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [77]).
Adding EN signal on $auto$ff.cc:262:slice$9589 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [79], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [76]).
Adding EN signal on $auto$ff.cc:262:slice$9588 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [78], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [75]).
Adding EN signal on $auto$ff.cc:262:slice$9587 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [77], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [74]).
Adding EN signal on $auto$ff.cc:262:slice$9586 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [76], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [73]).
Adding EN signal on $auto$ff.cc:262:slice$9585 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [75], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [72]).
Adding EN signal on $auto$ff.cc:262:slice$9584 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [74], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [71]).
Adding EN signal on $auto$ff.cc:262:slice$9583 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [73], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [70]).
Adding EN signal on $auto$ff.cc:262:slice$9582 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [72], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [69]).
Adding EN signal on $auto$ff.cc:262:slice$9581 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [71], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [68]).
Adding EN signal on $auto$ff.cc:262:slice$9580 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [70], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [67]).
Adding EN signal on $auto$ff.cc:262:slice$9579 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [69], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [66]).
Adding EN signal on $auto$ff.cc:262:slice$9578 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [68], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [65]).
Adding EN signal on $auto$ff.cc:262:slice$9577 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [67], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [64]).
Adding EN signal on $auto$ff.cc:262:slice$9576 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [66], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [63]).
Adding EN signal on $auto$ff.cc:262:slice$9575 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [65], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [62]).
Adding EN signal on $auto$ff.cc:262:slice$9574 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [64], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [61]).
Adding EN signal on $auto$ff.cc:262:slice$9573 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [63], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [60]).
Adding EN signal on $auto$ff.cc:262:slice$9572 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [62], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [59]).
Adding EN signal on $auto$ff.cc:262:slice$9571 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [61], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [58]).
Adding EN signal on $auto$ff.cc:262:slice$9570 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [60], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [57]).
Adding EN signal on $auto$ff.cc:262:slice$9569 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [59], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [56]).
Adding EN signal on $auto$ff.cc:262:slice$9568 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [58], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [55]).
Adding EN signal on $auto$ff.cc:262:slice$9567 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [57], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [54]).
Adding EN signal on $auto$ff.cc:262:slice$9566 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [56], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [53]).
Adding EN signal on $auto$ff.cc:262:slice$9565 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [55], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [52]).
Adding EN signal on $auto$ff.cc:262:slice$9564 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [54], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [51]).
Adding EN signal on $auto$ff.cc:262:slice$9563 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [53], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [50]).
Adding EN signal on $auto$ff.cc:262:slice$9562 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [52], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [49]).
Adding EN signal on $auto$ff.cc:262:slice$9561 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [51], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [48]).
Adding EN signal on $auto$ff.cc:262:slice$9560 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [50], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [47]).
Adding EN signal on $auto$ff.cc:262:slice$9559 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [49], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [46]).
Adding EN signal on $auto$ff.cc:262:slice$9558 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [48], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [45]).
Adding EN signal on $auto$ff.cc:262:slice$9557 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [47], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [44]).
Adding EN signal on $auto$ff.cc:262:slice$9556 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [46], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [43]).
Adding EN signal on $auto$ff.cc:262:slice$9555 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [45], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [42]).
Adding EN signal on $auto$ff.cc:262:slice$9554 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [44], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [41]).
Adding EN signal on $auto$ff.cc:262:slice$9553 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [43], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [40]).
Adding EN signal on $auto$ff.cc:262:slice$9552 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [42], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [39]).
Adding EN signal on $auto$ff.cc:262:slice$9551 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [41], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [38]).
Adding EN signal on $auto$ff.cc:262:slice$9550 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [40], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [37]).
Adding EN signal on $auto$ff.cc:262:slice$9549 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [39], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [36]).
Adding EN signal on $auto$ff.cc:262:slice$9548 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [38], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [35]).
Adding EN signal on $auto$ff.cc:262:slice$9547 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [37], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [34]).
Adding EN signal on $auto$ff.cc:262:slice$9546 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [36], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [33]).
Adding EN signal on $auto$ff.cc:262:slice$9545 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [35], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [32]).
Adding EN signal on $auto$ff.cc:262:slice$9544 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [34], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [31]).
Adding EN signal on $auto$ff.cc:262:slice$9543 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [33], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [30]).
Adding EN signal on $auto$ff.cc:262:slice$9542 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [32], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [29]).
Adding EN signal on $auto$ff.cc:262:slice$9541 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [31], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [28]).
Adding EN signal on $auto$ff.cc:262:slice$9540 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [30], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [27]).
Adding EN signal on $auto$ff.cc:262:slice$9539 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [29], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [26]).
Adding EN signal on $auto$ff.cc:262:slice$9538 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [28], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [25]).
Adding EN signal on $auto$ff.cc:262:slice$9537 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [27], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [24]).
Adding EN signal on $auto$ff.cc:262:slice$9536 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [26], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [23]).
Adding EN signal on $auto$ff.cc:262:slice$9535 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [25], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [22]).
Adding EN signal on $auto$ff.cc:262:slice$9534 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [24], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [21]).
Adding EN signal on $auto$ff.cc:262:slice$9533 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [23], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [20]).
Adding EN signal on $auto$ff.cc:262:slice$9532 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [22], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [19]).
Adding EN signal on $auto$ff.cc:262:slice$9531 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [21], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [18]).
Adding EN signal on $auto$ff.cc:262:slice$9530 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [20], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [17]).
Adding EN signal on $auto$ff.cc:262:slice$9529 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [19], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [16]).
Adding EN signal on $auto$ff.cc:262:slice$9528 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [18], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [15]).
Adding EN signal on $auto$ff.cc:262:slice$9527 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [17], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [14]).
Adding EN signal on $auto$ff.cc:262:slice$9526 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [16], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [13]).
Adding EN signal on $auto$ff.cc:262:slice$9525 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [15], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [12]).
Adding EN signal on $auto$ff.cc:262:slice$9524 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [14], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [11]).
Adding EN signal on $auto$ff.cc:262:slice$9523 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [13], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [10]).
Adding EN signal on $auto$ff.cc:262:slice$9522 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [12], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [9]).
Adding EN signal on $auto$ff.cc:262:slice$9521 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [11], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [8]).
Adding EN signal on $auto$ff.cc:262:slice$9520 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [10], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$9519 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [9], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$9518 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [8], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$9517 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [7], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$9516 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [6], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$9515 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [5], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$9514 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [4], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$9513 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [3], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$9512 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [106]).
Adding EN signal on $auto$ff.cc:262:slice$9511 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [108], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [105]).
Adding EN signal on $auto$ff.cc:262:slice$9510 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [107], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [104]).
Adding EN signal on $auto$ff.cc:262:slice$9509 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [106], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [103]).
Adding EN signal on $auto$ff.cc:262:slice$9508 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [105], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [102]).
Adding EN signal on $auto$ff.cc:262:slice$9507 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [104], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [101]).
Adding EN signal on $auto$ff.cc:262:slice$9506 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [103], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [100]).
Adding EN signal on $auto$ff.cc:262:slice$9505 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [102], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [99]).
Adding EN signal on $auto$ff.cc:262:slice$9504 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [101], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [98]).
Adding EN signal on $auto$ff.cc:262:slice$9503 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [100], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [97]).
Adding EN signal on $auto$ff.cc:262:slice$9502 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [99], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [96]).
Adding EN signal on $auto$ff.cc:262:slice$9501 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [98], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [95]).
Adding EN signal on $auto$ff.cc:262:slice$9500 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [97], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [94]).
Adding EN signal on $auto$ff.cc:262:slice$9499 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [96], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [93]).
Adding EN signal on $auto$ff.cc:262:slice$9498 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [95], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [92]).
Adding EN signal on $auto$ff.cc:262:slice$9497 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [94], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [91]).
Adding EN signal on $auto$ff.cc:262:slice$9496 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [93], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [90]).
Adding EN signal on $auto$ff.cc:262:slice$9495 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [92], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [89]).
Adding EN signal on $auto$ff.cc:262:slice$9494 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [91], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [88]).
Adding EN signal on $auto$ff.cc:262:slice$9493 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [90], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [87]).
Adding EN signal on $auto$ff.cc:262:slice$9492 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [89], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [86]).
Adding EN signal on $auto$ff.cc:262:slice$9491 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [88], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [85]).
Adding EN signal on $auto$ff.cc:262:slice$9490 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [87], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [84]).
Adding EN signal on $auto$ff.cc:262:slice$9489 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [86], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [83]).
Adding EN signal on $auto$ff.cc:262:slice$9488 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [85], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [82]).
Adding EN signal on $auto$ff.cc:262:slice$9487 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [84], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [81]).
Adding EN signal on $auto$ff.cc:262:slice$9486 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [83], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [80]).
Adding EN signal on $auto$ff.cc:262:slice$9485 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [82], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [79]).
Adding EN signal on $auto$ff.cc:262:slice$9484 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [81], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [78]).
Adding EN signal on $auto$ff.cc:262:slice$9483 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [80], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [77]).
Adding EN signal on $auto$ff.cc:262:slice$9482 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [79], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [76]).
Adding EN signal on $auto$ff.cc:262:slice$9481 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [78], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [75]).
Adding EN signal on $auto$ff.cc:262:slice$9480 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [77], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [74]).
Adding EN signal on $auto$ff.cc:262:slice$9479 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [76], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [73]).
Adding EN signal on $auto$ff.cc:262:slice$9478 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [75], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [72]).
Adding EN signal on $auto$ff.cc:262:slice$9477 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [74], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [71]).
Adding EN signal on $auto$ff.cc:262:slice$9476 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [73], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [70]).
Adding EN signal on $auto$ff.cc:262:slice$9475 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [72], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [69]).
Adding EN signal on $auto$ff.cc:262:slice$9474 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [71], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [68]).
Adding EN signal on $auto$ff.cc:262:slice$9473 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [70], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [67]).
Adding EN signal on $auto$ff.cc:262:slice$9472 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [69], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [66]).
Adding EN signal on $auto$ff.cc:262:slice$9471 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [68], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [65]).
Adding EN signal on $auto$ff.cc:262:slice$9470 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [67], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [64]).
Adding EN signal on $auto$ff.cc:262:slice$9469 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [66], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [63]).
Adding EN signal on $auto$ff.cc:262:slice$9468 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [65], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [62]).
Adding EN signal on $auto$ff.cc:262:slice$9467 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [64], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [61]).
Adding EN signal on $auto$ff.cc:262:slice$9466 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [63], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [60]).
Adding EN signal on $auto$ff.cc:262:slice$9465 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [62], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [59]).
Adding EN signal on $auto$ff.cc:262:slice$9464 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [61], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [58]).
Adding EN signal on $auto$ff.cc:262:slice$9463 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [60], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [57]).
Adding EN signal on $auto$ff.cc:262:slice$9462 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [59], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [56]).
Adding EN signal on $auto$ff.cc:262:slice$9461 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [58], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [55]).
Adding EN signal on $auto$ff.cc:262:slice$9460 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [57], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [54]).
Adding EN signal on $auto$ff.cc:262:slice$9459 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [56], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [53]).
Adding EN signal on $auto$ff.cc:262:slice$9458 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [55], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [52]).
Adding EN signal on $auto$ff.cc:262:slice$9457 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [54], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [51]).
Adding EN signal on $auto$ff.cc:262:slice$9456 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [53], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [50]).
Adding EN signal on $auto$ff.cc:262:slice$9455 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [52], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [49]).
Adding EN signal on $auto$ff.cc:262:slice$9454 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [51], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [48]).
Adding EN signal on $auto$ff.cc:262:slice$9453 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [50], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [47]).
Adding EN signal on $auto$ff.cc:262:slice$9452 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [49], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [46]).
Adding EN signal on $auto$ff.cc:262:slice$9451 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [48], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [45]).
Adding EN signal on $auto$ff.cc:262:slice$9450 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [47], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [44]).
Adding EN signal on $auto$ff.cc:262:slice$9449 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [46], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [43]).
Adding EN signal on $auto$ff.cc:262:slice$9448 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [45], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [42]).
Adding EN signal on $auto$ff.cc:262:slice$9447 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [44], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [41]).
Adding EN signal on $auto$ff.cc:262:slice$9446 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [43], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [40]).
Adding EN signal on $auto$ff.cc:262:slice$9445 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [42], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [39]).
Adding EN signal on $auto$ff.cc:262:slice$9444 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [41], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [38]).
Adding EN signal on $auto$ff.cc:262:slice$9443 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [40], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [37]).
Adding EN signal on $auto$ff.cc:262:slice$9442 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [39], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [36]).
Adding EN signal on $auto$ff.cc:262:slice$9441 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [38], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [35]).
Adding EN signal on $auto$ff.cc:262:slice$9440 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [37], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [34]).
Adding EN signal on $auto$ff.cc:262:slice$9439 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [36], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [33]).
Adding EN signal on $auto$ff.cc:262:slice$9438 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [35], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [32]).
Adding EN signal on $auto$ff.cc:262:slice$9437 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [34], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [31]).
Adding EN signal on $auto$ff.cc:262:slice$9436 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [33], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [30]).
Adding EN signal on $auto$ff.cc:262:slice$9435 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [32], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [29]).
Adding EN signal on $auto$ff.cc:262:slice$9434 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [31], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [28]).
Adding EN signal on $auto$ff.cc:262:slice$9433 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [30], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [27]).
Adding EN signal on $auto$ff.cc:262:slice$9432 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [29], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [26]).
Adding EN signal on $auto$ff.cc:262:slice$9431 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [28], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [25]).
Adding EN signal on $auto$ff.cc:262:slice$9430 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [27], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [24]).
Adding EN signal on $auto$ff.cc:262:slice$9429 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [26], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [23]).
Adding EN signal on $auto$ff.cc:262:slice$9428 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [25], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [22]).
Adding EN signal on $auto$ff.cc:262:slice$9427 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [24], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [21]).
Adding EN signal on $auto$ff.cc:262:slice$9426 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [23], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [20]).
Adding EN signal on $auto$ff.cc:262:slice$9425 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [22], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [19]).
Adding EN signal on $auto$ff.cc:262:slice$9424 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [21], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [18]).
Adding EN signal on $auto$ff.cc:262:slice$9423 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [20], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [17]).
Adding EN signal on $auto$ff.cc:262:slice$9422 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [19], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [16]).
Adding EN signal on $auto$ff.cc:262:slice$9421 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [18], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [15]).
Adding EN signal on $auto$ff.cc:262:slice$9420 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [17], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [14]).
Adding EN signal on $auto$ff.cc:262:slice$9419 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [16], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [13]).
Adding EN signal on $auto$ff.cc:262:slice$9418 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [15], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [12]).
Adding EN signal on $auto$ff.cc:262:slice$9417 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [14], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [11]).
Adding EN signal on $auto$ff.cc:262:slice$9416 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [13], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [10]).
Adding EN signal on $auto$ff.cc:262:slice$9415 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [12], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [9]).
Adding EN signal on $auto$ff.cc:262:slice$9414 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [11], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [8]).
Adding EN signal on $auto$ff.cc:262:slice$9413 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [10], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$9412 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [9], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$9411 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [8], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$9410 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [7], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$9409 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [6], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$9408 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [5], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$9407 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [4], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$9406 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [3], Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$9197 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_opcode [2], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [63]).
Adding EN signal on $auto$ff.cc:262:slice$9196 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_opcode [1], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [62]).
Adding EN signal on $auto$ff.cc:262:slice$9195 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_opcode [0], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [61]).
Adding EN signal on $auto$ff.cc:262:slice$9194 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_param [2], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [60]).
Adding EN signal on $auto$ff.cc:262:slice$9193 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_param [1], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [59]).
Adding EN signal on $auto$ff.cc:262:slice$9192 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_param [0], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [58]).
Adding EN signal on $auto$ff.cc:262:slice$9191 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_size [1], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [57]).
Adding EN signal on $auto$ff.cc:262:slice$9190 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_size [0], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [56]).
Adding EN signal on $auto$ff.cc:262:slice$9189 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_source [7], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [55]).
Adding EN signal on $auto$ff.cc:262:slice$9188 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_source [6], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [54]).
Adding EN signal on $auto$ff.cc:262:slice$9187 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_source [5], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [53]).
Adding EN signal on $auto$ff.cc:262:slice$9186 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_source [4], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [52]).
Adding EN signal on $auto$ff.cc:262:slice$9185 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_source [3], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [51]).
Adding EN signal on $auto$ff.cc:262:slice$9184 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_source [2], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [50]).
Adding EN signal on $auto$ff.cc:262:slice$9183 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_source [1], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [49]).
Adding EN signal on $auto$ff.cc:262:slice$9182 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_source [0], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [48]).
Adding EN signal on $auto$ff.cc:262:slice$9181 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_sink, Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [47]).
Adding EN signal on $auto$ff.cc:262:slice$9180 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [47], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [46]).
Adding EN signal on $auto$ff.cc:262:slice$9179 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [46], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [45]).
Adding EN signal on $auto$ff.cc:262:slice$9178 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [45], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [44]).
Adding EN signal on $auto$ff.cc:262:slice$9177 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [44], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [43]).
Adding EN signal on $auto$ff.cc:262:slice$9176 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [43], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [42]).
Adding EN signal on $auto$ff.cc:262:slice$9175 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [42], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [41]).
Adding EN signal on $auto$ff.cc:262:slice$9174 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [41], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [40]).
Adding EN signal on $auto$ff.cc:262:slice$9173 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [40], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [39]).
Adding EN signal on $auto$ff.cc:262:slice$9172 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [39], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [38]).
Adding EN signal on $auto$ff.cc:262:slice$9171 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [38], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [37]).
Adding EN signal on $auto$ff.cc:262:slice$9170 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [37], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [36]).
Adding EN signal on $auto$ff.cc:262:slice$9169 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [36], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [35]).
Adding EN signal on $auto$ff.cc:262:slice$9168 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [35], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [34]).
Adding EN signal on $auto$ff.cc:262:slice$9167 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [34], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [33]).
Adding EN signal on $auto$ff.cc:262:slice$9166 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [33], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [32]).
Adding EN signal on $auto$ff.cc:262:slice$9165 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [32], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [31]).
Adding EN signal on $auto$ff.cc:262:slice$9164 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [31], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [30]).
Adding EN signal on $auto$ff.cc:262:slice$9163 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [30], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [29]).
Adding EN signal on $auto$ff.cc:262:slice$9162 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [29], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [28]).
Adding EN signal on $auto$ff.cc:262:slice$9161 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [28], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [27]).
Adding EN signal on $auto$ff.cc:262:slice$9160 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [27], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [26]).
Adding EN signal on $auto$ff.cc:262:slice$9159 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [26], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [25]).
Adding EN signal on $auto$ff.cc:262:slice$9158 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [25], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [24]).
Adding EN signal on $auto$ff.cc:262:slice$9157 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [24], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [23]).
Adding EN signal on $auto$ff.cc:262:slice$9156 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [23], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [22]).
Adding EN signal on $auto$ff.cc:262:slice$9155 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [22], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [21]).
Adding EN signal on $auto$ff.cc:262:slice$9154 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [21], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [20]).
Adding EN signal on $auto$ff.cc:262:slice$9153 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [20], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [19]).
Adding EN signal on $auto$ff.cc:262:slice$9152 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [19], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [18]).
Adding EN signal on $auto$ff.cc:262:slice$9151 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [18], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [17]).
Adding EN signal on $auto$ff.cc:262:slice$9150 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [17], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [16]).
Adding EN signal on $auto$ff.cc:262:slice$9149 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [16], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [15]).
Adding EN signal on $auto$ff.cc:262:slice$9148 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.rsp_intg [6], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [14]).
Adding EN signal on $auto$ff.cc:262:slice$9147 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.rsp_intg [5], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [13]).
Adding EN signal on $auto$ff.cc:262:slice$9146 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.rsp_intg [4], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [12]).
Adding EN signal on $auto$ff.cc:262:slice$9145 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.rsp_intg [3], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [11]).
Adding EN signal on $auto$ff.cc:262:slice$9144 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.rsp_intg [2], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [10]).
Adding EN signal on $auto$ff.cc:262:slice$9143 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.rsp_intg [1], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [9]).
Adding EN signal on $auto$ff.cc:262:slice$9142 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.rsp_intg [0], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [8]).
Adding EN signal on $auto$ff.cc:262:slice$9141 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.data_intg [6], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$9140 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.data_intg [5], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$9139 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.data_intg [4], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$9138 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.data_intg [3], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$9137 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.data_intg [2], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$9136 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.data_intg [1], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$9135 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.data_intg [0], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$9134 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_error, Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$9133 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_opcode [2], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [63]).
Adding EN signal on $auto$ff.cc:262:slice$9132 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_opcode [1], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [62]).
Adding EN signal on $auto$ff.cc:262:slice$9131 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_opcode [0], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [61]).
Adding EN signal on $auto$ff.cc:262:slice$9130 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_param [2], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [60]).
Adding EN signal on $auto$ff.cc:262:slice$9129 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_param [1], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [59]).
Adding EN signal on $auto$ff.cc:262:slice$9128 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_param [0], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [58]).
Adding EN signal on $auto$ff.cc:262:slice$9127 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_size [1], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [57]).
Adding EN signal on $auto$ff.cc:262:slice$9126 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_size [0], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [56]).
Adding EN signal on $auto$ff.cc:262:slice$9125 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_source [7], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [55]).
Adding EN signal on $auto$ff.cc:262:slice$9124 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_source [6], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [54]).
Adding EN signal on $auto$ff.cc:262:slice$9123 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_source [5], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [53]).
Adding EN signal on $auto$ff.cc:262:slice$9122 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_source [4], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [52]).
Adding EN signal on $auto$ff.cc:262:slice$9121 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_source [3], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [51]).
Adding EN signal on $auto$ff.cc:262:slice$9120 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_source [2], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [50]).
Adding EN signal on $auto$ff.cc:262:slice$9119 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_source [1], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [49]).
Adding EN signal on $auto$ff.cc:262:slice$9118 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_source [0], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [48]).
Adding EN signal on $auto$ff.cc:262:slice$9117 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_sink, Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [47]).
Adding EN signal on $auto$ff.cc:262:slice$9116 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [47], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [46]).
Adding EN signal on $auto$ff.cc:262:slice$9115 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [46], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [45]).
Adding EN signal on $auto$ff.cc:262:slice$9114 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [45], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [44]).
Adding EN signal on $auto$ff.cc:262:slice$9113 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [44], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [43]).
Adding EN signal on $auto$ff.cc:262:slice$9112 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [43], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [42]).
Adding EN signal on $auto$ff.cc:262:slice$9111 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [42], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [41]).
Adding EN signal on $auto$ff.cc:262:slice$9110 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [41], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [40]).
Adding EN signal on $auto$ff.cc:262:slice$9109 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [40], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [39]).
Adding EN signal on $auto$ff.cc:262:slice$9108 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [39], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [38]).
Adding EN signal on $auto$ff.cc:262:slice$9107 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [38], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [37]).
Adding EN signal on $auto$ff.cc:262:slice$9106 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [37], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [36]).
Adding EN signal on $auto$ff.cc:262:slice$9105 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [36], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [35]).
Adding EN signal on $auto$ff.cc:262:slice$9104 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [35], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [34]).
Adding EN signal on $auto$ff.cc:262:slice$9103 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [34], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [33]).
Adding EN signal on $auto$ff.cc:262:slice$9102 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [33], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [32]).
Adding EN signal on $auto$ff.cc:262:slice$9101 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [32], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [31]).
Adding EN signal on $auto$ff.cc:262:slice$9100 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [31], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [30]).
Adding EN signal on $auto$ff.cc:262:slice$9099 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [30], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [29]).
Adding EN signal on $auto$ff.cc:262:slice$9098 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [29], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [28]).
Adding EN signal on $auto$ff.cc:262:slice$9097 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [28], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [27]).
Adding EN signal on $auto$ff.cc:262:slice$9096 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [27], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [26]).
Adding EN signal on $auto$ff.cc:262:slice$9095 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [26], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [25]).
Adding EN signal on $auto$ff.cc:262:slice$9094 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [25], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [24]).
Adding EN signal on $auto$ff.cc:262:slice$9093 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [24], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [23]).
Adding EN signal on $auto$ff.cc:262:slice$9092 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [23], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [22]).
Adding EN signal on $auto$ff.cc:262:slice$9091 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [22], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [21]).
Adding EN signal on $auto$ff.cc:262:slice$9090 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [21], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [20]).
Adding EN signal on $auto$ff.cc:262:slice$9089 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [20], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [19]).
Adding EN signal on $auto$ff.cc:262:slice$9088 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [19], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [18]).
Adding EN signal on $auto$ff.cc:262:slice$9087 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [18], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [17]).
Adding EN signal on $auto$ff.cc:262:slice$9086 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [17], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [16]).
Adding EN signal on $auto$ff.cc:262:slice$9085 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[2].fifo_d.rspfifo.wdata [16], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [15]).
Adding EN signal on $auto$ff.cc:262:slice$9084 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.rsp_intg [6], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [14]).
Adding EN signal on $auto$ff.cc:262:slice$9083 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.rsp_intg [5], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [13]).
Adding EN signal on $auto$ff.cc:262:slice$9082 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.rsp_intg [4], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [12]).
Adding EN signal on $auto$ff.cc:262:slice$9081 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.rsp_intg [3], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [11]).
Adding EN signal on $auto$ff.cc:262:slice$9080 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.rsp_intg [2], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [10]).
Adding EN signal on $auto$ff.cc:262:slice$9079 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.rsp_intg [1], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [9]).
Adding EN signal on $auto$ff.cc:262:slice$9078 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.rsp_intg [0], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [8]).
Adding EN signal on $auto$ff.cc:262:slice$9077 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.data_intg [6], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$9076 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.data_intg [5], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$9075 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.data_intg [4], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$9074 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.data_intg [3], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$9073 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.data_intg [2], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$9072 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.data_intg [1], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$9071 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_user.data_intg [0], Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$9070 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[2].d_error, Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$8732 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [106]).
Adding EN signal on $auto$ff.cc:262:slice$8731 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [108], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [105]).
Adding EN signal on $auto$ff.cc:262:slice$8730 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [107], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [104]).
Adding EN signal on $auto$ff.cc:262:slice$8729 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [106], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [103]).
Adding EN signal on $auto$ff.cc:262:slice$8728 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [105], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [102]).
Adding EN signal on $auto$ff.cc:262:slice$8727 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [104], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [101]).
Adding EN signal on $auto$ff.cc:262:slice$8726 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [103], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [100]).
Adding EN signal on $auto$ff.cc:262:slice$8725 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [102], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [99]).
Adding EN signal on $auto$ff.cc:262:slice$8724 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [101], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [98]).
Adding EN signal on $auto$ff.cc:262:slice$8723 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [100], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [97]).
Adding EN signal on $auto$ff.cc:262:slice$8722 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [99], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [96]).
Adding EN signal on $auto$ff.cc:262:slice$8721 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [98], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [95]).
Adding EN signal on $auto$ff.cc:262:slice$8720 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [97], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [94]).
Adding EN signal on $auto$ff.cc:262:slice$8719 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [96], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [93]).
Adding EN signal on $auto$ff.cc:262:slice$8718 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [95], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [92]).
Adding EN signal on $auto$ff.cc:262:slice$8717 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [94], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [91]).
Adding EN signal on $auto$ff.cc:262:slice$8716 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [93], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [90]).
Adding EN signal on $auto$ff.cc:262:slice$8715 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [92], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [89]).
Adding EN signal on $auto$ff.cc:262:slice$8714 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [91], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [88]).
Adding EN signal on $auto$ff.cc:262:slice$8713 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [90], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [87]).
Adding EN signal on $auto$ff.cc:262:slice$8712 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [89], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [86]).
Adding EN signal on $auto$ff.cc:262:slice$8711 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [88], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [85]).
Adding EN signal on $auto$ff.cc:262:slice$8710 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [87], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [84]).
Adding EN signal on $auto$ff.cc:262:slice$8709 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [86], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [83]).
Adding EN signal on $auto$ff.cc:262:slice$8708 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [85], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [82]).
Adding EN signal on $auto$ff.cc:262:slice$8707 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [84], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [81]).
Adding EN signal on $auto$ff.cc:262:slice$8706 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [83], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [80]).
Adding EN signal on $auto$ff.cc:262:slice$8705 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [82], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [79]).
Adding EN signal on $auto$ff.cc:262:slice$8704 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [81], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [78]).
Adding EN signal on $auto$ff.cc:262:slice$8703 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [80], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [77]).
Adding EN signal on $auto$ff.cc:262:slice$8702 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [79], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [76]).
Adding EN signal on $auto$ff.cc:262:slice$8701 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [78], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [75]).
Adding EN signal on $auto$ff.cc:262:slice$8700 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [77], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [74]).
Adding EN signal on $auto$ff.cc:262:slice$8699 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [76], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [73]).
Adding EN signal on $auto$ff.cc:262:slice$8698 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [75], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [72]).
Adding EN signal on $auto$ff.cc:262:slice$8697 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [74], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [71]).
Adding EN signal on $auto$ff.cc:262:slice$8696 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [73], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [70]).
Adding EN signal on $auto$ff.cc:262:slice$8695 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [72], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [69]).
Adding EN signal on $auto$ff.cc:262:slice$8694 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [71], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [68]).
Adding EN signal on $auto$ff.cc:262:slice$8693 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [70], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [67]).
Adding EN signal on $auto$ff.cc:262:slice$8692 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [69], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [66]).
Adding EN signal on $auto$ff.cc:262:slice$8691 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [68], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [65]).
Adding EN signal on $auto$ff.cc:262:slice$8690 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [67], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [64]).
Adding EN signal on $auto$ff.cc:262:slice$8689 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [66], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [63]).
Adding EN signal on $auto$ff.cc:262:slice$8688 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [65], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [62]).
Adding EN signal on $auto$ff.cc:262:slice$8687 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [64], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [61]).
Adding EN signal on $auto$ff.cc:262:slice$8686 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [63], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [60]).
Adding EN signal on $auto$ff.cc:262:slice$8685 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [62], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [59]).
Adding EN signal on $auto$ff.cc:262:slice$8684 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [61], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [58]).
Adding EN signal on $auto$ff.cc:262:slice$8683 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [60], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [57]).
Adding EN signal on $auto$ff.cc:262:slice$8682 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [59], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [56]).
Adding EN signal on $auto$ff.cc:262:slice$8681 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [58], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [55]).
Adding EN signal on $auto$ff.cc:262:slice$8680 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [57], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [54]).
Adding EN signal on $auto$ff.cc:262:slice$8679 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [56], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [53]).
Adding EN signal on $auto$ff.cc:262:slice$8678 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [55], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [52]).
Adding EN signal on $auto$ff.cc:262:slice$8677 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [54], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [51]).
Adding EN signal on $auto$ff.cc:262:slice$8676 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [53], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [50]).
Adding EN signal on $auto$ff.cc:262:slice$8675 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [52], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [49]).
Adding EN signal on $auto$ff.cc:262:slice$8674 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [51], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [48]).
Adding EN signal on $auto$ff.cc:262:slice$8673 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [50], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [47]).
Adding EN signal on $auto$ff.cc:262:slice$8672 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [49], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [46]).
Adding EN signal on $auto$ff.cc:262:slice$8671 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [48], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [45]).
Adding EN signal on $auto$ff.cc:262:slice$8670 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [47], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [44]).
Adding EN signal on $auto$ff.cc:262:slice$8669 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [46], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [43]).
Adding EN signal on $auto$ff.cc:262:slice$8668 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [45], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [42]).
Adding EN signal on $auto$ff.cc:262:slice$8667 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [44], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [41]).
Adding EN signal on $auto$ff.cc:262:slice$8666 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [43], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [40]).
Adding EN signal on $auto$ff.cc:262:slice$8665 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [42], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [39]).
Adding EN signal on $auto$ff.cc:262:slice$8664 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [41], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [38]).
Adding EN signal on $auto$ff.cc:262:slice$8663 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [40], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [37]).
Adding EN signal on $auto$ff.cc:262:slice$8662 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [39], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [36]).
Adding EN signal on $auto$ff.cc:262:slice$8661 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [38], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [35]).
Adding EN signal on $auto$ff.cc:262:slice$8660 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [37], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [34]).
Adding EN signal on $auto$ff.cc:262:slice$8659 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [36], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [33]).
Adding EN signal on $auto$ff.cc:262:slice$8658 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [35], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [32]).
Adding EN signal on $auto$ff.cc:262:slice$8657 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [34], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [31]).
Adding EN signal on $auto$ff.cc:262:slice$8656 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [33], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [30]).
Adding EN signal on $auto$ff.cc:262:slice$8655 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [32], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [29]).
Adding EN signal on $auto$ff.cc:262:slice$8654 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [31], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [28]).
Adding EN signal on $auto$ff.cc:262:slice$8653 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [30], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [27]).
Adding EN signal on $auto$ff.cc:262:slice$8652 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [29], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [26]).
Adding EN signal on $auto$ff.cc:262:slice$8651 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [28], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [25]).
Adding EN signal on $auto$ff.cc:262:slice$8650 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [27], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [24]).
Adding EN signal on $auto$ff.cc:262:slice$8649 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [26], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [23]).
Adding EN signal on $auto$ff.cc:262:slice$8648 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [25], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [22]).
Adding EN signal on $auto$ff.cc:262:slice$8647 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [24], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [21]).
Adding EN signal on $auto$ff.cc:262:slice$8646 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [23], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [20]).
Adding EN signal on $auto$ff.cc:262:slice$8645 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [22], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [19]).
Adding EN signal on $auto$ff.cc:262:slice$8644 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [21], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [18]).
Adding EN signal on $auto$ff.cc:262:slice$8643 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [20], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [17]).
Adding EN signal on $auto$ff.cc:262:slice$8642 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [19], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [16]).
Adding EN signal on $auto$ff.cc:262:slice$8641 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [18], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [15]).
Adding EN signal on $auto$ff.cc:262:slice$8640 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [17], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [14]).
Adding EN signal on $auto$ff.cc:262:slice$8639 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [16], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [13]).
Adding EN signal on $auto$ff.cc:262:slice$8638 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [15], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [12]).
Adding EN signal on $auto$ff.cc:262:slice$8637 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [14], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [11]).
Adding EN signal on $auto$ff.cc:262:slice$8636 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [13], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [10]).
Adding EN signal on $auto$ff.cc:262:slice$8635 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [12], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [9]).
Adding EN signal on $auto$ff.cc:262:slice$8634 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [11], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [8]).
Adding EN signal on $auto$ff.cc:262:slice$8633 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [10], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$8632 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [9], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$8631 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [8], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$8630 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [7], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$8629 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [6], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$8628 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [5], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$8627 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [4], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$8626 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [3], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$8625 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [106]).
Adding EN signal on $auto$ff.cc:262:slice$8624 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [108], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [105]).
Adding EN signal on $auto$ff.cc:262:slice$8623 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [107], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [104]).
Adding EN signal on $auto$ff.cc:262:slice$8622 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [106], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [103]).
Adding EN signal on $auto$ff.cc:262:slice$8621 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [105], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [102]).
Adding EN signal on $auto$ff.cc:262:slice$8620 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [104], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [101]).
Adding EN signal on $auto$ff.cc:262:slice$8619 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [103], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [100]).
Adding EN signal on $auto$ff.cc:262:slice$8618 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [102], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [99]).
Adding EN signal on $auto$ff.cc:262:slice$8617 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [101], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [98]).
Adding EN signal on $auto$ff.cc:262:slice$8616 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [100], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [97]).
Adding EN signal on $auto$ff.cc:262:slice$8615 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [99], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [96]).
Adding EN signal on $auto$ff.cc:262:slice$8614 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [98], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [95]).
Adding EN signal on $auto$ff.cc:262:slice$8613 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [97], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [94]).
Adding EN signal on $auto$ff.cc:262:slice$8612 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [96], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [93]).
Adding EN signal on $auto$ff.cc:262:slice$8611 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [95], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [92]).
Adding EN signal on $auto$ff.cc:262:slice$8610 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [94], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [91]).
Adding EN signal on $auto$ff.cc:262:slice$8609 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [93], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [90]).
Adding EN signal on $auto$ff.cc:262:slice$8608 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [92], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [89]).
Adding EN signal on $auto$ff.cc:262:slice$8607 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [91], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [88]).
Adding EN signal on $auto$ff.cc:262:slice$8606 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [90], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [87]).
Adding EN signal on $auto$ff.cc:262:slice$8605 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [89], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [86]).
Adding EN signal on $auto$ff.cc:262:slice$8604 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [88], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [85]).
Adding EN signal on $auto$ff.cc:262:slice$8603 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [87], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [84]).
Adding EN signal on $auto$ff.cc:262:slice$8602 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [86], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [83]).
Adding EN signal on $auto$ff.cc:262:slice$8601 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [85], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [82]).
Adding EN signal on $auto$ff.cc:262:slice$8600 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [84], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [81]).
Adding EN signal on $auto$ff.cc:262:slice$8599 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [83], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [80]).
Adding EN signal on $auto$ff.cc:262:slice$8598 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [82], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [79]).
Adding EN signal on $auto$ff.cc:262:slice$8597 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [81], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [78]).
Adding EN signal on $auto$ff.cc:262:slice$8596 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [80], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [77]).
Adding EN signal on $auto$ff.cc:262:slice$8595 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [79], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [76]).
Adding EN signal on $auto$ff.cc:262:slice$8594 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [78], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [75]).
Adding EN signal on $auto$ff.cc:262:slice$8593 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [77], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [74]).
Adding EN signal on $auto$ff.cc:262:slice$8592 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [76], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [73]).
Adding EN signal on $auto$ff.cc:262:slice$8591 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [75], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [72]).
Adding EN signal on $auto$ff.cc:262:slice$8590 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [74], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [71]).
Adding EN signal on $auto$ff.cc:262:slice$8589 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [73], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [70]).
Adding EN signal on $auto$ff.cc:262:slice$8588 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [72], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [69]).
Adding EN signal on $auto$ff.cc:262:slice$8587 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [71], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [68]).
Adding EN signal on $auto$ff.cc:262:slice$8586 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [70], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [67]).
Adding EN signal on $auto$ff.cc:262:slice$8585 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [69], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [66]).
Adding EN signal on $auto$ff.cc:262:slice$8584 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [68], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [65]).
Adding EN signal on $auto$ff.cc:262:slice$8583 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [67], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [64]).
Adding EN signal on $auto$ff.cc:262:slice$8582 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [66], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [63]).
Adding EN signal on $auto$ff.cc:262:slice$8581 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [65], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [62]).
Adding EN signal on $auto$ff.cc:262:slice$8580 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [64], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [61]).
Adding EN signal on $auto$ff.cc:262:slice$8579 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [63], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [60]).
Adding EN signal on $auto$ff.cc:262:slice$8578 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [62], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [59]).
Adding EN signal on $auto$ff.cc:262:slice$8577 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [61], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [58]).
Adding EN signal on $auto$ff.cc:262:slice$8576 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [60], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [57]).
Adding EN signal on $auto$ff.cc:262:slice$8575 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [59], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [56]).
Adding EN signal on $auto$ff.cc:262:slice$8574 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [58], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [55]).
Adding EN signal on $auto$ff.cc:262:slice$8573 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [57], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [54]).
Adding EN signal on $auto$ff.cc:262:slice$8572 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [56], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [53]).
Adding EN signal on $auto$ff.cc:262:slice$8571 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [55], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [52]).
Adding EN signal on $auto$ff.cc:262:slice$8570 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [54], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [51]).
Adding EN signal on $auto$ff.cc:262:slice$8569 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [53], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [50]).
Adding EN signal on $auto$ff.cc:262:slice$8568 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [52], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [49]).
Adding EN signal on $auto$ff.cc:262:slice$8567 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [51], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [48]).
Adding EN signal on $auto$ff.cc:262:slice$8566 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [50], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [47]).
Adding EN signal on $auto$ff.cc:262:slice$8565 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [49], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [46]).
Adding EN signal on $auto$ff.cc:262:slice$8564 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [48], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [45]).
Adding EN signal on $auto$ff.cc:262:slice$8563 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [47], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [44]).
Adding EN signal on $auto$ff.cc:262:slice$8562 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [46], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [43]).
Adding EN signal on $auto$ff.cc:262:slice$8561 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [45], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [42]).
Adding EN signal on $auto$ff.cc:262:slice$8560 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [44], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [41]).
Adding EN signal on $auto$ff.cc:262:slice$8559 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [43], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [40]).
Adding EN signal on $auto$ff.cc:262:slice$8558 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [42], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [39]).
Adding EN signal on $auto$ff.cc:262:slice$8557 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [41], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [38]).
Adding EN signal on $auto$ff.cc:262:slice$8556 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [40], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [37]).
Adding EN signal on $auto$ff.cc:262:slice$8555 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [39], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [36]).
Adding EN signal on $auto$ff.cc:262:slice$8554 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [38], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [35]).
Adding EN signal on $auto$ff.cc:262:slice$8553 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [37], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [34]).
Adding EN signal on $auto$ff.cc:262:slice$8552 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [36], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [33]).
Adding EN signal on $auto$ff.cc:262:slice$8551 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [35], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [32]).
Adding EN signal on $auto$ff.cc:262:slice$8550 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [34], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [31]).
Adding EN signal on $auto$ff.cc:262:slice$8549 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [33], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [30]).
Adding EN signal on $auto$ff.cc:262:slice$8548 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [32], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [29]).
Adding EN signal on $auto$ff.cc:262:slice$8547 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [31], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [28]).
Adding EN signal on $auto$ff.cc:262:slice$8546 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [30], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [27]).
Adding EN signal on $auto$ff.cc:262:slice$8545 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [29], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [26]).
Adding EN signal on $auto$ff.cc:262:slice$8544 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [28], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [25]).
Adding EN signal on $auto$ff.cc:262:slice$8543 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [27], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [24]).
Adding EN signal on $auto$ff.cc:262:slice$8542 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [26], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [23]).
Adding EN signal on $auto$ff.cc:262:slice$8541 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [25], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [22]).
Adding EN signal on $auto$ff.cc:262:slice$8540 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [24], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [21]).
Adding EN signal on $auto$ff.cc:262:slice$8539 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [23], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [20]).
Adding EN signal on $auto$ff.cc:262:slice$8538 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [22], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [19]).
Adding EN signal on $auto$ff.cc:262:slice$8537 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [21], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [18]).
Adding EN signal on $auto$ff.cc:262:slice$8536 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [20], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [17]).
Adding EN signal on $auto$ff.cc:262:slice$8535 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [19], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [16]).
Adding EN signal on $auto$ff.cc:262:slice$8534 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [18], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [15]).
Adding EN signal on $auto$ff.cc:262:slice$8533 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [17], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [14]).
Adding EN signal on $auto$ff.cc:262:slice$8532 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [16], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [13]).
Adding EN signal on $auto$ff.cc:262:slice$8531 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [15], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [12]).
Adding EN signal on $auto$ff.cc:262:slice$8530 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [14], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [11]).
Adding EN signal on $auto$ff.cc:262:slice$8529 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [13], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [10]).
Adding EN signal on $auto$ff.cc:262:slice$8528 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [12], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [9]).
Adding EN signal on $auto$ff.cc:262:slice$8527 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [11], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [8]).
Adding EN signal on $auto$ff.cc:262:slice$8526 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [10], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$8525 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [9], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$8524 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [8], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$8523 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [7], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$8522 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [6], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$8521 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [5], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$8520 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [4], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$8519 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [3], Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$8310 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_opcode [2], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [63]).
Adding EN signal on $auto$ff.cc:262:slice$8309 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_opcode [1], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [62]).
Adding EN signal on $auto$ff.cc:262:slice$8308 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_opcode [0], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [61]).
Adding EN signal on $auto$ff.cc:262:slice$8307 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_param [2], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [60]).
Adding EN signal on $auto$ff.cc:262:slice$8306 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_param [1], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [59]).
Adding EN signal on $auto$ff.cc:262:slice$8305 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_param [0], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [58]).
Adding EN signal on $auto$ff.cc:262:slice$8304 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_size [1], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [57]).
Adding EN signal on $auto$ff.cc:262:slice$8303 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_size [0], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [56]).
Adding EN signal on $auto$ff.cc:262:slice$8302 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_source [7], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [55]).
Adding EN signal on $auto$ff.cc:262:slice$8301 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_source [6], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [54]).
Adding EN signal on $auto$ff.cc:262:slice$8300 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_source [5], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [53]).
Adding EN signal on $auto$ff.cc:262:slice$8299 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_source [4], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [52]).
Adding EN signal on $auto$ff.cc:262:slice$8298 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_source [3], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [51]).
Adding EN signal on $auto$ff.cc:262:slice$8297 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_source [2], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [50]).
Adding EN signal on $auto$ff.cc:262:slice$8296 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_source [1], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [49]).
Adding EN signal on $auto$ff.cc:262:slice$8295 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_source [0], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [48]).
Adding EN signal on $auto$ff.cc:262:slice$8294 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_sink, Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [47]).
Adding EN signal on $auto$ff.cc:262:slice$8293 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [47], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [46]).
Adding EN signal on $auto$ff.cc:262:slice$8292 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [46], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [45]).
Adding EN signal on $auto$ff.cc:262:slice$8291 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [45], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [44]).
Adding EN signal on $auto$ff.cc:262:slice$8290 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [44], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [43]).
Adding EN signal on $auto$ff.cc:262:slice$8289 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [43], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [42]).
Adding EN signal on $auto$ff.cc:262:slice$8288 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [42], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [41]).
Adding EN signal on $auto$ff.cc:262:slice$8287 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [41], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [40]).
Adding EN signal on $auto$ff.cc:262:slice$8286 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [40], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [39]).
Adding EN signal on $auto$ff.cc:262:slice$8285 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [39], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [38]).
Adding EN signal on $auto$ff.cc:262:slice$8284 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [38], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [37]).
Adding EN signal on $auto$ff.cc:262:slice$8283 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [37], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [36]).
Adding EN signal on $auto$ff.cc:262:slice$8282 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [36], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [35]).
Adding EN signal on $auto$ff.cc:262:slice$8281 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [35], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [34]).
Adding EN signal on $auto$ff.cc:262:slice$8280 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [34], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [33]).
Adding EN signal on $auto$ff.cc:262:slice$8279 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [33], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [32]).
Adding EN signal on $auto$ff.cc:262:slice$8278 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [32], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [31]).
Adding EN signal on $auto$ff.cc:262:slice$8277 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [31], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [30]).
Adding EN signal on $auto$ff.cc:262:slice$8276 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [30], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [29]).
Adding EN signal on $auto$ff.cc:262:slice$8275 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [29], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [28]).
Adding EN signal on $auto$ff.cc:262:slice$8274 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [28], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [27]).
Adding EN signal on $auto$ff.cc:262:slice$8273 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [27], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [26]).
Adding EN signal on $auto$ff.cc:262:slice$8272 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [26], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [25]).
Adding EN signal on $auto$ff.cc:262:slice$8271 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [25], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [24]).
Adding EN signal on $auto$ff.cc:262:slice$8270 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [24], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [23]).
Adding EN signal on $auto$ff.cc:262:slice$8269 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [23], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [22]).
Adding EN signal on $auto$ff.cc:262:slice$8268 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [22], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [21]).
Adding EN signal on $auto$ff.cc:262:slice$8267 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [21], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [20]).
Adding EN signal on $auto$ff.cc:262:slice$8266 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [20], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [19]).
Adding EN signal on $auto$ff.cc:262:slice$8265 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [19], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [18]).
Adding EN signal on $auto$ff.cc:262:slice$8264 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [18], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [17]).
Adding EN signal on $auto$ff.cc:262:slice$8263 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [17], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [16]).
Adding EN signal on $auto$ff.cc:262:slice$8262 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [16], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [15]).
Adding EN signal on $auto$ff.cc:262:slice$8261 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.rsp_intg [6], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [14]).
Adding EN signal on $auto$ff.cc:262:slice$8260 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.rsp_intg [5], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [13]).
Adding EN signal on $auto$ff.cc:262:slice$8259 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.rsp_intg [4], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [12]).
Adding EN signal on $auto$ff.cc:262:slice$8258 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.rsp_intg [3], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [11]).
Adding EN signal on $auto$ff.cc:262:slice$8257 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.rsp_intg [2], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [10]).
Adding EN signal on $auto$ff.cc:262:slice$8256 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.rsp_intg [1], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [9]).
Adding EN signal on $auto$ff.cc:262:slice$8255 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.rsp_intg [0], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [8]).
Adding EN signal on $auto$ff.cc:262:slice$8254 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.data_intg [6], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$8253 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.data_intg [5], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$8252 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.data_intg [4], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$8251 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.data_intg [3], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$8250 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.data_intg [2], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$8249 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.data_intg [1], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$8248 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.data_intg [0], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$8247 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_error, Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$8246 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_opcode [2], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [63]).
Adding EN signal on $auto$ff.cc:262:slice$8245 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_opcode [1], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [62]).
Adding EN signal on $auto$ff.cc:262:slice$8244 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_opcode [0], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [61]).
Adding EN signal on $auto$ff.cc:262:slice$8243 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_param [2], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [60]).
Adding EN signal on $auto$ff.cc:262:slice$8242 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_param [1], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [59]).
Adding EN signal on $auto$ff.cc:262:slice$8241 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_param [0], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [58]).
Adding EN signal on $auto$ff.cc:262:slice$8240 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_size [1], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [57]).
Adding EN signal on $auto$ff.cc:262:slice$8239 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_size [0], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [56]).
Adding EN signal on $auto$ff.cc:262:slice$8238 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_source [7], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [55]).
Adding EN signal on $auto$ff.cc:262:slice$8237 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_source [6], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [54]).
Adding EN signal on $auto$ff.cc:262:slice$8236 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_source [5], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [53]).
Adding EN signal on $auto$ff.cc:262:slice$8235 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_source [4], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [52]).
Adding EN signal on $auto$ff.cc:262:slice$8234 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_source [3], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [51]).
Adding EN signal on $auto$ff.cc:262:slice$8233 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_source [2], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [50]).
Adding EN signal on $auto$ff.cc:262:slice$8232 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_source [1], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [49]).
Adding EN signal on $auto$ff.cc:262:slice$8231 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_source [0], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [48]).
Adding EN signal on $auto$ff.cc:262:slice$8230 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_sink, Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [47]).
Adding EN signal on $auto$ff.cc:262:slice$8229 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [47], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [46]).
Adding EN signal on $auto$ff.cc:262:slice$8228 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [46], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [45]).
Adding EN signal on $auto$ff.cc:262:slice$8227 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [45], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [44]).
Adding EN signal on $auto$ff.cc:262:slice$8226 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [44], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [43]).
Adding EN signal on $auto$ff.cc:262:slice$8225 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [43], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [42]).
Adding EN signal on $auto$ff.cc:262:slice$8224 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [42], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [41]).
Adding EN signal on $auto$ff.cc:262:slice$8223 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [41], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [40]).
Adding EN signal on $auto$ff.cc:262:slice$8222 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [40], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [39]).
Adding EN signal on $auto$ff.cc:262:slice$8221 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [39], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [38]).
Adding EN signal on $auto$ff.cc:262:slice$8220 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [38], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [37]).
Adding EN signal on $auto$ff.cc:262:slice$8219 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [37], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [36]).
Adding EN signal on $auto$ff.cc:262:slice$8218 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [36], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [35]).
Adding EN signal on $auto$ff.cc:262:slice$8217 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [35], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [34]).
Adding EN signal on $auto$ff.cc:262:slice$8216 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [34], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [33]).
Adding EN signal on $auto$ff.cc:262:slice$8215 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [33], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [32]).
Adding EN signal on $auto$ff.cc:262:slice$8214 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [32], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [31]).
Adding EN signal on $auto$ff.cc:262:slice$8213 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [31], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [30]).
Adding EN signal on $auto$ff.cc:262:slice$8212 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [30], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [29]).
Adding EN signal on $auto$ff.cc:262:slice$8211 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [29], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [28]).
Adding EN signal on $auto$ff.cc:262:slice$8210 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [28], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [27]).
Adding EN signal on $auto$ff.cc:262:slice$8209 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [27], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [26]).
Adding EN signal on $auto$ff.cc:262:slice$8208 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [26], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [25]).
Adding EN signal on $auto$ff.cc:262:slice$8207 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [25], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [24]).
Adding EN signal on $auto$ff.cc:262:slice$8206 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [24], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [23]).
Adding EN signal on $auto$ff.cc:262:slice$8205 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [23], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [22]).
Adding EN signal on $auto$ff.cc:262:slice$8204 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [22], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [21]).
Adding EN signal on $auto$ff.cc:262:slice$8203 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [21], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [20]).
Adding EN signal on $auto$ff.cc:262:slice$8202 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [20], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [19]).
Adding EN signal on $auto$ff.cc:262:slice$8201 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [19], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [18]).
Adding EN signal on $auto$ff.cc:262:slice$8200 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [18], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [17]).
Adding EN signal on $auto$ff.cc:262:slice$8199 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [17], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [16]).
Adding EN signal on $auto$ff.cc:262:slice$8198 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[1].fifo_d.rspfifo.wdata [16], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [15]).
Adding EN signal on $auto$ff.cc:262:slice$8197 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.rsp_intg [6], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [14]).
Adding EN signal on $auto$ff.cc:262:slice$8196 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.rsp_intg [5], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [13]).
Adding EN signal on $auto$ff.cc:262:slice$8195 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.rsp_intg [4], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [12]).
Adding EN signal on $auto$ff.cc:262:slice$8194 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.rsp_intg [3], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [11]).
Adding EN signal on $auto$ff.cc:262:slice$8193 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.rsp_intg [2], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [10]).
Adding EN signal on $auto$ff.cc:262:slice$8192 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.rsp_intg [1], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [9]).
Adding EN signal on $auto$ff.cc:262:slice$8191 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.rsp_intg [0], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [8]).
Adding EN signal on $auto$ff.cc:262:slice$8190 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.data_intg [6], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$8189 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.data_intg [5], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$8188 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.data_intg [4], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$8187 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.data_intg [3], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$8186 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.data_intg [2], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$8185 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.data_intg [1], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$8184 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_user.data_intg [0], Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$8183 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[1].d_error, Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$7845 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [106]).
Adding EN signal on $auto$ff.cc:262:slice$7844 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [108], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [105]).
Adding EN signal on $auto$ff.cc:262:slice$7843 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [107], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [104]).
Adding EN signal on $auto$ff.cc:262:slice$7842 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [106], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [103]).
Adding EN signal on $auto$ff.cc:262:slice$7841 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [105], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [102]).
Adding EN signal on $auto$ff.cc:262:slice$7840 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [104], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [101]).
Adding EN signal on $auto$ff.cc:262:slice$7839 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [103], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [100]).
Adding EN signal on $auto$ff.cc:262:slice$7838 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [102], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [99]).
Adding EN signal on $auto$ff.cc:262:slice$7837 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [101], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [98]).
Adding EN signal on $auto$ff.cc:262:slice$7836 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [100], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [97]).
Adding EN signal on $auto$ff.cc:262:slice$7835 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [99], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [96]).
Adding EN signal on $auto$ff.cc:262:slice$7834 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [98], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [95]).
Adding EN signal on $auto$ff.cc:262:slice$7833 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [97], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [94]).
Adding EN signal on $auto$ff.cc:262:slice$7832 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [96], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [93]).
Adding EN signal on $auto$ff.cc:262:slice$7831 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [95], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [92]).
Adding EN signal on $auto$ff.cc:262:slice$7830 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [94], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [91]).
Adding EN signal on $auto$ff.cc:262:slice$7829 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [93], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [90]).
Adding EN signal on $auto$ff.cc:262:slice$7828 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [92], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [89]).
Adding EN signal on $auto$ff.cc:262:slice$7827 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [91], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [88]).
Adding EN signal on $auto$ff.cc:262:slice$7826 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [90], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [87]).
Adding EN signal on $auto$ff.cc:262:slice$7825 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [89], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [86]).
Adding EN signal on $auto$ff.cc:262:slice$7824 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [88], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [85]).
Adding EN signal on $auto$ff.cc:262:slice$7823 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [87], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [84]).
Adding EN signal on $auto$ff.cc:262:slice$7822 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [86], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [83]).
Adding EN signal on $auto$ff.cc:262:slice$7821 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [85], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [82]).
Adding EN signal on $auto$ff.cc:262:slice$7820 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [84], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [81]).
Adding EN signal on $auto$ff.cc:262:slice$7819 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [83], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [80]).
Adding EN signal on $auto$ff.cc:262:slice$7818 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [82], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [79]).
Adding EN signal on $auto$ff.cc:262:slice$7817 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [81], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [78]).
Adding EN signal on $auto$ff.cc:262:slice$7816 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [80], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [77]).
Adding EN signal on $auto$ff.cc:262:slice$7815 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [79], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [76]).
Adding EN signal on $auto$ff.cc:262:slice$7814 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [78], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [75]).
Adding EN signal on $auto$ff.cc:262:slice$7813 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [77], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [74]).
Adding EN signal on $auto$ff.cc:262:slice$7812 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [76], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [73]).
Adding EN signal on $auto$ff.cc:262:slice$7811 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [75], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [72]).
Adding EN signal on $auto$ff.cc:262:slice$7810 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [74], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [71]).
Adding EN signal on $auto$ff.cc:262:slice$7809 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [73], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [70]).
Adding EN signal on $auto$ff.cc:262:slice$7808 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [72], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [69]).
Adding EN signal on $auto$ff.cc:262:slice$7807 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [71], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [68]).
Adding EN signal on $auto$ff.cc:262:slice$7806 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [70], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [67]).
Adding EN signal on $auto$ff.cc:262:slice$7805 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [69], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [66]).
Adding EN signal on $auto$ff.cc:262:slice$7804 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [68], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [65]).
Adding EN signal on $auto$ff.cc:262:slice$7803 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [67], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [64]).
Adding EN signal on $auto$ff.cc:262:slice$7802 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [66], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [63]).
Adding EN signal on $auto$ff.cc:262:slice$7801 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [65], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [62]).
Adding EN signal on $auto$ff.cc:262:slice$7800 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [64], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [61]).
Adding EN signal on $auto$ff.cc:262:slice$7799 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [63], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [60]).
Adding EN signal on $auto$ff.cc:262:slice$7798 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [62], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [59]).
Adding EN signal on $auto$ff.cc:262:slice$7797 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [61], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [58]).
Adding EN signal on $auto$ff.cc:262:slice$7796 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [60], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [57]).
Adding EN signal on $auto$ff.cc:262:slice$7795 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [59], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [56]).
Adding EN signal on $auto$ff.cc:262:slice$7794 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [58], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [55]).
Adding EN signal on $auto$ff.cc:262:slice$7793 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [57], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [54]).
Adding EN signal on $auto$ff.cc:262:slice$7792 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [56], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [53]).
Adding EN signal on $auto$ff.cc:262:slice$7791 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [55], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [52]).
Adding EN signal on $auto$ff.cc:262:slice$7790 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [54], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [51]).
Adding EN signal on $auto$ff.cc:262:slice$7789 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [53], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [50]).
Adding EN signal on $auto$ff.cc:262:slice$7788 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [52], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [49]).
Adding EN signal on $auto$ff.cc:262:slice$7787 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [51], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [48]).
Adding EN signal on $auto$ff.cc:262:slice$7786 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [50], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [47]).
Adding EN signal on $auto$ff.cc:262:slice$7785 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [49], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [46]).
Adding EN signal on $auto$ff.cc:262:slice$7784 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [48], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [45]).
Adding EN signal on $auto$ff.cc:262:slice$7783 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [47], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [44]).
Adding EN signal on $auto$ff.cc:262:slice$7782 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [46], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [43]).
Adding EN signal on $auto$ff.cc:262:slice$7781 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [45], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [42]).
Adding EN signal on $auto$ff.cc:262:slice$7780 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [44], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [41]).
Adding EN signal on $auto$ff.cc:262:slice$7779 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [43], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [40]).
Adding EN signal on $auto$ff.cc:262:slice$7778 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [42], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [39]).
Adding EN signal on $auto$ff.cc:262:slice$7777 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [41], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [38]).
Adding EN signal on $auto$ff.cc:262:slice$7776 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [40], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [37]).
Adding EN signal on $auto$ff.cc:262:slice$7775 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [39], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [36]).
Adding EN signal on $auto$ff.cc:262:slice$7774 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [38], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [35]).
Adding EN signal on $auto$ff.cc:262:slice$7773 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [37], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [34]).
Adding EN signal on $auto$ff.cc:262:slice$7772 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [36], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [33]).
Adding EN signal on $auto$ff.cc:262:slice$7771 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [35], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [32]).
Adding EN signal on $auto$ff.cc:262:slice$7770 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [34], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [31]).
Adding EN signal on $auto$ff.cc:262:slice$7769 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [33], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [30]).
Adding EN signal on $auto$ff.cc:262:slice$7768 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [32], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [29]).
Adding EN signal on $auto$ff.cc:262:slice$7767 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [31], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [28]).
Adding EN signal on $auto$ff.cc:262:slice$7766 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [30], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [27]).
Adding EN signal on $auto$ff.cc:262:slice$7765 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [29], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [26]).
Adding EN signal on $auto$ff.cc:262:slice$7764 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [28], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [25]).
Adding EN signal on $auto$ff.cc:262:slice$7763 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [27], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [24]).
Adding EN signal on $auto$ff.cc:262:slice$7762 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [26], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [23]).
Adding EN signal on $auto$ff.cc:262:slice$7761 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [25], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [22]).
Adding EN signal on $auto$ff.cc:262:slice$7760 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [24], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [21]).
Adding EN signal on $auto$ff.cc:262:slice$7759 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [23], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [20]).
Adding EN signal on $auto$ff.cc:262:slice$7758 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [22], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [19]).
Adding EN signal on $auto$ff.cc:262:slice$7757 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [21], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [18]).
Adding EN signal on $auto$ff.cc:262:slice$7756 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [20], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [17]).
Adding EN signal on $auto$ff.cc:262:slice$7755 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [19], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [16]).
Adding EN signal on $auto$ff.cc:262:slice$7754 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [18], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [15]).
Adding EN signal on $auto$ff.cc:262:slice$7753 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [17], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [14]).
Adding EN signal on $auto$ff.cc:262:slice$7752 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [16], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [13]).
Adding EN signal on $auto$ff.cc:262:slice$7751 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [15], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [12]).
Adding EN signal on $auto$ff.cc:262:slice$7750 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [14], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [11]).
Adding EN signal on $auto$ff.cc:262:slice$7749 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [13], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [10]).
Adding EN signal on $auto$ff.cc:262:slice$7748 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [12], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [9]).
Adding EN signal on $auto$ff.cc:262:slice$7747 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [11], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [8]).
Adding EN signal on $auto$ff.cc:262:slice$7746 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [10], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$7745 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [9], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$7744 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [8], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$7743 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [7], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$7742 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [6], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$7741 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [5], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$7740 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [4], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$7739 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [3], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$7738 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [106]).
Adding EN signal on $auto$ff.cc:262:slice$7737 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [108], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [105]).
Adding EN signal on $auto$ff.cc:262:slice$7736 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [107], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [104]).
Adding EN signal on $auto$ff.cc:262:slice$7735 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [106], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [103]).
Adding EN signal on $auto$ff.cc:262:slice$7734 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [105], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [102]).
Adding EN signal on $auto$ff.cc:262:slice$7733 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [104], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [101]).
Adding EN signal on $auto$ff.cc:262:slice$7732 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [103], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [100]).
Adding EN signal on $auto$ff.cc:262:slice$7731 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [102], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [99]).
Adding EN signal on $auto$ff.cc:262:slice$7730 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [101], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [98]).
Adding EN signal on $auto$ff.cc:262:slice$7729 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [100], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [97]).
Adding EN signal on $auto$ff.cc:262:slice$7728 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [99], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [96]).
Adding EN signal on $auto$ff.cc:262:slice$7727 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [98], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [95]).
Adding EN signal on $auto$ff.cc:262:slice$7726 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [97], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [94]).
Adding EN signal on $auto$ff.cc:262:slice$7725 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [96], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [93]).
Adding EN signal on $auto$ff.cc:262:slice$7724 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [95], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [92]).
Adding EN signal on $auto$ff.cc:262:slice$7723 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [94], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [91]).
Adding EN signal on $auto$ff.cc:262:slice$7722 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [93], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [90]).
Adding EN signal on $auto$ff.cc:262:slice$7721 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [92], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [89]).
Adding EN signal on $auto$ff.cc:262:slice$7720 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [91], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [88]).
Adding EN signal on $auto$ff.cc:262:slice$7719 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [90], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [87]).
Adding EN signal on $auto$ff.cc:262:slice$7718 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [89], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [86]).
Adding EN signal on $auto$ff.cc:262:slice$7717 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [88], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [85]).
Adding EN signal on $auto$ff.cc:262:slice$7716 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [87], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [84]).
Adding EN signal on $auto$ff.cc:262:slice$7715 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [86], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [83]).
Adding EN signal on $auto$ff.cc:262:slice$7714 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [85], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [82]).
Adding EN signal on $auto$ff.cc:262:slice$7713 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [84], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [81]).
Adding EN signal on $auto$ff.cc:262:slice$7712 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [83], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [80]).
Adding EN signal on $auto$ff.cc:262:slice$7711 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [82], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [79]).
Adding EN signal on $auto$ff.cc:262:slice$7710 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [81], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [78]).
Adding EN signal on $auto$ff.cc:262:slice$7709 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [80], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [77]).
Adding EN signal on $auto$ff.cc:262:slice$7708 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [79], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [76]).
Adding EN signal on $auto$ff.cc:262:slice$7707 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [78], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [75]).
Adding EN signal on $auto$ff.cc:262:slice$7706 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [77], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [74]).
Adding EN signal on $auto$ff.cc:262:slice$7705 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [76], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [73]).
Adding EN signal on $auto$ff.cc:262:slice$7704 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [75], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [72]).
Adding EN signal on $auto$ff.cc:262:slice$7703 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [74], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [71]).
Adding EN signal on $auto$ff.cc:262:slice$7702 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [73], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [70]).
Adding EN signal on $auto$ff.cc:262:slice$7701 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [72], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [69]).
Adding EN signal on $auto$ff.cc:262:slice$7700 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [71], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [68]).
Adding EN signal on $auto$ff.cc:262:slice$7699 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [70], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [67]).
Adding EN signal on $auto$ff.cc:262:slice$7698 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [69], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [66]).
Adding EN signal on $auto$ff.cc:262:slice$7697 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [68], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [65]).
Adding EN signal on $auto$ff.cc:262:slice$7696 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [67], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [64]).
Adding EN signal on $auto$ff.cc:262:slice$7695 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [66], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [63]).
Adding EN signal on $auto$ff.cc:262:slice$7694 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [65], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [62]).
Adding EN signal on $auto$ff.cc:262:slice$7693 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [64], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [61]).
Adding EN signal on $auto$ff.cc:262:slice$7692 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [63], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [60]).
Adding EN signal on $auto$ff.cc:262:slice$7691 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [62], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [59]).
Adding EN signal on $auto$ff.cc:262:slice$7690 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [61], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [58]).
Adding EN signal on $auto$ff.cc:262:slice$7689 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [60], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [57]).
Adding EN signal on $auto$ff.cc:262:slice$7688 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [59], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [56]).
Adding EN signal on $auto$ff.cc:262:slice$7687 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [58], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [55]).
Adding EN signal on $auto$ff.cc:262:slice$7686 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [57], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [54]).
Adding EN signal on $auto$ff.cc:262:slice$7685 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [56], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [53]).
Adding EN signal on $auto$ff.cc:262:slice$7684 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [55], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [52]).
Adding EN signal on $auto$ff.cc:262:slice$7683 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [54], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [51]).
Adding EN signal on $auto$ff.cc:262:slice$7682 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [53], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [50]).
Adding EN signal on $auto$ff.cc:262:slice$7681 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [52], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [49]).
Adding EN signal on $auto$ff.cc:262:slice$7680 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [51], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [48]).
Adding EN signal on $auto$ff.cc:262:slice$7679 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [50], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [47]).
Adding EN signal on $auto$ff.cc:262:slice$7678 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [49], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [46]).
Adding EN signal on $auto$ff.cc:262:slice$7677 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [48], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [45]).
Adding EN signal on $auto$ff.cc:262:slice$7676 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [47], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [44]).
Adding EN signal on $auto$ff.cc:262:slice$7675 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [46], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [43]).
Adding EN signal on $auto$ff.cc:262:slice$7674 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [45], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [42]).
Adding EN signal on $auto$ff.cc:262:slice$7673 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [44], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [41]).
Adding EN signal on $auto$ff.cc:262:slice$7672 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [43], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [40]).
Adding EN signal on $auto$ff.cc:262:slice$7671 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [42], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [39]).
Adding EN signal on $auto$ff.cc:262:slice$7670 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [41], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [38]).
Adding EN signal on $auto$ff.cc:262:slice$7669 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [40], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [37]).
Adding EN signal on $auto$ff.cc:262:slice$7668 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [39], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [36]).
Adding EN signal on $auto$ff.cc:262:slice$7667 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [38], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [35]).
Adding EN signal on $auto$ff.cc:262:slice$7666 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [37], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [34]).
Adding EN signal on $auto$ff.cc:262:slice$7665 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [36], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [33]).
Adding EN signal on $auto$ff.cc:262:slice$7664 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [35], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [32]).
Adding EN signal on $auto$ff.cc:262:slice$7663 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [34], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [31]).
Adding EN signal on $auto$ff.cc:262:slice$7662 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [33], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [30]).
Adding EN signal on $auto$ff.cc:262:slice$7661 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [32], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [29]).
Adding EN signal on $auto$ff.cc:262:slice$7660 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [31], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [28]).
Adding EN signal on $auto$ff.cc:262:slice$7659 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [30], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [27]).
Adding EN signal on $auto$ff.cc:262:slice$7658 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [29], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [26]).
Adding EN signal on $auto$ff.cc:262:slice$7657 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [28], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [25]).
Adding EN signal on $auto$ff.cc:262:slice$7656 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [27], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [24]).
Adding EN signal on $auto$ff.cc:262:slice$7655 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [26], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [23]).
Adding EN signal on $auto$ff.cc:262:slice$7654 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [25], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [22]).
Adding EN signal on $auto$ff.cc:262:slice$7653 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [24], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [21]).
Adding EN signal on $auto$ff.cc:262:slice$7652 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [23], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [20]).
Adding EN signal on $auto$ff.cc:262:slice$7651 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [22], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [19]).
Adding EN signal on $auto$ff.cc:262:slice$7650 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [21], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [18]).
Adding EN signal on $auto$ff.cc:262:slice$7649 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [20], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [17]).
Adding EN signal on $auto$ff.cc:262:slice$7648 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [19], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [16]).
Adding EN signal on $auto$ff.cc:262:slice$7647 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [18], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [15]).
Adding EN signal on $auto$ff.cc:262:slice$7646 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [17], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [14]).
Adding EN signal on $auto$ff.cc:262:slice$7645 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [16], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [13]).
Adding EN signal on $auto$ff.cc:262:slice$7644 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [15], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [12]).
Adding EN signal on $auto$ff.cc:262:slice$7643 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [14], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [11]).
Adding EN signal on $auto$ff.cc:262:slice$7642 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [13], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [10]).
Adding EN signal on $auto$ff.cc:262:slice$7641 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [12], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [9]).
Adding EN signal on $auto$ff.cc:262:slice$7640 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [11], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [8]).
Adding EN signal on $auto$ff.cc:262:slice$7639 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [10], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$7638 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [9], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$7637 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [8], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$7636 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [7], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$7635 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [6], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$7634 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [5], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$7633 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [4], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$7632 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [3], Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$7423 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_opcode [2], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [63]).
Adding EN signal on $auto$ff.cc:262:slice$7422 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_opcode [1], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [62]).
Adding EN signal on $auto$ff.cc:262:slice$7421 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_opcode [0], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [61]).
Adding EN signal on $auto$ff.cc:262:slice$7420 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_param [2], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [60]).
Adding EN signal on $auto$ff.cc:262:slice$7419 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_param [1], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [59]).
Adding EN signal on $auto$ff.cc:262:slice$7418 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_param [0], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [58]).
Adding EN signal on $auto$ff.cc:262:slice$7417 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_size [1], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [57]).
Adding EN signal on $auto$ff.cc:262:slice$7416 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_size [0], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [56]).
Adding EN signal on $auto$ff.cc:262:slice$7415 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_source [7], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [55]).
Adding EN signal on $auto$ff.cc:262:slice$7414 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_source [6], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [54]).
Adding EN signal on $auto$ff.cc:262:slice$7413 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_source [5], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [53]).
Adding EN signal on $auto$ff.cc:262:slice$7412 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_source [4], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [52]).
Adding EN signal on $auto$ff.cc:262:slice$7411 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_source [3], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [51]).
Adding EN signal on $auto$ff.cc:262:slice$7410 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_source [2], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [50]).
Adding EN signal on $auto$ff.cc:262:slice$7409 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_source [1], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [49]).
Adding EN signal on $auto$ff.cc:262:slice$7408 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_source [0], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [48]).
Adding EN signal on $auto$ff.cc:262:slice$7407 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_sink, Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [47]).
Adding EN signal on $auto$ff.cc:262:slice$7406 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [47], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [46]).
Adding EN signal on $auto$ff.cc:262:slice$7405 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [46], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [45]).
Adding EN signal on $auto$ff.cc:262:slice$7404 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [45], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [44]).
Adding EN signal on $auto$ff.cc:262:slice$7403 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [44], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [43]).
Adding EN signal on $auto$ff.cc:262:slice$7402 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [43], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [42]).
Adding EN signal on $auto$ff.cc:262:slice$7401 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [42], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [41]).
Adding EN signal on $auto$ff.cc:262:slice$7400 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [41], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [40]).
Adding EN signal on $auto$ff.cc:262:slice$7399 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [40], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [39]).
Adding EN signal on $auto$ff.cc:262:slice$7398 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [39], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [38]).
Adding EN signal on $auto$ff.cc:262:slice$7397 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [38], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [37]).
Adding EN signal on $auto$ff.cc:262:slice$7396 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [37], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [36]).
Adding EN signal on $auto$ff.cc:262:slice$7395 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [36], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [35]).
Adding EN signal on $auto$ff.cc:262:slice$7394 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [35], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [34]).
Adding EN signal on $auto$ff.cc:262:slice$7393 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [34], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [33]).
Adding EN signal on $auto$ff.cc:262:slice$7392 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [33], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [32]).
Adding EN signal on $auto$ff.cc:262:slice$7391 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [32], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [31]).
Adding EN signal on $auto$ff.cc:262:slice$7390 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [31], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [30]).
Adding EN signal on $auto$ff.cc:262:slice$7389 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [30], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [29]).
Adding EN signal on $auto$ff.cc:262:slice$7388 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [29], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [28]).
Adding EN signal on $auto$ff.cc:262:slice$7387 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [28], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [27]).
Adding EN signal on $auto$ff.cc:262:slice$7386 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [27], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [26]).
Adding EN signal on $auto$ff.cc:262:slice$7385 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [26], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [25]).
Adding EN signal on $auto$ff.cc:262:slice$7384 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [25], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [24]).
Adding EN signal on $auto$ff.cc:262:slice$7383 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [24], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [23]).
Adding EN signal on $auto$ff.cc:262:slice$7382 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [23], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [22]).
Adding EN signal on $auto$ff.cc:262:slice$7381 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [22], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [21]).
Adding EN signal on $auto$ff.cc:262:slice$7380 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [21], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [20]).
Adding EN signal on $auto$ff.cc:262:slice$7379 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [20], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [19]).
Adding EN signal on $auto$ff.cc:262:slice$7378 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [19], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [18]).
Adding EN signal on $auto$ff.cc:262:slice$7377 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [18], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [17]).
Adding EN signal on $auto$ff.cc:262:slice$7376 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [17], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [16]).
Adding EN signal on $auto$ff.cc:262:slice$7375 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [16], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [15]).
Adding EN signal on $auto$ff.cc:262:slice$7374 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.rsp_intg [6], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [14]).
Adding EN signal on $auto$ff.cc:262:slice$7373 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.rsp_intg [5], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [13]).
Adding EN signal on $auto$ff.cc:262:slice$7372 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.rsp_intg [4], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [12]).
Adding EN signal on $auto$ff.cc:262:slice$7371 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.rsp_intg [3], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [11]).
Adding EN signal on $auto$ff.cc:262:slice$7370 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.rsp_intg [2], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [10]).
Adding EN signal on $auto$ff.cc:262:slice$7369 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.rsp_intg [1], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [9]).
Adding EN signal on $auto$ff.cc:262:slice$7368 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.rsp_intg [0], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [8]).
Adding EN signal on $auto$ff.cc:262:slice$7367 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.data_intg [6], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$7366 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.data_intg [5], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$7365 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.data_intg [4], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$7364 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.data_intg [3], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$7363 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.data_intg [2], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$7362 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.data_intg [1], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$7361 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.data_intg [0], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$7360 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_error, Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$7359 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_opcode [2], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [63]).
Adding EN signal on $auto$ff.cc:262:slice$7358 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_opcode [1], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [62]).
Adding EN signal on $auto$ff.cc:262:slice$7357 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_opcode [0], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [61]).
Adding EN signal on $auto$ff.cc:262:slice$7356 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_param [2], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [60]).
Adding EN signal on $auto$ff.cc:262:slice$7355 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_param [1], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [59]).
Adding EN signal on $auto$ff.cc:262:slice$7354 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_param [0], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [58]).
Adding EN signal on $auto$ff.cc:262:slice$7353 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_size [1], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [57]).
Adding EN signal on $auto$ff.cc:262:slice$7352 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_size [0], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [56]).
Adding EN signal on $auto$ff.cc:262:slice$7351 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_source [7], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [55]).
Adding EN signal on $auto$ff.cc:262:slice$7350 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_source [6], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [54]).
Adding EN signal on $auto$ff.cc:262:slice$7349 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_source [5], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [53]).
Adding EN signal on $auto$ff.cc:262:slice$7348 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_source [4], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [52]).
Adding EN signal on $auto$ff.cc:262:slice$7347 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_source [3], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [51]).
Adding EN signal on $auto$ff.cc:262:slice$7346 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_source [2], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [50]).
Adding EN signal on $auto$ff.cc:262:slice$7345 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_source [1], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [49]).
Adding EN signal on $auto$ff.cc:262:slice$7344 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_source [0], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [48]).
Adding EN signal on $auto$ff.cc:262:slice$7343 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_sink, Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [47]).
Adding EN signal on $auto$ff.cc:262:slice$7342 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [47], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [46]).
Adding EN signal on $auto$ff.cc:262:slice$7341 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [46], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [45]).
Adding EN signal on $auto$ff.cc:262:slice$7340 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [45], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [44]).
Adding EN signal on $auto$ff.cc:262:slice$7339 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [44], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [43]).
Adding EN signal on $auto$ff.cc:262:slice$7338 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [43], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [42]).
Adding EN signal on $auto$ff.cc:262:slice$7337 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [42], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [41]).
Adding EN signal on $auto$ff.cc:262:slice$7336 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [41], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [40]).
Adding EN signal on $auto$ff.cc:262:slice$7335 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [40], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [39]).
Adding EN signal on $auto$ff.cc:262:slice$7334 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [39], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [38]).
Adding EN signal on $auto$ff.cc:262:slice$7333 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [38], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [37]).
Adding EN signal on $auto$ff.cc:262:slice$7332 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [37], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [36]).
Adding EN signal on $auto$ff.cc:262:slice$7331 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [36], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [35]).
Adding EN signal on $auto$ff.cc:262:slice$7330 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [35], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [34]).
Adding EN signal on $auto$ff.cc:262:slice$7329 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [34], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [33]).
Adding EN signal on $auto$ff.cc:262:slice$7328 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [33], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [32]).
Adding EN signal on $auto$ff.cc:262:slice$7327 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [32], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [31]).
Adding EN signal on $auto$ff.cc:262:slice$7326 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [31], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [30]).
Adding EN signal on $auto$ff.cc:262:slice$7325 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [30], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [29]).
Adding EN signal on $auto$ff.cc:262:slice$7324 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [29], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [28]).
Adding EN signal on $auto$ff.cc:262:slice$7323 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [28], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [27]).
Adding EN signal on $auto$ff.cc:262:slice$7322 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [27], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [26]).
Adding EN signal on $auto$ff.cc:262:slice$7321 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [26], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [25]).
Adding EN signal on $auto$ff.cc:262:slice$7320 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [25], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [24]).
Adding EN signal on $auto$ff.cc:262:slice$7319 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [24], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [23]).
Adding EN signal on $auto$ff.cc:262:slice$7318 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [23], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [22]).
Adding EN signal on $auto$ff.cc:262:slice$7317 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [22], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [21]).
Adding EN signal on $auto$ff.cc:262:slice$7316 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [21], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [20]).
Adding EN signal on $auto$ff.cc:262:slice$7315 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [20], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [19]).
Adding EN signal on $auto$ff.cc:262:slice$7314 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [19], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [18]).
Adding EN signal on $auto$ff.cc:262:slice$7313 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [18], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [17]).
Adding EN signal on $auto$ff.cc:262:slice$7312 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [17], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [16]).
Adding EN signal on $auto$ff.cc:262:slice$7311 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[0].fifo_d.rspfifo.wdata [16], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [15]).
Adding EN signal on $auto$ff.cc:262:slice$7310 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.rsp_intg [6], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [14]).
Adding EN signal on $auto$ff.cc:262:slice$7309 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.rsp_intg [5], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [13]).
Adding EN signal on $auto$ff.cc:262:slice$7308 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.rsp_intg [4], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [12]).
Adding EN signal on $auto$ff.cc:262:slice$7307 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.rsp_intg [3], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [11]).
Adding EN signal on $auto$ff.cc:262:slice$7306 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.rsp_intg [2], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [10]).
Adding EN signal on $auto$ff.cc:262:slice$7305 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.rsp_intg [1], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [9]).
Adding EN signal on $auto$ff.cc:262:slice$7304 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.rsp_intg [0], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [8]).
Adding EN signal on $auto$ff.cc:262:slice$7303 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.data_intg [6], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$7302 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.data_intg [5], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$7301 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.data_intg [4], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$7300 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.data_intg [3], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$7299 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.data_intg [2], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$7298 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.data_intg [1], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$7297 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_user.data_intg [0], Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$7296 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[0].d_error, Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$6958 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [106]).
Adding EN signal on $auto$ff.cc:262:slice$6957 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [108], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [105]).
Adding EN signal on $auto$ff.cc:262:slice$6956 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [107], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [104]).
Adding EN signal on $auto$ff.cc:262:slice$6955 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [106], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [103]).
Adding EN signal on $auto$ff.cc:262:slice$6954 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [105], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [102]).
Adding EN signal on $auto$ff.cc:262:slice$6953 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [104], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [101]).
Adding EN signal on $auto$ff.cc:262:slice$6952 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [103], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [100]).
Adding EN signal on $auto$ff.cc:262:slice$6951 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [102], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [99]).
Adding EN signal on $auto$ff.cc:262:slice$6950 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [101], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [98]).
Adding EN signal on $auto$ff.cc:262:slice$6949 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [100], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [97]).
Adding EN signal on $auto$ff.cc:262:slice$6948 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [99], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [96]).
Adding EN signal on $auto$ff.cc:262:slice$6947 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [98], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [95]).
Adding EN signal on $auto$ff.cc:262:slice$6946 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [97], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [94]).
Adding EN signal on $auto$ff.cc:262:slice$6945 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [96], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [93]).
Adding EN signal on $auto$ff.cc:262:slice$6944 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [95], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [92]).
Adding EN signal on $auto$ff.cc:262:slice$6943 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [94], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [91]).
Adding EN signal on $auto$ff.cc:262:slice$6942 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [93], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [90]).
Adding EN signal on $auto$ff.cc:262:slice$6941 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [92], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [89]).
Adding EN signal on $auto$ff.cc:262:slice$6940 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [91], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [88]).
Adding EN signal on $auto$ff.cc:262:slice$6939 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [90], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [87]).
Adding EN signal on $auto$ff.cc:262:slice$6938 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [89], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [86]).
Adding EN signal on $auto$ff.cc:262:slice$6937 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [88], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [85]).
Adding EN signal on $auto$ff.cc:262:slice$6936 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [87], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [84]).
Adding EN signal on $auto$ff.cc:262:slice$6935 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [86], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [83]).
Adding EN signal on $auto$ff.cc:262:slice$6934 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [85], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [82]).
Adding EN signal on $auto$ff.cc:262:slice$6933 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [84], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [81]).
Adding EN signal on $auto$ff.cc:262:slice$6932 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [83], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [80]).
Adding EN signal on $auto$ff.cc:262:slice$6931 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [82], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [79]).
Adding EN signal on $auto$ff.cc:262:slice$6930 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [81], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [78]).
Adding EN signal on $auto$ff.cc:262:slice$6929 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [80], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [77]).
Adding EN signal on $auto$ff.cc:262:slice$6928 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [79], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [76]).
Adding EN signal on $auto$ff.cc:262:slice$6927 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [78], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [75]).
Adding EN signal on $auto$ff.cc:262:slice$6926 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [77], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [74]).
Adding EN signal on $auto$ff.cc:262:slice$6925 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [76], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [73]).
Adding EN signal on $auto$ff.cc:262:slice$6924 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [75], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [72]).
Adding EN signal on $auto$ff.cc:262:slice$6923 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [74], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [71]).
Adding EN signal on $auto$ff.cc:262:slice$6922 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [73], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [70]).
Adding EN signal on $auto$ff.cc:262:slice$6921 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [72], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [69]).
Adding EN signal on $auto$ff.cc:262:slice$6920 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [71], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [68]).
Adding EN signal on $auto$ff.cc:262:slice$6919 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [70], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [67]).
Adding EN signal on $auto$ff.cc:262:slice$6918 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [69], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [66]).
Adding EN signal on $auto$ff.cc:262:slice$6917 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [68], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [65]).
Adding EN signal on $auto$ff.cc:262:slice$6916 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [67], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [64]).
Adding EN signal on $auto$ff.cc:262:slice$6915 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [66], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [63]).
Adding EN signal on $auto$ff.cc:262:slice$6914 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [65], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [62]).
Adding EN signal on $auto$ff.cc:262:slice$6913 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [64], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [61]).
Adding EN signal on $auto$ff.cc:262:slice$6912 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [63], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [60]).
Adding EN signal on $auto$ff.cc:262:slice$6911 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [62], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [59]).
Adding EN signal on $auto$ff.cc:262:slice$6910 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [61], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [58]).
Adding EN signal on $auto$ff.cc:262:slice$6909 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [60], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [57]).
Adding EN signal on $auto$ff.cc:262:slice$6908 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [59], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [56]).
Adding EN signal on $auto$ff.cc:262:slice$6907 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [58], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [55]).
Adding EN signal on $auto$ff.cc:262:slice$6906 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [57], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [54]).
Adding EN signal on $auto$ff.cc:262:slice$6905 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [56], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [53]).
Adding EN signal on $auto$ff.cc:262:slice$6904 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [55], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [52]).
Adding EN signal on $auto$ff.cc:262:slice$6903 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [54], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [51]).
Adding EN signal on $auto$ff.cc:262:slice$6902 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [53], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [50]).
Adding EN signal on $auto$ff.cc:262:slice$6901 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [52], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [49]).
Adding EN signal on $auto$ff.cc:262:slice$6900 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [51], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [48]).
Adding EN signal on $auto$ff.cc:262:slice$6899 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [50], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [47]).
Adding EN signal on $auto$ff.cc:262:slice$6898 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [49], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [46]).
Adding EN signal on $auto$ff.cc:262:slice$6897 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [48], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [45]).
Adding EN signal on $auto$ff.cc:262:slice$6896 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [47], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [44]).
Adding EN signal on $auto$ff.cc:262:slice$6895 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [46], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [43]).
Adding EN signal on $auto$ff.cc:262:slice$6894 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [45], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [42]).
Adding EN signal on $auto$ff.cc:262:slice$6893 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [44], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [41]).
Adding EN signal on $auto$ff.cc:262:slice$6892 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [43], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [40]).
Adding EN signal on $auto$ff.cc:262:slice$6891 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [42], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [39]).
Adding EN signal on $auto$ff.cc:262:slice$6890 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [41], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [38]).
Adding EN signal on $auto$ff.cc:262:slice$6889 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [40], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [37]).
Adding EN signal on $auto$ff.cc:262:slice$6888 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [39], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [36]).
Adding EN signal on $auto$ff.cc:262:slice$6887 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [38], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [35]).
Adding EN signal on $auto$ff.cc:262:slice$6886 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [37], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [34]).
Adding EN signal on $auto$ff.cc:262:slice$6885 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [36], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [33]).
Adding EN signal on $auto$ff.cc:262:slice$6884 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [35], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [32]).
Adding EN signal on $auto$ff.cc:262:slice$6883 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [34], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [31]).
Adding EN signal on $auto$ff.cc:262:slice$6882 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [33], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [30]).
Adding EN signal on $auto$ff.cc:262:slice$6881 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [32], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [29]).
Adding EN signal on $auto$ff.cc:262:slice$6880 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [31], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [28]).
Adding EN signal on $auto$ff.cc:262:slice$6879 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [30], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [27]).
Adding EN signal on $auto$ff.cc:262:slice$6878 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [29], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [26]).
Adding EN signal on $auto$ff.cc:262:slice$6877 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [28], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [25]).
Adding EN signal on $auto$ff.cc:262:slice$6876 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [27], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [24]).
Adding EN signal on $auto$ff.cc:262:slice$6875 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [26], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [23]).
Adding EN signal on $auto$ff.cc:262:slice$6874 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [25], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [22]).
Adding EN signal on $auto$ff.cc:262:slice$6873 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [24], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [21]).
Adding EN signal on $auto$ff.cc:262:slice$6872 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [23], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [20]).
Adding EN signal on $auto$ff.cc:262:slice$6871 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [22], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [19]).
Adding EN signal on $auto$ff.cc:262:slice$6870 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [21], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [18]).
Adding EN signal on $auto$ff.cc:262:slice$6869 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [20], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [17]).
Adding EN signal on $auto$ff.cc:262:slice$6868 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [19], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [16]).
Adding EN signal on $auto$ff.cc:262:slice$6867 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [18], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [15]).
Adding EN signal on $auto$ff.cc:262:slice$6866 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [17], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [14]).
Adding EN signal on $auto$ff.cc:262:slice$6865 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [16], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [13]).
Adding EN signal on $auto$ff.cc:262:slice$6864 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [15], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [12]).
Adding EN signal on $auto$ff.cc:262:slice$6863 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [14], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [11]).
Adding EN signal on $auto$ff.cc:262:slice$6862 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [13], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [10]).
Adding EN signal on $auto$ff.cc:262:slice$6861 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [12], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [9]).
Adding EN signal on $auto$ff.cc:262:slice$6860 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [11], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [8]).
Adding EN signal on $auto$ff.cc:262:slice$6859 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [10], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$6858 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [9], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$6857 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [8], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$6856 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [7], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$6855 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [6], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$6854 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [5], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$6853 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [4], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$6852 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [3], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$6851 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [106]).
Adding EN signal on $auto$ff.cc:262:slice$6850 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [108], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [105]).
Adding EN signal on $auto$ff.cc:262:slice$6849 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [107], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [104]).
Adding EN signal on $auto$ff.cc:262:slice$6848 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [106], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [103]).
Adding EN signal on $auto$ff.cc:262:slice$6847 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [105], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [102]).
Adding EN signal on $auto$ff.cc:262:slice$6846 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [104], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [101]).
Adding EN signal on $auto$ff.cc:262:slice$6845 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [103], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [100]).
Adding EN signal on $auto$ff.cc:262:slice$6844 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [102], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [99]).
Adding EN signal on $auto$ff.cc:262:slice$6843 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [101], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [98]).
Adding EN signal on $auto$ff.cc:262:slice$6842 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [100], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [97]).
Adding EN signal on $auto$ff.cc:262:slice$6841 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [99], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [96]).
Adding EN signal on $auto$ff.cc:262:slice$6840 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [98], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [95]).
Adding EN signal on $auto$ff.cc:262:slice$6839 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [97], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [94]).
Adding EN signal on $auto$ff.cc:262:slice$6838 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [96], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [93]).
Adding EN signal on $auto$ff.cc:262:slice$6837 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [95], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [92]).
Adding EN signal on $auto$ff.cc:262:slice$6836 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [94], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [91]).
Adding EN signal on $auto$ff.cc:262:slice$6835 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [93], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [90]).
Adding EN signal on $auto$ff.cc:262:slice$6834 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [92], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [89]).
Adding EN signal on $auto$ff.cc:262:slice$6833 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [91], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [88]).
Adding EN signal on $auto$ff.cc:262:slice$6832 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [90], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [87]).
Adding EN signal on $auto$ff.cc:262:slice$6831 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [89], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [86]).
Adding EN signal on $auto$ff.cc:262:slice$6830 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [88], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [85]).
Adding EN signal on $auto$ff.cc:262:slice$6829 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [87], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [84]).
Adding EN signal on $auto$ff.cc:262:slice$6828 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [86], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [83]).
Adding EN signal on $auto$ff.cc:262:slice$6827 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [85], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [82]).
Adding EN signal on $auto$ff.cc:262:slice$6826 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [84], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [81]).
Adding EN signal on $auto$ff.cc:262:slice$6825 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [83], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [80]).
Adding EN signal on $auto$ff.cc:262:slice$6824 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [82], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [79]).
Adding EN signal on $auto$ff.cc:262:slice$6823 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [81], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [78]).
Adding EN signal on $auto$ff.cc:262:slice$6822 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [80], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [77]).
Adding EN signal on $auto$ff.cc:262:slice$6821 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [79], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [76]).
Adding EN signal on $auto$ff.cc:262:slice$6820 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [78], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [75]).
Adding EN signal on $auto$ff.cc:262:slice$6819 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [77], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [74]).
Adding EN signal on $auto$ff.cc:262:slice$6818 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [76], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [73]).
Adding EN signal on $auto$ff.cc:262:slice$6817 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [75], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [72]).
Adding EN signal on $auto$ff.cc:262:slice$6816 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [74], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [71]).
Adding EN signal on $auto$ff.cc:262:slice$6815 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [73], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [70]).
Adding EN signal on $auto$ff.cc:262:slice$6814 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [72], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [69]).
Adding EN signal on $auto$ff.cc:262:slice$6813 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [71], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [68]).
Adding EN signal on $auto$ff.cc:262:slice$6812 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [70], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [67]).
Adding EN signal on $auto$ff.cc:262:slice$6811 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [69], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [66]).
Adding EN signal on $auto$ff.cc:262:slice$6810 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [68], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [65]).
Adding EN signal on $auto$ff.cc:262:slice$6809 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [67], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [64]).
Adding EN signal on $auto$ff.cc:262:slice$6808 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [66], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [63]).
Adding EN signal on $auto$ff.cc:262:slice$6807 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [65], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [62]).
Adding EN signal on $auto$ff.cc:262:slice$6806 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [64], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [61]).
Adding EN signal on $auto$ff.cc:262:slice$6805 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [63], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [60]).
Adding EN signal on $auto$ff.cc:262:slice$6804 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [62], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [59]).
Adding EN signal on $auto$ff.cc:262:slice$6803 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [61], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [58]).
Adding EN signal on $auto$ff.cc:262:slice$6802 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [60], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [57]).
Adding EN signal on $auto$ff.cc:262:slice$6801 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [59], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [56]).
Adding EN signal on $auto$ff.cc:262:slice$6800 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [58], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [55]).
Adding EN signal on $auto$ff.cc:262:slice$6799 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [57], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [54]).
Adding EN signal on $auto$ff.cc:262:slice$6798 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [56], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [53]).
Adding EN signal on $auto$ff.cc:262:slice$6797 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [55], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [52]).
Adding EN signal on $auto$ff.cc:262:slice$6796 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [54], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [51]).
Adding EN signal on $auto$ff.cc:262:slice$6795 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [53], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [50]).
Adding EN signal on $auto$ff.cc:262:slice$6794 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [52], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [49]).
Adding EN signal on $auto$ff.cc:262:slice$6793 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [51], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [48]).
Adding EN signal on $auto$ff.cc:262:slice$6792 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [50], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [47]).
Adding EN signal on $auto$ff.cc:262:slice$6791 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [49], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [46]).
Adding EN signal on $auto$ff.cc:262:slice$6790 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [48], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [45]).
Adding EN signal on $auto$ff.cc:262:slice$6789 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [47], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [44]).
Adding EN signal on $auto$ff.cc:262:slice$6788 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [46], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [43]).
Adding EN signal on $auto$ff.cc:262:slice$6787 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [45], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [42]).
Adding EN signal on $auto$ff.cc:262:slice$6786 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [44], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [41]).
Adding EN signal on $auto$ff.cc:262:slice$6785 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [43], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [40]).
Adding EN signal on $auto$ff.cc:262:slice$6784 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [42], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [39]).
Adding EN signal on $auto$ff.cc:262:slice$6783 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [41], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [38]).
Adding EN signal on $auto$ff.cc:262:slice$6782 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [40], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [37]).
Adding EN signal on $auto$ff.cc:262:slice$6781 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [39], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [36]).
Adding EN signal on $auto$ff.cc:262:slice$6780 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [38], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [35]).
Adding EN signal on $auto$ff.cc:262:slice$6779 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [37], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [34]).
Adding EN signal on $auto$ff.cc:262:slice$6778 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [36], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [33]).
Adding EN signal on $auto$ff.cc:262:slice$6777 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [35], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [32]).
Adding EN signal on $auto$ff.cc:262:slice$6776 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [34], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [31]).
Adding EN signal on $auto$ff.cc:262:slice$6775 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [33], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [30]).
Adding EN signal on $auto$ff.cc:262:slice$6774 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [32], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [29]).
Adding EN signal on $auto$ff.cc:262:slice$6773 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [31], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [28]).
Adding EN signal on $auto$ff.cc:262:slice$6772 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [30], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [27]).
Adding EN signal on $auto$ff.cc:262:slice$6771 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [29], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [26]).
Adding EN signal on $auto$ff.cc:262:slice$6770 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [28], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [25]).
Adding EN signal on $auto$ff.cc:262:slice$6769 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [27], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [24]).
Adding EN signal on $auto$ff.cc:262:slice$6768 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [26], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [23]).
Adding EN signal on $auto$ff.cc:262:slice$6767 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [25], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [22]).
Adding EN signal on $auto$ff.cc:262:slice$6766 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [24], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [21]).
Adding EN signal on $auto$ff.cc:262:slice$6765 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [23], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [20]).
Adding EN signal on $auto$ff.cc:262:slice$6764 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [22], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [19]).
Adding EN signal on $auto$ff.cc:262:slice$6763 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [21], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [18]).
Adding EN signal on $auto$ff.cc:262:slice$6762 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [20], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [17]).
Adding EN signal on $auto$ff.cc:262:slice$6761 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [19], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [16]).
Adding EN signal on $auto$ff.cc:262:slice$6760 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [18], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [15]).
Adding EN signal on $auto$ff.cc:262:slice$6759 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [17], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [14]).
Adding EN signal on $auto$ff.cc:262:slice$6758 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [16], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [13]).
Adding EN signal on $auto$ff.cc:262:slice$6757 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [15], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [12]).
Adding EN signal on $auto$ff.cc:262:slice$6756 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [14], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [11]).
Adding EN signal on $auto$ff.cc:262:slice$6755 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [13], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [10]).
Adding EN signal on $auto$ff.cc:262:slice$6754 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [12], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [9]).
Adding EN signal on $auto$ff.cc:262:slice$6753 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [11], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [8]).
Adding EN signal on $auto$ff.cc:262:slice$6752 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [10], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$6751 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [9], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$6750 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [8], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$6749 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [7], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$6748 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [6], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$6747 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [5], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$6746 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [4], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$6745 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [3], Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$6536 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [64], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [63]).
Adding EN signal on $auto$ff.cc:262:slice$6535 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [63], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [62]).
Adding EN signal on $auto$ff.cc:262:slice$6534 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [62], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [61]).
Adding EN signal on $auto$ff.cc:262:slice$6533 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [61], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [60]).
Adding EN signal on $auto$ff.cc:262:slice$6532 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [60], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [59]).
Adding EN signal on $auto$ff.cc:262:slice$6531 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [59], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [58]).
Adding EN signal on $auto$ff.cc:262:slice$6530 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [58], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [57]).
Adding EN signal on $auto$ff.cc:262:slice$6529 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [57], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [56]).
Adding EN signal on $auto$ff.cc:262:slice$6528 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [56], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [55]).
Adding EN signal on $auto$ff.cc:262:slice$6527 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [55], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [54]).
Adding EN signal on $auto$ff.cc:262:slice$6526 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [54], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [53]).
Adding EN signal on $auto$ff.cc:262:slice$6525 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [53], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [52]).
Adding EN signal on $auto$ff.cc:262:slice$6524 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [52], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [51]).
Adding EN signal on $auto$ff.cc:262:slice$6523 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [51], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [50]).
Adding EN signal on $auto$ff.cc:262:slice$6522 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [50], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [49]).
Adding EN signal on $auto$ff.cc:262:slice$6521 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [49], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [48]).
Adding EN signal on $auto$ff.cc:262:slice$6520 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.tl_d_i.d_sink, Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [47]).
Adding EN signal on $auto$ff.cc:262:slice$6519 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [47], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [46]).
Adding EN signal on $auto$ff.cc:262:slice$6518 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [46], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [45]).
Adding EN signal on $auto$ff.cc:262:slice$6517 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [45], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [44]).
Adding EN signal on $auto$ff.cc:262:slice$6516 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [44], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [43]).
Adding EN signal on $auto$ff.cc:262:slice$6515 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [43], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [42]).
Adding EN signal on $auto$ff.cc:262:slice$6514 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [42], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [41]).
Adding EN signal on $auto$ff.cc:262:slice$6513 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [41], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [40]).
Adding EN signal on $auto$ff.cc:262:slice$6512 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [40], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [39]).
Adding EN signal on $auto$ff.cc:262:slice$6511 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [39], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [38]).
Adding EN signal on $auto$ff.cc:262:slice$6510 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [38], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [37]).
Adding EN signal on $auto$ff.cc:262:slice$6509 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [37], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [36]).
Adding EN signal on $auto$ff.cc:262:slice$6508 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [36], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [35]).
Adding EN signal on $auto$ff.cc:262:slice$6507 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [35], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [34]).
Adding EN signal on $auto$ff.cc:262:slice$6506 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [34], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [33]).
Adding EN signal on $auto$ff.cc:262:slice$6505 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [33], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [32]).
Adding EN signal on $auto$ff.cc:262:slice$6504 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [32], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [31]).
Adding EN signal on $auto$ff.cc:262:slice$6503 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [31], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [30]).
Adding EN signal on $auto$ff.cc:262:slice$6502 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [30], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [29]).
Adding EN signal on $auto$ff.cc:262:slice$6501 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [29], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [28]).
Adding EN signal on $auto$ff.cc:262:slice$6500 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [28], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [27]).
Adding EN signal on $auto$ff.cc:262:slice$6499 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [27], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [26]).
Adding EN signal on $auto$ff.cc:262:slice$6498 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [26], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [25]).
Adding EN signal on $auto$ff.cc:262:slice$6497 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [25], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [24]).
Adding EN signal on $auto$ff.cc:262:slice$6496 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [24], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [23]).
Adding EN signal on $auto$ff.cc:262:slice$6495 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [23], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [22]).
Adding EN signal on $auto$ff.cc:262:slice$6494 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [22], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [21]).
Adding EN signal on $auto$ff.cc:262:slice$6493 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [21], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [20]).
Adding EN signal on $auto$ff.cc:262:slice$6492 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [20], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [19]).
Adding EN signal on $auto$ff.cc:262:slice$6491 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [19], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [18]).
Adding EN signal on $auto$ff.cc:262:slice$6490 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [18], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [17]).
Adding EN signal on $auto$ff.cc:262:slice$6489 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [17], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [16]).
Adding EN signal on $auto$ff.cc:262:slice$6488 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [16], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [15]).
Adding EN signal on $auto$ff.cc:262:slice$6487 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [15], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [14]).
Adding EN signal on $auto$ff.cc:262:slice$6486 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [14], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [13]).
Adding EN signal on $auto$ff.cc:262:slice$6485 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [13], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [12]).
Adding EN signal on $auto$ff.cc:262:slice$6484 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [12], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [11]).
Adding EN signal on $auto$ff.cc:262:slice$6483 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [11], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [10]).
Adding EN signal on $auto$ff.cc:262:slice$6482 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [10], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [9]).
Adding EN signal on $auto$ff.cc:262:slice$6481 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [9], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [8]).
Adding EN signal on $auto$ff.cc:262:slice$6480 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [8], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$6479 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [7], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$6478 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [6], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$6477 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [5], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$6476 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [4], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$6475 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [3], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$6474 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [2], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$6473 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.tl_d_i.d_error, Q = \fifo_h.rspfifo.gen_normal_fifo.storage[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$6472 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [64], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [63]).
Adding EN signal on $auto$ff.cc:262:slice$6471 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [63], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [62]).
Adding EN signal on $auto$ff.cc:262:slice$6470 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [62], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [61]).
Adding EN signal on $auto$ff.cc:262:slice$6469 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [61], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [60]).
Adding EN signal on $auto$ff.cc:262:slice$6468 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [60], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [59]).
Adding EN signal on $auto$ff.cc:262:slice$6467 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [59], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [58]).
Adding EN signal on $auto$ff.cc:262:slice$6466 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [58], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [57]).
Adding EN signal on $auto$ff.cc:262:slice$6465 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [57], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [56]).
Adding EN signal on $auto$ff.cc:262:slice$6464 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [56], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [55]).
Adding EN signal on $auto$ff.cc:262:slice$6463 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [55], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [54]).
Adding EN signal on $auto$ff.cc:262:slice$6462 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [54], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [53]).
Adding EN signal on $auto$ff.cc:262:slice$6461 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [53], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [52]).
Adding EN signal on $auto$ff.cc:262:slice$6460 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [52], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [51]).
Adding EN signal on $auto$ff.cc:262:slice$6459 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [51], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [50]).
Adding EN signal on $auto$ff.cc:262:slice$6458 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [50], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [49]).
Adding EN signal on $auto$ff.cc:262:slice$6457 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [49], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [48]).
Adding EN signal on $auto$ff.cc:262:slice$6456 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.tl_d_i.d_sink, Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [47]).
Adding EN signal on $auto$ff.cc:262:slice$6455 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [47], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [46]).
Adding EN signal on $auto$ff.cc:262:slice$6454 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [46], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [45]).
Adding EN signal on $auto$ff.cc:262:slice$6453 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [45], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [44]).
Adding EN signal on $auto$ff.cc:262:slice$6452 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [44], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [43]).
Adding EN signal on $auto$ff.cc:262:slice$6451 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [43], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [42]).
Adding EN signal on $auto$ff.cc:262:slice$6450 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [42], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [41]).
Adding EN signal on $auto$ff.cc:262:slice$6449 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [41], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [40]).
Adding EN signal on $auto$ff.cc:262:slice$6448 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [40], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [39]).
Adding EN signal on $auto$ff.cc:262:slice$6447 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [39], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [38]).
Adding EN signal on $auto$ff.cc:262:slice$6446 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [38], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [37]).
Adding EN signal on $auto$ff.cc:262:slice$6445 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [37], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [36]).
Adding EN signal on $auto$ff.cc:262:slice$6444 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [36], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [35]).
Adding EN signal on $auto$ff.cc:262:slice$6443 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [35], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [34]).
Adding EN signal on $auto$ff.cc:262:slice$6442 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [34], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [33]).
Adding EN signal on $auto$ff.cc:262:slice$6441 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [33], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [32]).
Adding EN signal on $auto$ff.cc:262:slice$6440 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [32], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [31]).
Adding EN signal on $auto$ff.cc:262:slice$6439 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [31], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [30]).
Adding EN signal on $auto$ff.cc:262:slice$6438 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [30], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [29]).
Adding EN signal on $auto$ff.cc:262:slice$6437 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [29], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [28]).
Adding EN signal on $auto$ff.cc:262:slice$6436 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [28], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [27]).
Adding EN signal on $auto$ff.cc:262:slice$6435 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [27], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [26]).
Adding EN signal on $auto$ff.cc:262:slice$6434 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [26], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [25]).
Adding EN signal on $auto$ff.cc:262:slice$6433 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [25], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [24]).
Adding EN signal on $auto$ff.cc:262:slice$6432 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [24], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [23]).
Adding EN signal on $auto$ff.cc:262:slice$6431 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [23], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [22]).
Adding EN signal on $auto$ff.cc:262:slice$6430 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [22], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [21]).
Adding EN signal on $auto$ff.cc:262:slice$6429 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [21], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [20]).
Adding EN signal on $auto$ff.cc:262:slice$6428 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [20], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [19]).
Adding EN signal on $auto$ff.cc:262:slice$6427 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [19], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [18]).
Adding EN signal on $auto$ff.cc:262:slice$6426 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [18], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [17]).
Adding EN signal on $auto$ff.cc:262:slice$6425 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [17], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [16]).
Adding EN signal on $auto$ff.cc:262:slice$6424 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [16], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [15]).
Adding EN signal on $auto$ff.cc:262:slice$6423 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [15], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [14]).
Adding EN signal on $auto$ff.cc:262:slice$6422 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [14], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [13]).
Adding EN signal on $auto$ff.cc:262:slice$6421 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [13], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [12]).
Adding EN signal on $auto$ff.cc:262:slice$6420 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [12], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [11]).
Adding EN signal on $auto$ff.cc:262:slice$6419 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [11], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [10]).
Adding EN signal on $auto$ff.cc:262:slice$6418 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [10], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [9]).
Adding EN signal on $auto$ff.cc:262:slice$6417 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [9], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [8]).
Adding EN signal on $auto$ff.cc:262:slice$6416 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [8], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$6415 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [7], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$6414 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [6], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$6413 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [5], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$6412 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [4], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$6411 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [3], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$6410 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.rspfifo.wdata [2], Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$6409 ($_DFF_P_) from module tlul_socket_1n (D = \fifo_h.tl_d_i.d_error, Q = \fifo_h.rspfifo.gen_normal_fifo.storage[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5639 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_opcode [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [109]).
Adding EN signal on $auto$ff.cc:262:slice$5638 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_opcode [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [108]).
Adding EN signal on $auto$ff.cc:262:slice$5637 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_opcode [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [107]).
Adding EN signal on $auto$ff.cc:262:slice$5636 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_param [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [106]).
Adding EN signal on $auto$ff.cc:262:slice$5635 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_param [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [105]).
Adding EN signal on $auto$ff.cc:262:slice$5634 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_param [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [104]).
Adding EN signal on $auto$ff.cc:262:slice$5633 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_size [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [103]).
Adding EN signal on $auto$ff.cc:262:slice$5632 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_size [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [102]).
Adding EN signal on $auto$ff.cc:262:slice$5631 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_source [7], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [101]).
Adding EN signal on $auto$ff.cc:262:slice$5630 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_source [6], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [100]).
Adding EN signal on $auto$ff.cc:262:slice$5629 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_source [5], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [99]).
Adding EN signal on $auto$ff.cc:262:slice$5628 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_source [4], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [98]).
Adding EN signal on $auto$ff.cc:262:slice$5627 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_source [3], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [97]).
Adding EN signal on $auto$ff.cc:262:slice$5626 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_source [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [96]).
Adding EN signal on $auto$ff.cc:262:slice$5625 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_source [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [95]).
Adding EN signal on $auto$ff.cc:262:slice$5624 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_source [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [94]).
Adding EN signal on $auto$ff.cc:262:slice$5623 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [31], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [93]).
Adding EN signal on $auto$ff.cc:262:slice$5622 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [30], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [92]).
Adding EN signal on $auto$ff.cc:262:slice$5621 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [29], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [91]).
Adding EN signal on $auto$ff.cc:262:slice$5620 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [28], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [90]).
Adding EN signal on $auto$ff.cc:262:slice$5619 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [27], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [89]).
Adding EN signal on $auto$ff.cc:262:slice$5618 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [26], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [88]).
Adding EN signal on $auto$ff.cc:262:slice$5617 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [25], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [87]).
Adding EN signal on $auto$ff.cc:262:slice$5616 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [24], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [86]).
Adding EN signal on $auto$ff.cc:262:slice$5615 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [23], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [85]).
Adding EN signal on $auto$ff.cc:262:slice$5614 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [22], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [84]).
Adding EN signal on $auto$ff.cc:262:slice$5613 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [21], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [83]).
Adding EN signal on $auto$ff.cc:262:slice$5612 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [20], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [82]).
Adding EN signal on $auto$ff.cc:262:slice$5611 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [19], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [81]).
Adding EN signal on $auto$ff.cc:262:slice$5610 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [18], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [80]).
Adding EN signal on $auto$ff.cc:262:slice$5609 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [17], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [79]).
Adding EN signal on $auto$ff.cc:262:slice$5608 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [16], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [78]).
Adding EN signal on $auto$ff.cc:262:slice$5607 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [15], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [77]).
Adding EN signal on $auto$ff.cc:262:slice$5606 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [14], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [76]).
Adding EN signal on $auto$ff.cc:262:slice$5605 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [13], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [75]).
Adding EN signal on $auto$ff.cc:262:slice$5604 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [12], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [74]).
Adding EN signal on $auto$ff.cc:262:slice$5603 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [11], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [73]).
Adding EN signal on $auto$ff.cc:262:slice$5602 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [10], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [72]).
Adding EN signal on $auto$ff.cc:262:slice$5601 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [9], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [71]).
Adding EN signal on $auto$ff.cc:262:slice$5600 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [8], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [70]).
Adding EN signal on $auto$ff.cc:262:slice$5599 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [7], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [69]).
Adding EN signal on $auto$ff.cc:262:slice$5598 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [6], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [68]).
Adding EN signal on $auto$ff.cc:262:slice$5597 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [5], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [67]).
Adding EN signal on $auto$ff.cc:262:slice$5596 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [4], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [66]).
Adding EN signal on $auto$ff.cc:262:slice$5595 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [3], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [65]).
Adding EN signal on $auto$ff.cc:262:slice$5594 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [64]).
Adding EN signal on $auto$ff.cc:262:slice$5593 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [63]).
Adding EN signal on $auto$ff.cc:262:slice$5592 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [62]).
Adding EN signal on $auto$ff.cc:262:slice$5591 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_mask [3], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [61]).
Adding EN signal on $auto$ff.cc:262:slice$5590 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_mask [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [60]).
Adding EN signal on $auto$ff.cc:262:slice$5589 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_mask [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [59]).
Adding EN signal on $auto$ff.cc:262:slice$5588 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_mask [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [58]).
Adding EN signal on $auto$ff.cc:262:slice$5587 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [31], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [57]).
Adding EN signal on $auto$ff.cc:262:slice$5586 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [30], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [56]).
Adding EN signal on $auto$ff.cc:262:slice$5585 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [29], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [55]).
Adding EN signal on $auto$ff.cc:262:slice$5584 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [28], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [54]).
Adding EN signal on $auto$ff.cc:262:slice$5583 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [27], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [53]).
Adding EN signal on $auto$ff.cc:262:slice$5582 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [26], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [52]).
Adding EN signal on $auto$ff.cc:262:slice$5581 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [25], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [51]).
Adding EN signal on $auto$ff.cc:262:slice$5580 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [24], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [50]).
Adding EN signal on $auto$ff.cc:262:slice$5579 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [23], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [49]).
Adding EN signal on $auto$ff.cc:262:slice$5578 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [22], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [48]).
Adding EN signal on $auto$ff.cc:262:slice$5577 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [21], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [47]).
Adding EN signal on $auto$ff.cc:262:slice$5576 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [20], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [46]).
Adding EN signal on $auto$ff.cc:262:slice$5575 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [19], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [45]).
Adding EN signal on $auto$ff.cc:262:slice$5574 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [18], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [44]).
Adding EN signal on $auto$ff.cc:262:slice$5573 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [17], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [43]).
Adding EN signal on $auto$ff.cc:262:slice$5572 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [16], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [42]).
Adding EN signal on $auto$ff.cc:262:slice$5571 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [15], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [41]).
Adding EN signal on $auto$ff.cc:262:slice$5570 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [14], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [40]).
Adding EN signal on $auto$ff.cc:262:slice$5569 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [13], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [39]).
Adding EN signal on $auto$ff.cc:262:slice$5568 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [12], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [38]).
Adding EN signal on $auto$ff.cc:262:slice$5567 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [11], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [37]).
Adding EN signal on $auto$ff.cc:262:slice$5566 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [10], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [36]).
Adding EN signal on $auto$ff.cc:262:slice$5565 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [9], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [35]).
Adding EN signal on $auto$ff.cc:262:slice$5564 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [8], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [34]).
Adding EN signal on $auto$ff.cc:262:slice$5563 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [7], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [33]).
Adding EN signal on $auto$ff.cc:262:slice$5562 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [6], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [32]).
Adding EN signal on $auto$ff.cc:262:slice$5561 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [5], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [31]).
Adding EN signal on $auto$ff.cc:262:slice$5560 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [4], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [30]).
Adding EN signal on $auto$ff.cc:262:slice$5559 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [3], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [29]).
Adding EN signal on $auto$ff.cc:262:slice$5558 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [28]).
Adding EN signal on $auto$ff.cc:262:slice$5557 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [27]).
Adding EN signal on $auto$ff.cc:262:slice$5556 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [26]).
Adding EN signal on $auto$ff.cc:262:slice$5555 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.rsvd [4], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [25]).
Adding EN signal on $auto$ff.cc:262:slice$5554 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.rsvd [3], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [24]).
Adding EN signal on $auto$ff.cc:262:slice$5553 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.rsvd [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [23]).
Adding EN signal on $auto$ff.cc:262:slice$5552 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.rsvd [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [22]).
Adding EN signal on $auto$ff.cc:262:slice$5551 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.rsvd [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [21]).
Adding EN signal on $auto$ff.cc:262:slice$5550 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.instr_type [3], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [20]).
Adding EN signal on $auto$ff.cc:262:slice$5549 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.instr_type [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [19]).
Adding EN signal on $auto$ff.cc:262:slice$5548 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.instr_type [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [18]).
Adding EN signal on $auto$ff.cc:262:slice$5547 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.instr_type [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [17]).
Adding EN signal on $auto$ff.cc:262:slice$5546 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.cmd_intg [6], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [16]).
Adding EN signal on $auto$ff.cc:262:slice$5545 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.cmd_intg [5], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [15]).
Adding EN signal on $auto$ff.cc:262:slice$5544 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.cmd_intg [4], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [14]).
Adding EN signal on $auto$ff.cc:262:slice$5543 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.cmd_intg [3], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [13]).
Adding EN signal on $auto$ff.cc:262:slice$5542 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.cmd_intg [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [12]).
Adding EN signal on $auto$ff.cc:262:slice$5541 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.cmd_intg [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [11]).
Adding EN signal on $auto$ff.cc:262:slice$5540 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.cmd_intg [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [10]).
Adding EN signal on $auto$ff.cc:262:slice$5539 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.data_intg [6], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [9]).
Adding EN signal on $auto$ff.cc:262:slice$5538 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.data_intg [5], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [8]).
Adding EN signal on $auto$ff.cc:262:slice$5537 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.data_intg [4], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5536 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.data_intg [3], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5535 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.data_intg [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5534 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.data_intg [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5533 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.data_intg [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5532 ($_DFF_P_) from module tlul_socket_1n (D = \dev_select_i [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5531 ($_DFF_P_) from module tlul_socket_1n (D = \dev_select_i [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5530 ($_DFF_P_) from module tlul_socket_1n (D = \dev_select_i [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5301 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_opcode [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [109]).
Adding EN signal on $auto$ff.cc:262:slice$5300 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_opcode [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [108]).
Adding EN signal on $auto$ff.cc:262:slice$5299 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_opcode [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [107]).
Adding EN signal on $auto$ff.cc:262:slice$5298 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_param [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [106]).
Adding EN signal on $auto$ff.cc:262:slice$5297 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_param [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [105]).
Adding EN signal on $auto$ff.cc:262:slice$5296 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_param [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [104]).
Adding EN signal on $auto$ff.cc:262:slice$5295 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_size [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [103]).
Adding EN signal on $auto$ff.cc:262:slice$5294 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_size [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [102]).
Adding EN signal on $auto$ff.cc:262:slice$5293 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_source [7], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [101]).
Adding EN signal on $auto$ff.cc:262:slice$5292 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_source [6], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [100]).
Adding EN signal on $auto$ff.cc:262:slice$5291 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_source [5], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [99]).
Adding EN signal on $auto$ff.cc:262:slice$5290 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_source [4], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [98]).
Adding EN signal on $auto$ff.cc:262:slice$5289 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_source [3], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [97]).
Adding EN signal on $auto$ff.cc:262:slice$5288 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_source [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [96]).
Adding EN signal on $auto$ff.cc:262:slice$5287 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_source [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [95]).
Adding EN signal on $auto$ff.cc:262:slice$5286 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_source [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [94]).
Adding EN signal on $auto$ff.cc:262:slice$5285 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [31], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [93]).
Adding EN signal on $auto$ff.cc:262:slice$5284 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [30], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [92]).
Adding EN signal on $auto$ff.cc:262:slice$5283 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [29], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [91]).
Adding EN signal on $auto$ff.cc:262:slice$5282 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [28], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [90]).
Adding EN signal on $auto$ff.cc:262:slice$5281 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [27], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [89]).
Adding EN signal on $auto$ff.cc:262:slice$5280 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [26], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [88]).
Adding EN signal on $auto$ff.cc:262:slice$5279 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [25], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [87]).
Adding EN signal on $auto$ff.cc:262:slice$5278 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [24], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [86]).
Adding EN signal on $auto$ff.cc:262:slice$5277 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [23], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [85]).
Adding EN signal on $auto$ff.cc:262:slice$5276 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [22], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [84]).
Adding EN signal on $auto$ff.cc:262:slice$5275 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [21], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [83]).
Adding EN signal on $auto$ff.cc:262:slice$5274 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [20], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [82]).
Adding EN signal on $auto$ff.cc:262:slice$5273 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [19], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [81]).
Adding EN signal on $auto$ff.cc:262:slice$5272 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [18], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [80]).
Adding EN signal on $auto$ff.cc:262:slice$5271 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [17], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [79]).
Adding EN signal on $auto$ff.cc:262:slice$5270 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [16], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [78]).
Adding EN signal on $auto$ff.cc:262:slice$5269 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [15], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [77]).
Adding EN signal on $auto$ff.cc:262:slice$5268 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [14], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [76]).
Adding EN signal on $auto$ff.cc:262:slice$5267 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [13], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [75]).
Adding EN signal on $auto$ff.cc:262:slice$5266 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [12], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [74]).
Adding EN signal on $auto$ff.cc:262:slice$5265 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [11], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [73]).
Adding EN signal on $auto$ff.cc:262:slice$5264 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [10], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [72]).
Adding EN signal on $auto$ff.cc:262:slice$5263 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [9], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [71]).
Adding EN signal on $auto$ff.cc:262:slice$5262 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [8], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [70]).
Adding EN signal on $auto$ff.cc:262:slice$5261 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [7], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [69]).
Adding EN signal on $auto$ff.cc:262:slice$5260 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [6], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [68]).
Adding EN signal on $auto$ff.cc:262:slice$5259 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [5], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [67]).
Adding EN signal on $auto$ff.cc:262:slice$5258 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [4], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [66]).
Adding EN signal on $auto$ff.cc:262:slice$5257 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [3], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [65]).
Adding EN signal on $auto$ff.cc:262:slice$5256 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [64]).
Adding EN signal on $auto$ff.cc:262:slice$5255 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [63]).
Adding EN signal on $auto$ff.cc:262:slice$5254 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_address [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [62]).
Adding EN signal on $auto$ff.cc:262:slice$5253 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_mask [3], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [61]).
Adding EN signal on $auto$ff.cc:262:slice$5252 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_mask [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [60]).
Adding EN signal on $auto$ff.cc:262:slice$5251 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_mask [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [59]).
Adding EN signal on $auto$ff.cc:262:slice$5250 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_mask [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [58]).
Adding EN signal on $auto$ff.cc:262:slice$5249 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [31], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [57]).
Adding EN signal on $auto$ff.cc:262:slice$5248 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [30], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [56]).
Adding EN signal on $auto$ff.cc:262:slice$5247 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [29], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [55]).
Adding EN signal on $auto$ff.cc:262:slice$5246 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [28], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [54]).
Adding EN signal on $auto$ff.cc:262:slice$5245 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [27], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [53]).
Adding EN signal on $auto$ff.cc:262:slice$5244 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [26], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [52]).
Adding EN signal on $auto$ff.cc:262:slice$5243 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [25], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [51]).
Adding EN signal on $auto$ff.cc:262:slice$5242 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [24], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [50]).
Adding EN signal on $auto$ff.cc:262:slice$5241 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [23], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [49]).
Adding EN signal on $auto$ff.cc:262:slice$5240 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [22], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [48]).
Adding EN signal on $auto$ff.cc:262:slice$5239 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [21], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [47]).
Adding EN signal on $auto$ff.cc:262:slice$5238 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [20], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [46]).
Adding EN signal on $auto$ff.cc:262:slice$5237 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [19], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [45]).
Adding EN signal on $auto$ff.cc:262:slice$5236 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [18], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [44]).
Adding EN signal on $auto$ff.cc:262:slice$5235 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [17], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [43]).
Adding EN signal on $auto$ff.cc:262:slice$5234 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [16], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [42]).
Adding EN signal on $auto$ff.cc:262:slice$5233 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [15], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [41]).
Adding EN signal on $auto$ff.cc:262:slice$5232 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [14], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [40]).
Adding EN signal on $auto$ff.cc:262:slice$5231 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [13], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [39]).
Adding EN signal on $auto$ff.cc:262:slice$5230 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [12], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [38]).
Adding EN signal on $auto$ff.cc:262:slice$5229 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [11], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [37]).
Adding EN signal on $auto$ff.cc:262:slice$5228 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [10], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [36]).
Adding EN signal on $auto$ff.cc:262:slice$5227 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [9], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [35]).
Adding EN signal on $auto$ff.cc:262:slice$5226 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [8], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [34]).
Adding EN signal on $auto$ff.cc:262:slice$5225 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [7], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [33]).
Adding EN signal on $auto$ff.cc:262:slice$5224 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [6], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [32]).
Adding EN signal on $auto$ff.cc:262:slice$5223 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [5], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [31]).
Adding EN signal on $auto$ff.cc:262:slice$5222 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [4], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [30]).
Adding EN signal on $auto$ff.cc:262:slice$5221 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [3], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [29]).
Adding EN signal on $auto$ff.cc:262:slice$5220 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [28]).
Adding EN signal on $auto$ff.cc:262:slice$5219 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [27]).
Adding EN signal on $auto$ff.cc:262:slice$5218 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_data [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [26]).
Adding EN signal on $auto$ff.cc:262:slice$5217 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.rsvd [4], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [25]).
Adding EN signal on $auto$ff.cc:262:slice$5216 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.rsvd [3], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [24]).
Adding EN signal on $auto$ff.cc:262:slice$5215 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.rsvd [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [23]).
Adding EN signal on $auto$ff.cc:262:slice$5214 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.rsvd [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [22]).
Adding EN signal on $auto$ff.cc:262:slice$5213 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.rsvd [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [21]).
Adding EN signal on $auto$ff.cc:262:slice$5212 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.instr_type [3], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [20]).
Adding EN signal on $auto$ff.cc:262:slice$5211 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.instr_type [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [19]).
Adding EN signal on $auto$ff.cc:262:slice$5210 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.instr_type [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [18]).
Adding EN signal on $auto$ff.cc:262:slice$5209 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.instr_type [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [17]).
Adding EN signal on $auto$ff.cc:262:slice$5208 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.cmd_intg [6], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [16]).
Adding EN signal on $auto$ff.cc:262:slice$5207 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.cmd_intg [5], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [15]).
Adding EN signal on $auto$ff.cc:262:slice$5206 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.cmd_intg [4], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [14]).
Adding EN signal on $auto$ff.cc:262:slice$5205 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.cmd_intg [3], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [13]).
Adding EN signal on $auto$ff.cc:262:slice$5204 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.cmd_intg [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [12]).
Adding EN signal on $auto$ff.cc:262:slice$5203 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.cmd_intg [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [11]).
Adding EN signal on $auto$ff.cc:262:slice$5202 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.cmd_intg [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [10]).
Adding EN signal on $auto$ff.cc:262:slice$5201 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.data_intg [6], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [9]).
Adding EN signal on $auto$ff.cc:262:slice$5200 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.data_intg [5], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [8]).
Adding EN signal on $auto$ff.cc:262:slice$5199 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.data_intg [4], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5198 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.data_intg [3], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5197 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.data_intg [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5196 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.data_intg [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5195 ($_DFF_P_) from module tlul_socket_1n (D = \tl_h_i.a_user.data_intg [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5194 ($_DFF_P_) from module tlul_socket_1n (D = \dev_select_i [2], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5193 ($_DFF_P_) from module tlul_socket_1n (D = \dev_select_i [1], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5192 ($_DFF_P_) from module tlul_socket_1n (D = \dev_select_i [0], Q = \fifo_h.reqfifo.gen_normal_fifo.storage[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$10084 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_opcode [2], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [63]).
Adding EN signal on $auto$ff.cc:262:slice$10083 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_opcode [1], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [62]).
Adding EN signal on $auto$ff.cc:262:slice$10082 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_opcode [0], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [61]).
Adding EN signal on $auto$ff.cc:262:slice$10081 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_param [2], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [60]).
Adding EN signal on $auto$ff.cc:262:slice$10080 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_param [1], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [59]).
Adding EN signal on $auto$ff.cc:262:slice$10079 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_param [0], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [58]).
Adding EN signal on $auto$ff.cc:262:slice$10078 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_size [1], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [57]).
Adding EN signal on $auto$ff.cc:262:slice$10077 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_size [0], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [56]).
Adding EN signal on $auto$ff.cc:262:slice$10076 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_source [7], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [55]).
Adding EN signal on $auto$ff.cc:262:slice$10075 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_source [6], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [54]).
Adding EN signal on $auto$ff.cc:262:slice$10074 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_source [5], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [53]).
Adding EN signal on $auto$ff.cc:262:slice$10073 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_source [4], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [52]).
Adding EN signal on $auto$ff.cc:262:slice$10072 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_source [3], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [51]).
Adding EN signal on $auto$ff.cc:262:slice$10071 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_source [2], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [50]).
Adding EN signal on $auto$ff.cc:262:slice$10070 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_source [1], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [49]).
Adding EN signal on $auto$ff.cc:262:slice$10069 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_source [0], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [48]).
Adding EN signal on $auto$ff.cc:262:slice$10068 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_sink, Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [47]).
Adding EN signal on $auto$ff.cc:262:slice$10067 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [47], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [46]).
Adding EN signal on $auto$ff.cc:262:slice$10066 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [46], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [45]).
Adding EN signal on $auto$ff.cc:262:slice$10065 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [45], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [44]).
Adding EN signal on $auto$ff.cc:262:slice$10064 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [44], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [43]).
Adding EN signal on $auto$ff.cc:262:slice$10063 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [43], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [42]).
Adding EN signal on $auto$ff.cc:262:slice$10062 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [42], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [41]).
Adding EN signal on $auto$ff.cc:262:slice$10061 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [41], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [40]).
Adding EN signal on $auto$ff.cc:262:slice$10060 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [40], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [39]).
Adding EN signal on $auto$ff.cc:262:slice$10059 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [39], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [38]).
Adding EN signal on $auto$ff.cc:262:slice$10058 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [38], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [37]).
Adding EN signal on $auto$ff.cc:262:slice$10057 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [37], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [36]).
Adding EN signal on $auto$ff.cc:262:slice$10056 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [36], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [35]).
Adding EN signal on $auto$ff.cc:262:slice$10055 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [35], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [34]).
Adding EN signal on $auto$ff.cc:262:slice$10054 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [34], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [33]).
Adding EN signal on $auto$ff.cc:262:slice$10053 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [33], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [32]).
Adding EN signal on $auto$ff.cc:262:slice$10052 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [32], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [31]).
Adding EN signal on $auto$ff.cc:262:slice$10051 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [31], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [30]).
Adding EN signal on $auto$ff.cc:262:slice$10050 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [30], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [29]).
Adding EN signal on $auto$ff.cc:262:slice$10049 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [29], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [28]).
Adding EN signal on $auto$ff.cc:262:slice$10048 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [28], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [27]).
Adding EN signal on $auto$ff.cc:262:slice$10047 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [27], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [26]).
Adding EN signal on $auto$ff.cc:262:slice$10046 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [26], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [25]).
Adding EN signal on $auto$ff.cc:262:slice$10045 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [25], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [24]).
Adding EN signal on $auto$ff.cc:262:slice$10044 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [24], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [23]).
Adding EN signal on $auto$ff.cc:262:slice$10043 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [23], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [22]).
Adding EN signal on $auto$ff.cc:262:slice$10042 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [22], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [21]).
Adding EN signal on $auto$ff.cc:262:slice$10041 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [21], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [20]).
Adding EN signal on $auto$ff.cc:262:slice$10040 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [20], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [19]).
Adding EN signal on $auto$ff.cc:262:slice$10039 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [19], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [18]).
Adding EN signal on $auto$ff.cc:262:slice$10038 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [18], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [17]).
Adding EN signal on $auto$ff.cc:262:slice$10037 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [17], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [16]).
Adding EN signal on $auto$ff.cc:262:slice$10036 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [16], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [15]).
Adding EN signal on $auto$ff.cc:262:slice$10035 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.rsp_intg [6], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [14]).
Adding EN signal on $auto$ff.cc:262:slice$10034 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.rsp_intg [5], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [13]).
Adding EN signal on $auto$ff.cc:262:slice$10033 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.rsp_intg [4], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [12]).
Adding EN signal on $auto$ff.cc:262:slice$10032 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.rsp_intg [3], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [11]).
Adding EN signal on $auto$ff.cc:262:slice$10031 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.rsp_intg [2], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [10]).
Adding EN signal on $auto$ff.cc:262:slice$10030 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.rsp_intg [1], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [9]).
Adding EN signal on $auto$ff.cc:262:slice$10029 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.rsp_intg [0], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [8]).
Adding EN signal on $auto$ff.cc:262:slice$10028 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.data_intg [6], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$10027 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.data_intg [5], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$10026 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.data_intg [4], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$10025 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.data_intg [3], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$10024 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.data_intg [2], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$10023 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.data_intg [1], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$10022 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_user.data_intg [0], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$10021 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_error, Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$10020 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_opcode [2], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [63]).
Adding EN signal on $auto$ff.cc:262:slice$10019 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_opcode [1], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [62]).
Adding EN signal on $auto$ff.cc:262:slice$10018 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_opcode [0], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [61]).
Adding EN signal on $auto$ff.cc:262:slice$10017 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_param [2], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [60]).
Adding EN signal on $auto$ff.cc:262:slice$10016 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_param [1], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [59]).
Adding EN signal on $auto$ff.cc:262:slice$10015 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_param [0], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [58]).
Adding EN signal on $auto$ff.cc:262:slice$10014 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_size [1], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [57]).
Adding EN signal on $auto$ff.cc:262:slice$10013 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_size [0], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [56]).
Adding EN signal on $auto$ff.cc:262:slice$10012 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_source [7], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [55]).
Adding EN signal on $auto$ff.cc:262:slice$10011 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_source [6], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [54]).
Adding EN signal on $auto$ff.cc:262:slice$10010 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_source [5], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [53]).
Adding EN signal on $auto$ff.cc:262:slice$10009 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_source [4], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [52]).
Adding EN signal on $auto$ff.cc:262:slice$10008 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_source [3], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [51]).
Adding EN signal on $auto$ff.cc:262:slice$10007 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_source [2], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [50]).
Adding EN signal on $auto$ff.cc:262:slice$10006 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_source [1], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [49]).
Adding EN signal on $auto$ff.cc:262:slice$10005 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_source [0], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [48]).
Adding EN signal on $auto$ff.cc:262:slice$10004 ($_DFF_P_) from module tlul_socket_1n (D = \tl_d_i[3].d_sink, Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [47]).
Adding EN signal on $auto$ff.cc:262:slice$10003 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [47], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [46]).
Adding EN signal on $auto$ff.cc:262:slice$10002 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [46], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [45]).
Adding EN signal on $auto$ff.cc:262:slice$10001 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [45], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [44]).
Adding EN signal on $auto$ff.cc:262:slice$10000 ($_DFF_P_) from module tlul_socket_1n (D = \gen_dfifo[3].fifo_d.rspfifo.wdata [44], Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage[0] [43]).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 1716 unused cells and 20 unused wires.
<suppressed ~1717 debug messages>

yosys> opt_expr

3.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_muxtree

3.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.63. Executing OPT_SHARE pass.

yosys> opt_dff

3.64. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
MAX OPT ITERATION = 3

yosys> opt -fast -full

3.67. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.67.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~88 debug messages>

yosys> opt_merge

3.67.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff

3.67.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.67.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

3.67.5. Finished fast OPT passes.

yosys> techmap -map +/techmap.v

3.68. Executing TECHMAP pass (map to technology primitives).

3.68.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.68.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt -sat

3.69. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.69.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.69.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.69.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.69.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.69.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.69.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.69.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.69.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.69.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.70. Executing ABC pass (technology mapping using ABC).

3.70.1. Summary of detected clock domains:
  19 cells in clk=\clk_i, en=\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  79 cells in clk=\clk_i, en=\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=\fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  79 cells in clk=\clk_i, en=\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  79 cells in clk=\clk_i, en=\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  80 cells in clk=\clk_i, en=\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$3216, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$3210, arst=!\rst_ni, srst={ }
  190 cells in clk=\clk_i, en=$auto$simplemap.cc:251:simplemap_eqne$6173 [0], arst=!\rst_ni, srst={ }
  95 cells in clk=\clk_i, en=$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3552, arst={ }, srst={ }
  221 cells in clk=\clk_i, en=$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3375, arst={ }, srst={ }
  111 cells in clk=\clk_i, en=$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3381, arst={ }, srst={ }
  1051 cells in clk=\clk_i, en=$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3394, arst={ }, srst={ }
  64 cells in clk=\clk_i, en=$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3400, arst={ }, srst={ }
  676 cells in clk=\clk_i, en=$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3413, arst={ }, srst={ }
  107 cells in clk=\clk_i, en=$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3419, arst={ }, srst={ }
  100 cells in clk=\clk_i, en=$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3432, arst={ }, srst={ }
  64 cells in clk=\clk_i, en=$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3438, arst={ }, srst={ }
  108 cells in clk=\clk_i, en=$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3451, arst={ }, srst={ }
  107 cells in clk=\clk_i, en=$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3457, arst={ }, srst={ }
  100 cells in clk=\clk_i, en=$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3470, arst={ }, srst={ }
  64 cells in clk=\clk_i, en=$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3476, arst={ }, srst={ }
  108 cells in clk=\clk_i, en=$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3489, arst={ }, srst={ }
  107 cells in clk=\clk_i, en=$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3495, arst={ }, srst={ }
  100 cells in clk=\clk_i, en=$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3508, arst={ }, srst={ }
  64 cells in clk=\clk_i, en=$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3514, arst={ }, srst={ }
  108 cells in clk=\clk_i, en=$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3527, arst={ }, srst={ }
  107 cells in clk=\clk_i, en=$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3533, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3546, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=\fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  78 cells in clk=\clk_i, en=\fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=\fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }

3.70.2. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 19 gates and 28 wires to a netlist network with 8 inputs and 10 outputs.

3.70.2.1. Executing ABC.

3.70.3. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 79 gates and 212 wires to a netlist network with 132 inputs and 70 outputs.

3.70.3.1. Executing ABC.

3.70.4. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 18 gates and 33 wires to a netlist network with 14 inputs and 7 outputs.

3.70.4.1. Executing ABC.

3.70.5. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 228 gates and 554 wires to a netlist network with 325 inputs and 220 outputs.

3.70.5.1. Executing ABC.

3.70.6. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 19 gates and 28 wires to a netlist network with 8 inputs and 9 outputs.

3.70.6.1. Executing ABC.

3.70.7. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 79 gates and 212 wires to a netlist network with 132 inputs and 70 outputs.

3.70.7.1. Executing ABC.

3.70.8. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 15 wires to a netlist network with 3 inputs and 6 outputs.

3.70.8.1. Executing ABC.

3.70.9. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 228 gates and 554 wires to a netlist network with 325 inputs and 220 outputs.

3.70.9.1. Executing ABC.

3.70.10. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 19 gates and 28 wires to a netlist network with 8 inputs and 9 outputs.

3.70.10.1. Executing ABC.

3.70.11. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 79 gates and 212 wires to a netlist network with 132 inputs and 70 outputs.

3.70.11.1. Executing ABC.

3.70.12. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 15 wires to a netlist network with 3 inputs and 6 outputs.

3.70.12.1. Executing ABC.

3.70.13. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 228 gates and 554 wires to a netlist network with 325 inputs and 220 outputs.

3.70.13.1. Executing ABC.

3.70.14. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 18 gates and 27 wires to a netlist network with 8 inputs and 8 outputs.

3.70.14.1. Executing ABC.

3.70.15. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 80 gates and 214 wires to a netlist network with 133 inputs and 71 outputs.

3.70.15.1. Executing ABC.

3.70.16. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 15 wires to a netlist network with 3 inputs and 6 outputs.

3.70.16.1. Executing ABC.

3.70.17. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 228 gates and 554 wires to a netlist network with 325 inputs and 220 outputs.

3.70.17.1. Executing ABC.

3.70.18. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$3216, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.70.18.1. Executing ABC.

3.70.19. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.70.19.1. Executing ABC.

3.70.20. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 15 wires to a netlist network with 3 inputs and 6 outputs.

3.70.20.1. Executing ABC.

3.70.21. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3210, asynchronously reset by !\rst_ni
Extracted 62 gates and 64 wires to a netlist network with 2 inputs and 2 outputs.

3.70.21.1. Executing ABC.

3.70.22. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$simplemap.cc:251:simplemap_eqne$6173 [0], asynchronously reset by !\rst_ni
Extracted 190 gates and 331 wires to a netlist network with 140 inputs and 85 outputs.

3.70.22.1. Executing ABC.

3.70.23. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14914$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3552
Extracted 95 gates and 160 wires to a netlist network with 64 inputs and 93 outputs.

3.70.23.1. Executing ABC.

3.70.24. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3375
Extracted 221 gates and 444 wires to a netlist network with 223 inputs and 111 outputs.

3.70.24.1. Executing ABC.

3.70.25. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3381
Extracted 111 gates and 223 wires to a netlist network with 112 inputs and 111 outputs.

3.70.25.1. Executing ABC.

3.70.26. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3394
Extracted 1051 gates and 1620 wires to a netlist network with 567 inputs and 130 outputs.

3.70.26.1. Executing ABC.

3.70.27. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13666$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3400
Extracted 64 gates and 128 wires to a netlist network with 64 inputs and 64 outputs.

3.70.27.1. Executing ABC.

3.70.28. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3413
Extracted 676 gates and 1264 wires to a netlist network with 587 inputs and 580 outputs.

3.70.28.1. Executing ABC.

3.70.29. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13572$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3419
Extracted 107 gates and 214 wires to a netlist network with 107 inputs and 107 outputs.

3.70.29.1. Executing ABC.

3.70.30. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3432
Extracted 100 gates and 167 wires to a netlist network with 66 inputs and 97 outputs.

3.70.30.1. Executing ABC.

3.70.31. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14002$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3438
Extracted 64 gates and 128 wires to a netlist network with 64 inputs and 64 outputs.

3.70.31.1. Executing ABC.

3.70.32. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3451
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.70.32.1. Executing ABC.

3.70.33. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13909$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3457
Extracted 107 gates and 214 wires to a netlist network with 107 inputs and 107 outputs.

3.70.33.1. Executing ABC.

3.70.34. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3470
Extracted 100 gates and 167 wires to a netlist network with 66 inputs and 97 outputs.

3.70.34.1. Executing ABC.

3.70.35. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14333$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3476
Extracted 64 gates and 128 wires to a netlist network with 64 inputs and 64 outputs.

3.70.35.1. Executing ABC.

3.70.36. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3489
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.70.36.1. Executing ABC.

3.70.37. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14240$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3495
Extracted 107 gates and 214 wires to a netlist network with 107 inputs and 107 outputs.

3.70.37.1. Executing ABC.

3.70.38. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3508
Extracted 100 gates and 167 wires to a netlist network with 66 inputs and 97 outputs.

3.70.38.1. Executing ABC.

3.70.39. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14664$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3514
Extracted 64 gates and 128 wires to a netlist network with 64 inputs and 64 outputs.

3.70.39.1. Executing ABC.

3.70.40. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3527
Extracted 108 gates and 217 wires to a netlist network with 109 inputs and 108 outputs.

3.70.40.1. Executing ABC.

3.70.41. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14571$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3533
Extracted 107 gates and 214 wires to a netlist network with 107 inputs and 107 outputs.

3.70.41.1. Executing ABC.

3.70.42. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3546
Extracted 69 gates and 137 wires to a netlist network with 67 inputs and 69 outputs.

3.70.42.1. Executing ABC.

3.70.43. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 6 outputs.

3.70.43.1. Executing ABC.

3.70.44. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 78 gates and 147 wires to a netlist network with 68 inputs and 70 outputs.

3.70.44.1. Executing ABC.

3.70.45. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 44 gates and 64 wires to a netlist network with 19 inputs and 13 outputs.

3.70.45.1. Executing ABC.

yosys> abc -dff

3.71. Executing ABC pass (technology mapping using ABC).

3.71.1. Summary of detected clock domains:
  10 cells in clk=\clk_i, en=$abc$22204$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  154 cells in clk=\clk_i, en=$abc$14664$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3514, arst={ }, srst={ }
  154 cells in clk=\clk_i, en=$abc$18808$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3432, arst={ }, srst={ }
  337 cells in clk=\clk_i, en=$abc$19229$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3451, arst={ }, srst={ }
  106 cells in clk=\clk_i, en=$abc$14002$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3438, arst={ }, srst={ }
  278 cells in clk=\clk_i, en=$abc$21361$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3527, arst={ }, srst={ }
  106 cells in clk=\clk_i, en=$abc$20940$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3508, arst={ }, srst={ }
  148 cells in clk=\clk_i, en=$abc$19874$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3470, arst={ }, srst={ }
  272 cells in clk=\clk_i, en=$abc$20295$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3489, arst={ }, srst={ }
  161 cells in clk=\clk_i, en=$abc$22006$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3546, arst={ }, srst={ }
  112 cells in clk=\clk_i, en=$abc$14333$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3476, arst={ }, srst={ }
  139 cells in clk=\clk_i, en=$abc$22216$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$13572$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$13590$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$13666$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  130 cells in clk=\clk_i, en=$abc$13683$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$13909$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$13926$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$14002$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  116 cells in clk=\clk_i, en=$abc$14014$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$14240$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$14257$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$14333$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  116 cells in clk=\clk_i, en=$abc$14345$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$14571$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$14587$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$14664$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  117 cells in clk=\clk_i, en=$abc$14676$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$14902$auto$opt_dff.cc:194:make_patterns_logic$3216, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$14914$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$abc$14926$auto$opt_dff.cc:219:make_patterns_logic$3210, arst=!\rst_ni, srst={ }
  63 cells in clk=\clk_i, en=$abc$14954$auto$simplemap.cc:251:simplemap_eqne$6173[0], arst=!\rst_ni, srst={ }
  99 cells in clk=\clk_i, en=$abc$14914$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3552, arst={ }, srst={ }
  175 cells in clk=\clk_i, en=$abc$15407$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3375, arst={ }, srst={ }
  157 cells in clk=\clk_i, en=$abc$15739$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3381, arst={ }, srst={ }
  129 cells in clk=\clk_i, en=$abc$16071$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3394, arst={ }, srst={ }
  1311 cells in clk=\clk_i, en=$abc$13666$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3400, arst={ }, srst={ }
  298 cells in clk=\clk_i, en=$abc$17596$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3413, arst={ }, srst={ }
  311 cells in clk=\clk_i, en=$abc$13572$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3419, arst={ }, srst={ }
  134 cells in clk=\clk_i, en=$abc$13909$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3457, arst={ }, srst={ }
  167 cells in clk=\clk_i, en=$abc$14240$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3495, arst={ }, srst={ }
  198 cells in clk=\clk_i, en=$abc$14571$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3533, arst={ }, srst={ }
  43 cells in clk=\clk_i, en=$abc$22292$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }

3.71.2. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22204$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.71.2.1. Executing ABC.

3.71.3. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14664$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3514
Extracted 154 gates and 279 wires to a netlist network with 125 inputs and 97 outputs.

3.71.3.1. Executing ABC.

3.71.4. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$18808$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3432
Extracted 154 gates and 279 wires to a netlist network with 125 inputs and 65 outputs.

3.71.4.1. Executing ABC.

3.71.5. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$19229$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3451
Extracted 337 gates and 545 wires to a netlist network with 208 inputs and 149 outputs.

3.71.5.1. Executing ABC.

3.71.6. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14002$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3438
Extracted 106 gates and 180 wires to a netlist network with 74 inputs and 98 outputs.

3.71.6.1. Executing ABC.

3.71.7. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21361$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3527
Extracted 278 gates and 463 wires to a netlist network with 185 inputs and 135 outputs.

3.71.7.1. Executing ABC.

3.71.8. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20940$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3508
Extracted 106 gates and 180 wires to a netlist network with 74 inputs and 66 outputs.

3.71.8.1. Executing ABC.

3.71.9. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$19874$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3470
Extracted 148 gates and 267 wires to a netlist network with 119 inputs and 65 outputs.

3.71.9.1. Executing ABC.

3.71.10. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20295$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3489
Extracted 272 gates and 461 wires to a netlist network with 189 inputs and 119 outputs.

3.71.10.1. Executing ABC.

3.71.11. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22006$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3546
Extracted 161 gates and 294 wires to a netlist network with 133 inputs and 93 outputs.

3.71.11.1. Executing ABC.

3.71.12. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14333$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3476
Extracted 112 gates and 192 wires to a netlist network with 80 inputs and 98 outputs.

3.71.12.1. Executing ABC.

3.71.13. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22216$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 139 gates and 335 wires to a netlist network with 196 inputs and 133 outputs.

3.71.13.1. Executing ABC.

3.71.14. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13572$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 8 outputs.

3.71.14.1. Executing ABC.

3.71.15. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13590$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.71.15.1. Executing ABC.

3.71.16. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13666$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 26 wires to a netlist network with 12 inputs and 7 outputs.

3.71.16.1. Executing ABC.

3.71.17. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13683$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 130 gates and 255 wires to a netlist network with 125 inputs and 113 outputs.

3.71.17.1. Executing ABC.

3.71.18. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13909$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 8 outputs.

3.71.18.1. Executing ABC.

3.71.19. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13926$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.71.19.1. Executing ABC.

3.71.20. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14002$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 5 outputs.

3.71.20.1. Executing ABC.

3.71.21. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14014$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 116 gates and 227 wires to a netlist network with 111 inputs and 113 outputs.

3.71.21.1. Executing ABC.

3.71.22. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14240$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 8 outputs.

3.71.22.1. Executing ABC.

3.71.23. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14257$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.71.23.1. Executing ABC.

3.71.24. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14333$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 5 outputs.

3.71.24.1. Executing ABC.

3.71.25. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14345$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 116 gates and 227 wires to a netlist network with 111 inputs and 113 outputs.

3.71.25.1. Executing ABC.

3.71.26. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14571$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 22 wires to a netlist network with 7 inputs and 8 outputs.

3.71.26.1. Executing ABC.

3.71.27. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14587$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.71.27.1. Executing ABC.

3.71.28. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14664$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 5 outputs.

3.71.28.1. Executing ABC.

3.71.29. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14676$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 117 gates and 228 wires to a netlist network with 111 inputs and 112 outputs.

3.71.29.1. Executing ABC.

3.71.30. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14902$auto$opt_dff.cc:194:make_patterns_logic$3216, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 5 outputs.

3.71.30.1. Executing ABC.

3.71.31. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.71.31.1. Executing ABC.

3.71.32. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14914$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.71.32.1. Executing ABC.

3.71.33. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14926$auto$opt_dff.cc:219:make_patterns_logic$3210, asynchronously reset by !\rst_ni
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 2 outputs.

3.71.33.1. Executing ABC.

3.71.34. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25931$abc$14954$auto$simplemap.cc:251:simplemap_eqne$6173[0], asynchronously reset by !\rst_ni
Extracted 63 gates and 107 wires to a netlist network with 44 inputs and 37 outputs.

3.71.34.1. Executing ABC.

3.71.35. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25948$abc$14914$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3552
Extracted 99 gates and 163 wires to a netlist network with 64 inputs and 70 outputs.

3.71.35.1. Executing ABC.

3.71.36. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$15407$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3375
Extracted 175 gates and 352 wires to a netlist network with 177 inputs and 111 outputs.

3.71.36.1. Executing ABC.

3.71.37. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$15739$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3381
Extracted 157 gates and 316 wires to a netlist network with 159 inputs and 111 outputs.

3.71.37.1. Executing ABC.

3.71.38. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$16071$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3394
Extracted 129 gates and 229 wires to a netlist network with 100 inputs and 65 outputs.

3.71.38.1. Executing ABC.

3.71.39. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25297$abc$13666$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3400
Extracted 1311 gates and 1917 wires to a netlist network with 606 inputs and 228 outputs.

3.71.39.1. Executing ABC.

3.71.40. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$17596$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3413
Extracted 298 gates and 505 wires to a netlist network with 207 inputs and 204 outputs.

3.71.40.1. Executing ABC.

3.71.41. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13572$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3419
Extracted 311 gates and 523 wires to a netlist network with 212 inputs and 114 outputs.

3.71.41.1. Executing ABC.

3.71.42. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$13909$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3457
Extracted 134 gates and 261 wires to a netlist network with 127 inputs and 110 outputs.

3.71.42.1. Executing ABC.

3.71.43. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14240$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3495
Extracted 167 gates and 309 wires to a netlist network with 142 inputs and 109 outputs.

3.71.43.1. Executing ABC.

3.71.44. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$14571$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3533
Extracted 198 gates and 348 wires to a netlist network with 150 inputs and 128 outputs.

3.71.44.1. Executing ABC.

3.71.45. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22292$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 43 gates and 61 wires to a netlist network with 18 inputs and 14 outputs.

3.71.45.1. Executing ABC.

yosys> abc -dff

3.72. Executing ABC pass (technology mapping using ABC).

3.72.1. Summary of detected clock domains:
  11 cells in clk=\clk_i, en=$abc$22339$abc$22204$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  100 cells in clk=\clk_i, en=$abc$22351$abc$14664$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3514, arst={ }, srst={ }
  114 cells in clk=\clk_i, en=$abc$22577$abc$18808$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3432, arst={ }, srst={ }
  146 cells in clk=\clk_i, en=$abc$23228$abc$14002$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3438, arst={ }, srst={ }
  295 cells in clk=\clk_i, en=$abc$23456$abc$21361$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3527, arst={ }, srst={ }
  160 cells in clk=\clk_i, en=$abc$23877$abc$20940$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3508, arst={ }, srst={ }
  228 cells in clk=\clk_i, en=$abc$22771$abc$19229$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3451, arst={ }, srst={ }
  158 cells in clk=\clk_i, en=$abc$24073$abc$19874$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3470, arst={ }, srst={ }
  162 cells in clk=\clk_i, en=$abc$24677$abc$22006$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3546, arst={ }, srst={ }
  293 cells in clk=\clk_i, en=$abc$28524$abc$17596$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3413, arst={ }, srst={ }
  258 cells in clk=\clk_i, en=$abc$29369$abc$13909$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3457, arst={ }, srst={ }
  139 cells in clk=\clk_i, en=$abc$25127$abc$22216$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$25268$abc$13572$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$25284$abc$13590$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$25297$abc$13666$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  116 cells in clk=\clk_i, en=$abc$25314$abc$13683$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$25454$abc$13909$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$25470$abc$13926$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$25483$abc$14002$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  116 cells in clk=\clk_i, en=$abc$25494$abc$14014$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$25613$abc$14240$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$25629$abc$14257$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$25642$abc$14333$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  118 cells in clk=\clk_i, en=$abc$25653$abc$14345$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$25772$abc$14571$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$25788$abc$14587$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$25801$abc$14664$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  117 cells in clk=\clk_i, en=$abc$25812$abc$14676$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$25942$abc$14908$auto$rtlil.cc:2549:NotGate$11716, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$25948$abc$14914$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  253 cells in clk=\clk_i, en=$abc$29706$abc$14240$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3495, arst={ }, srst={ }
  306 cells in clk=\clk_i, en=$abc$28943$abc$13572$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3419, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$abc$25960$abc$14926$auto$opt_dff.cc:219:make_patterns_logic$3210, arst=!\rst_ni, srst={ }
  260 cells in clk=\clk_i, en=$abc$24267$abc$20295$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3489, arst={ }, srst={ }
  60 cells in clk=\clk_i, en=$abc$25931$abc$14954$auto$simplemap.cc:251:simplemap_eqne$6173[0], arst=!\rst_ni, srst={ }
  98 cells in clk=\clk_i, en=$abc$25948$abc$14914$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3552, arst={ }, srst={ }
  221 cells in clk=\clk_i, en=$abc$26252$abc$15407$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3375, arst={ }, srst={ }
  129 cells in clk=\clk_i, en=$abc$26916$abc$16071$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3394, arst={ }, srst={ }
  1477 cells in clk=\clk_i, en=$abc$25297$abc$13666$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3400, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$24899$abc$14333$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3476, arst={ }, srst={ }
  110 cells in clk=\clk_i, en=$abc$26584$abc$15739$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3381, arst={ }, srst={ }
  232 cells in clk=\clk_i, en=$abc$30058$abc$14571$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3533, arst={ }, srst={ }
  40 cells in clk=\clk_i, en=$abc$30436$abc$22292$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }

3.72.2. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22339$abc$22204$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 6 outputs.

3.72.2.1. Executing ABC.

3.72.3. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22351$abc$14664$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3514
Extracted 100 gates and 168 wires to a netlist network with 68 inputs and 66 outputs.

3.72.3.1. Executing ABC.

3.72.4. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22577$abc$18808$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3432
Extracted 114 gates and 196 wires to a netlist network with 82 inputs and 66 outputs.

3.72.4.1. Executing ABC.

3.72.5. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$23228$abc$14002$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3438
Extracted 146 gates and 263 wires to a netlist network with 117 inputs and 65 outputs.

3.72.5.1. Executing ABC.

3.72.6. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$23456$abc$21361$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3527
Extracted 295 gates and 506 wires to a netlist network with 211 inputs and 131 outputs.

3.72.6.1. Executing ABC.

3.72.7. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$23877$abc$20940$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3508
Extracted 160 gates and 291 wires to a netlist network with 131 inputs and 65 outputs.

3.72.7.1. Executing ABC.

3.72.8. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$22771$abc$19229$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3451
Extracted 228 gates and 401 wires to a netlist network with 173 inputs and 117 outputs.

3.72.8.1. Executing ABC.

3.72.9. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$24073$abc$19874$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3470
Extracted 158 gates and 287 wires to a netlist network with 129 inputs and 65 outputs.

3.72.9.1. Executing ABC.

3.72.10. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$24677$abc$22006$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3546
Extracted 162 gates and 294 wires to a netlist network with 132 inputs and 65 outputs.

3.72.10.1. Executing ABC.

3.72.11. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28524$abc$17596$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3413
Extracted 293 gates and 488 wires to a netlist network with 195 inputs and 171 outputs.

3.72.11.1. Executing ABC.

3.72.12. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29369$abc$13909$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3457
Extracted 258 gates and 441 wires to a netlist network with 183 inputs and 120 outputs.

3.72.12.1. Executing ABC.

3.72.13. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25127$abc$22216$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 139 gates and 335 wires to a netlist network with 196 inputs and 133 outputs.

3.72.13.1. Executing ABC.

3.72.14. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25268$abc$13572$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 8 outputs.

3.72.14.1. Executing ABC.

3.72.15. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25284$abc$13590$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.72.15.1. Executing ABC.

3.72.16. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25297$abc$13666$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 7 outputs.

3.72.16.1. Executing ABC.

3.72.17. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25314$abc$13683$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 116 gates and 227 wires to a netlist network with 111 inputs and 113 outputs.

3.72.17.1. Executing ABC.

3.72.18. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25454$abc$13909$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 8 outputs.

3.72.18.1. Executing ABC.

3.72.19. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25470$abc$13926$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.72.19.1. Executing ABC.

3.72.20. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25483$abc$14002$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 5 outputs.

3.72.20.1. Executing ABC.

3.72.21. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25494$abc$14014$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 116 gates and 227 wires to a netlist network with 111 inputs and 113 outputs.

3.72.21.1. Executing ABC.

3.72.22. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25613$abc$14240$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 8 outputs.

3.72.22.1. Executing ABC.

3.72.23. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25629$abc$14257$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 7 outputs.

3.72.23.1. Executing ABC.

3.72.24. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25642$abc$14333$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 5 outputs.

3.72.24.1. Executing ABC.

3.72.25. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25653$abc$14345$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 118 gates and 231 wires to a netlist network with 113 inputs and 113 outputs.

3.72.25.1. Executing ABC.

3.72.26. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25772$abc$14571$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 13 gates and 20 wires to a netlist network with 7 inputs and 8 outputs.

3.72.26.1. Executing ABC.

3.72.27. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25788$abc$14587$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.72.27.1. Executing ABC.

3.72.28. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25801$abc$14664$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 5 outputs.

3.72.28.1. Executing ABC.

3.72.29. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25812$abc$14676$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 117 gates and 228 wires to a netlist network with 111 inputs and 112 outputs.

3.72.29.1. Executing ABC.

3.72.30. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25942$abc$14908$auto$rtlil.cc:2549:NotGate$11716, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.72.30.1. Executing ABC.

3.72.31. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 2 outputs.

3.72.31.1. Executing ABC.

3.72.32. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25948$abc$14914$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 13 wires to a netlist network with 3 inputs and 6 outputs.

3.72.32.1. Executing ABC.

3.72.33. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29706$abc$14240$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3495
Extracted 253 gates and 434 wires to a netlist network with 181 inputs and 149 outputs.

3.72.33.1. Executing ABC.

3.72.34. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28943$abc$13572$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3419
Extracted 306 gates and 512 wires to a netlist network with 206 inputs and 130 outputs.

3.72.34.1. Executing ABC.

3.72.35. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25960$abc$14926$auto$opt_dff.cc:219:make_patterns_logic$3210, asynchronously reset by !\rst_ni
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 2 outputs.

3.72.35.1. Executing ABC.

3.72.36. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$24267$abc$20295$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3489
Extracted 260 gates and 441 wires to a netlist network with 181 inputs and 140 outputs.

3.72.36.1. Executing ABC.

3.72.37. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$25931$abc$14954$auto$simplemap.cc:251:simplemap_eqne$6173[0], asynchronously reset by !\rst_ni
Extracted 60 gates and 105 wires to a netlist network with 45 inputs and 35 outputs.

3.72.37.1. Executing ABC.

3.72.38. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34024$abc$25948$abc$14914$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3552
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.72.38.1. Executing ABC.

3.72.39. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26252$abc$15407$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3375
Extracted 221 gates and 444 wires to a netlist network with 223 inputs and 111 outputs.

3.72.39.1. Executing ABC.

3.72.40. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$26916$abc$16071$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3394
Extracted 129 gates and 229 wires to a netlist network with 100 inputs and 65 outputs.

3.72.40.1. Executing ABC.

3.72.41. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33400$abc$25297$abc$13666$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3400
Extracted 1477 gates and 2087 wires to a netlist network with 610 inputs and 227 outputs.

3.72.41.1. Executing ABC.

3.72.42. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$24899$abc$14333$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3476
Extracted 102 gates and 172 wires to a netlist network with 70 inputs and 66 outputs.

3.72.42.1. Executing ABC.

3.72.43. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30478$abc$26584$abc$15739$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3381
Extracted 110 gates and 220 wires to a netlist network with 110 inputs and 110 outputs.

3.72.43.1. Executing ABC.

3.72.44. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30058$abc$14571$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3533
Extracted 232 gates and 407 wires to a netlist network with 175 inputs and 142 outputs.

3.72.44.1. Executing ABC.

3.72.45. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30436$abc$22292$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 40 gates and 58 wires to a netlist network with 18 inputs and 14 outputs.

3.72.45.1. Executing ABC.

yosys> abc -dff

3.73. Executing ABC pass (technology mapping using ABC).

3.73.1. Summary of detected clock domains:
  10 cells in clk=\clk_i, en=$abc$30478$abc$22339$abc$22204$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  157 cells in clk=\clk_i, en=$abc$30490$abc$22351$abc$14664$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3514, arst={ }, srst={ }
  157 cells in clk=\clk_i, en=$abc$30686$abc$22577$abc$18808$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3432, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$30882$abc$23228$abc$14002$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3438, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$31487$abc$23877$abc$20940$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3508, arst={ }, srst={ }
  398 cells in clk=\clk_i, en=$abc$31076$abc$23456$abc$21361$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3527, arst={ }, srst={ }
  161 cells in clk=\clk_i, en=$abc$32045$abc$24073$abc$19874$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3470, arst={ }, srst={ }
  161 cells in clk=\clk_i, en=$abc$32239$abc$24677$abc$22006$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3546, arst={ }, srst={ }
  351 cells in clk=\clk_i, en=$abc$32433$abc$28524$abc$17596$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3413, arst={ }, srst={ }
  293 cells in clk=\clk_i, en=$abc$32829$abc$29369$abc$13909$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3457, arst={ }, srst={ }
  133 cells in clk=\clk_i, en=$abc$33232$abc$25127$abc$22216$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$33372$abc$25268$abc$13572$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$33388$abc$25284$abc$13590$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$33400$abc$25297$abc$13666$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  116 cells in clk=\clk_i, en=$abc$33417$abc$25314$abc$13683$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$33536$abc$25454$abc$13909$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$33552$abc$25470$abc$13926$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$33564$abc$25483$abc$14002$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  116 cells in clk=\clk_i, en=$abc$33575$abc$25494$abc$14014$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$33694$abc$25613$abc$14240$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$33710$abc$25629$abc$14257$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$33722$abc$25642$abc$14333$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  120 cells in clk=\clk_i, en=$abc$33733$abc$25653$abc$14345$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$33855$abc$25772$abc$14571$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$33871$abc$25788$abc$14587$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$33883$abc$25801$abc$14664$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  116 cells in clk=\clk_i, en=$abc$33894$abc$25812$abc$14676$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$34013$abc$25942$abc$14908$auto$rtlil.cc:2549:NotGate$11716, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$34024$abc$25948$abc$14914$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  357 cells in clk=\clk_i, en=$abc$34036$abc$29706$abc$14240$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3495, arst={ }, srst={ }
  229 cells in clk=\clk_i, en=$abc$34451$abc$28943$abc$13572$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3419, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$abc$34877$abc$25960$abc$14926$auto$opt_dff.cc:219:make_patterns_logic$3210, arst=!\rst_ni, srst={ }
  174 cells in clk=\clk_i, en=$abc$34905$abc$24267$abc$20295$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3489, arst={ }, srst={ }
  57 cells in clk=\clk_i, en=$abc$35315$abc$25931$abc$14954$auto$simplemap.cc:251:simplemap_eqne$6173[0], arst=!\rst_ni, srst={ }
  98 cells in clk=\clk_i, en=$abc$34024$abc$25948$abc$14914$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3552, arst={ }, srst={ }
  240 cells in clk=\clk_i, en=$abc$35902$abc$26916$abc$16071$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3394, arst={ }, srst={ }
  1239 cells in clk=\clk_i, en=$abc$33400$abc$25297$abc$13666$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3400, arst={ }, srst={ }
  98 cells in clk=\clk_i, en=$abc$37504$abc$24899$abc$14333$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3476, arst={ }, srst={ }
  123 cells in clk=\clk_i, en=$abc$35570$abc$26252$abc$15407$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3375, arst={ }, srst={ }
  209 cells in clk=\clk_i, en=$abc$30478$abc$26584$abc$15739$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3381, arst={ }, srst={ }
  257 cells in clk=\clk_i, en=$abc$31681$abc$22771$abc$19229$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3451, arst={ }, srst={ }
  171 cells in clk=\clk_i, en=$abc$38031$abc$30058$abc$14571$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3533, arst={ }, srst={ }
  40 cells in clk=\clk_i, en=$abc$38423$abc$30436$abc$22292$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }

3.73.2. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30478$abc$22339$abc$22204$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.73.2.1. Executing ABC.

3.73.3. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30490$abc$22351$abc$14664$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3514
Extracted 157 gates and 285 wires to a netlist network with 128 inputs and 65 outputs.

3.73.3.1. Executing ABC.

3.73.4. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30686$abc$22577$abc$18808$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3432
Extracted 157 gates and 285 wires to a netlist network with 128 inputs and 65 outputs.

3.73.4.1. Executing ABC.

3.73.5. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30882$abc$23228$abc$14002$memory\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3438
Extracted 103 gates and 174 wires to a netlist network with 71 inputs and 66 outputs.

3.73.5.1. Executing ABC.

3.73.6. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31487$abc$23877$abc$20940$memory\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3508
Extracted 103 gates and 174 wires to a netlist network with 71 inputs and 66 outputs.

3.73.6.1. Executing ABC.

3.73.7. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31076$abc$23456$abc$21361$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3527
Extracted 398 gates and 657 wires to a netlist network with 259 inputs and 169 outputs.

3.73.7.1. Executing ABC.

3.73.8. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32045$abc$24073$abc$19874$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3470
Extracted 161 gates and 293 wires to a netlist network with 132 inputs and 65 outputs.

3.73.8.1. Executing ABC.

3.73.9. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32239$abc$24677$abc$22006$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3546
Extracted 161 gates and 293 wires to a netlist network with 132 inputs and 65 outputs.

3.73.9.1. Executing ABC.

3.73.10. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32433$abc$28524$abc$17596$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3413
Extracted 351 gates and 606 wires to a netlist network with 255 inputs and 142 outputs.

3.73.10.1. Executing ABC.

3.73.11. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32829$abc$29369$abc$13909$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3457
Extracted 293 gates and 492 wires to a netlist network with 199 inputs and 157 outputs.

3.73.11.1. Executing ABC.

3.73.12. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33232$abc$25127$abc$22216$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 133 gates and 317 wires to a netlist network with 184 inputs and 128 outputs.

3.73.12.1. Executing ABC.

3.73.13. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33372$abc$25268$abc$13572$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 8 outputs.

3.73.13.1. Executing ABC.

3.73.14. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33388$abc$25284$abc$13590$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.73.14.1. Executing ABC.

3.73.15. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33400$abc$25297$abc$13666$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 6 outputs.

3.73.15.1. Executing ABC.

3.73.16. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33417$abc$25314$abc$13683$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 116 gates and 227 wires to a netlist network with 111 inputs and 113 outputs.

3.73.16.1. Executing ABC.

3.73.17. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33536$abc$25454$abc$13909$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 8 outputs.

3.73.17.1. Executing ABC.

3.73.18. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33552$abc$25470$abc$13926$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.73.18.1. Executing ABC.

3.73.19. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33564$abc$25483$abc$14002$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 5 outputs.

3.73.19.1. Executing ABC.

3.73.20. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33575$abc$25494$abc$14014$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 116 gates and 227 wires to a netlist network with 111 inputs and 113 outputs.

3.73.20.1. Executing ABC.

3.73.21. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33694$abc$25613$abc$14240$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 8 outputs.

3.73.21.1. Executing ABC.

3.73.22. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33710$abc$25629$abc$14257$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 7 outputs.

3.73.22.1. Executing ABC.

3.73.23. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33722$abc$25642$abc$14333$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.73.23.1. Executing ABC.

3.73.24. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33733$abc$25653$abc$14345$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 120 gates and 235 wires to a netlist network with 115 inputs and 113 outputs.

3.73.24.1. Executing ABC.

3.73.25. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33855$abc$25772$abc$14571$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 23 wires to a netlist network with 8 inputs and 9 outputs.

3.73.25.1. Executing ABC.

3.73.26. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33871$abc$25788$abc$14587$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.73.26.1. Executing ABC.

3.73.27. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33883$abc$25801$abc$14664$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.73.27.1. Executing ABC.

3.73.28. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33894$abc$25812$abc$14676$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 116 gates and 227 wires to a netlist network with 111 inputs and 113 outputs.

3.73.28.1. Executing ABC.

3.73.29. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34013$abc$25942$abc$14908$auto$rtlil.cc:2549:NotGate$11716, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.73.29.1. Executing ABC.

3.73.30. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.73.30.1. Executing ABC.

3.73.31. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34024$abc$25948$abc$14914$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.73.31.1. Executing ABC.

3.73.32. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34036$abc$29706$abc$14240$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3495
Extracted 357 gates and 604 wires to a netlist network with 247 inputs and 137 outputs.

3.73.32.1. Executing ABC.

3.73.33. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34451$abc$28943$abc$13572$memory\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3419
Extracted 229 gates and 404 wires to a netlist network with 175 inputs and 129 outputs.

3.73.33.1. Executing ABC.

3.73.34. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34877$abc$25960$abc$14926$auto$opt_dff.cc:219:make_patterns_logic$3210, asynchronously reset by !\rst_ni
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 2 outputs.

3.73.34.1. Executing ABC.

3.73.35. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34905$abc$24267$abc$20295$memory\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3489
Extracted 174 gates and 318 wires to a netlist network with 144 inputs and 133 outputs.

3.73.35.1. Executing ABC.

3.73.36. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35315$abc$25931$abc$14954$auto$simplemap.cc:251:simplemap_eqne$6173[0], asynchronously reset by !\rst_ni
Extracted 57 gates and 100 wires to a netlist network with 43 inputs and 33 outputs.

3.73.36.1. Executing ABC.

3.73.37. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41744$abc$34024$abc$25948$abc$14914$memory\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3552
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.73.37.1. Executing ABC.

3.73.38. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35902$abc$26916$abc$16071$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3394
Extracted 240 gates and 402 wires to a netlist network with 162 inputs and 88 outputs.

3.73.38.1. Executing ABC.

3.73.39. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33400$abc$25297$abc$13666$memory\fifo_h.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3400
Extracted 1239 gates and 1801 wires to a netlist network with 562 inputs and 208 outputs.

3.73.39.1. Executing ABC.

3.73.40. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$41437$abc$37504$abc$24899$abc$14333$memory\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3476
Extracted 98 gates and 162 wires to a netlist network with 64 inputs and 65 outputs.

3.73.40.1. Executing ABC.

3.73.41. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$35570$abc$26252$abc$15407$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3375
Extracted 123 gates and 248 wires to a netlist network with 125 inputs and 111 outputs.

3.73.41.1. Executing ABC.

3.73.42. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30478$abc$26584$abc$15739$memory\fifo_h.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3381
Extracted 209 gates and 420 wires to a netlist network with 211 inputs and 111 outputs.

3.73.42.1. Executing ABC.

3.73.43. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31681$abc$22771$abc$19229$memory\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage$wren[0][0][0]$y$3451
Extracted 257 gates and 451 wires to a netlist network with 194 inputs and 135 outputs.

3.73.43.1. Executing ABC.

3.73.44. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38031$abc$30058$abc$14571$memory\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage$wren[1][0][0]$y$3533
Extracted 171 gates and 316 wires to a netlist network with 145 inputs and 142 outputs.

3.73.44.1. Executing ABC.

3.73.45. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38423$abc$30436$abc$22292$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 40 gates and 60 wires to a netlist network with 20 inputs and 15 outputs.

3.73.45.1. Executing ABC.

yosys> opt_ffinv

3.74. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.75. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.75.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~2 debug messages>

yosys> opt_merge -nomux

3.75.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
<suppressed ~1947 debug messages>
Removed a total of 649 cells.

yosys> opt_muxtree

3.75.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.75.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.75.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 46842 unused wires.
<suppressed ~57 debug messages>

yosys> opt_expr

3.75.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.75.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.75.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.75.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.75.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.75.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.75.16. Finished OPT passes. (There is nothing left to do.)

yosys> bmuxmap

3.76. Executing BMUXMAP pass.

yosys> demuxmap

3.77. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /home/users/temp_dir/yosys_8iJYxJ/abc_tmp_1.scr

3.78. Executing ABC pass (technology mapping using ABC).

3.78.1. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Extracted 3720 gates and 5877 wires to a netlist network with 2157 inputs and 897 outputs.

3.78.1.1. Executing ABC.
DE:   #PIs = 2157  #Luts =  1241  Max Lvl =   8  Avg Lvl =   5.30  [   0.32 sec. at Pass 0]
DE:   #PIs = 2157  #Luts =  1236  Max Lvl =   9  Avg Lvl =   4.93  [  14.32 sec. at Pass 1]
DE:   #PIs = 2157  #Luts =  1231  Max Lvl =   9  Avg Lvl =   4.93  [   2.98 sec. at Pass 2]
DE:   #PIs = 2157  #Luts =  1230  Max Lvl =   8  Avg Lvl =   4.43  [   4.20 sec. at Pass 3]
DE:   #PIs = 2157  #Luts =  1230  Max Lvl =   8  Avg Lvl =   4.43  [   4.86 sec. at Pass 4]
DE:   #PIs = 2157  #Luts =  1230  Max Lvl =   8  Avg Lvl =   4.43  [   5.91 sec. at Pass 5]
DE:   #PIs = 2157  #Luts =  1230  Max Lvl =   8  Avg Lvl =   4.43  [   5.22 sec. at Pass 6]
DE:   #PIs = 2157  #Luts =  1230  Max Lvl =   8  Avg Lvl =   4.43  [   1.65 sec. at Pass 7]

yosys> opt_expr

3.79. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.84. Executing OPT_SHARE pass.

yosys> opt_dff

3.85. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 5055 unused wires.
<suppressed ~72 debug messages>

yosys> opt_expr

3.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.88. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.89. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               2733
   Number of wire bits:          10596
   Number of public wires:         691
   Number of public wire bits:    8544
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3011
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                   63
     $_DFFE_PP_                   1716
     $_DFF_PN0_                      1
     $lut                         1230


yosys> shregmap -minlen 8 -maxlen 20

3.90. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.91. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.92. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               2733
   Number of wire bits:          10596
   Number of public wires:         691
   Number of public wire bits:    8544
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3011
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                   63
     $_DFFE_PP0P_                 1716
     $_DFF_PN0_                      1
     $lut                         1230


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.93. Executing TECHMAP pass (map to technology primitives).

3.93.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.93.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.93.3. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~4864 debug messages>

yosys> opt_expr -mux_undef

3.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~57024 debug messages>

yosys> simplemap

3.95. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge

3.97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
<suppressed ~3372 debug messages>
Removed a total of 1124 cells.

yosys> opt_dff -nodffe -nosdff

3.98. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.99. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 14863 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.100. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.100.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~603 debug messages>

yosys> opt_merge -nomux

3.100.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.100.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.100.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.100.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.100.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.100.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.100.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.100.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.100.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.100.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.100.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.100.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.100.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.100.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

3.100.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_8iJYxJ/abc_tmp_2.scr

3.101. Executing ABC pass (technology mapping using ABC).

3.101.1. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Extracted 3750 gates and 5909 wires to a netlist network with 2157 inputs and 898 outputs.

3.101.1.1. Executing ABC.
DE:   #PIs = 2157  #Luts =  1232  Max Lvl =   8  Avg Lvl =   4.47  [   0.50 sec. at Pass 0]
DE:   #PIs = 2157  #Luts =  1232  Max Lvl =   8  Avg Lvl =   4.47  [  13.89 sec. at Pass 1]
DE:   #PIs = 2157  #Luts =  1232  Max Lvl =   8  Avg Lvl =   4.47  [   3.70 sec. at Pass 2]
DE:   #PIs = 2157  #Luts =  1232  Max Lvl =   8  Avg Lvl =   4.47  [   3.98 sec. at Pass 3]
DE:   #PIs = 2157  #Luts =  1229  Max Lvl =   9  Avg Lvl =   4.47  [   3.27 sec. at Pass 4]
DE:   #PIs = 2157  #Luts =  1199  Max Lvl =   8  Avg Lvl =   4.54  [   3.81 sec. at Pass 5]
DE:   #PIs = 2157  #Luts =  1198  Max Lvl =   8  Avg Lvl =   4.43  [   3.54 sec. at Pass 6]
DE:   #PIs = 2157  #Luts =  1198  Max Lvl =   8  Avg Lvl =   4.43  [   4.74 sec. at Pass 7]
DE:   #PIs = 2157  #Luts =  1197  Max Lvl =   8  Avg Lvl =   3.99  [   4.15 sec. at Pass 8]
DE:   #PIs = 2157  #Luts =  1197  Max Lvl =   8  Avg Lvl =   3.99  [   5.00 sec. at Pass 9]
DE:   #PIs = 2157  #Luts =  1197  Max Lvl =   8  Avg Lvl =   3.99  [   4.55 sec. at Pass 10]
DE:   #PIs = 2157  #Luts =  1197  Max Lvl =   8  Avg Lvl =   3.99  [   5.01 sec. at Pass 11]
DE:   #PIs = 2157  #Luts =  1197  Max Lvl =   8  Avg Lvl =   3.99  [   1.06 sec. at Pass 12]

yosys> opt_expr

3.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.107. Executing OPT_SHARE pass.

yosys> opt_dff

3.108. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 5620 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.111. Executing HIERARCHY pass (managing design hierarchy).

3.111.1. Analyzing design hierarchy..
Top module:  \tlul_socket_1n

3.111.2. Analyzing design hierarchy..
Top module:  \tlul_socket_1n
Removed 0 unused modules.

yosys> stat

3.112. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               2700
   Number of wire bits:          10563
   Number of public wires:         691
   Number of public wire bits:    8544
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2978
     $lut                         1197
     dffsre                       1781


yosys> opt_clean -purge

3.113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 515 unused wires.
<suppressed ~515 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.114. Executing Verilog backend.
Dumping module `\tlul_socket_1n'.

Warnings: 227 unique messages, 227 total
End of script. Logfile hash: 1052095b6e, CPU: user 36.13s system 2.33s, MEM: 155.45 MB peak
Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)
Time spent: 95% 6x abc (517 sec), 1% 35x opt_expr (8 sec), ...
real 202.31
user 495.61
sys 48.60
