# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab3_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/bgolamco/Desktop/lab3/VGA_Core_Files {C:/Users/bgolamco/Desktop/lab3/VGA_Core_Files/vga_pll.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:04:56 on Feb 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bgolamco/Desktop/lab3/VGA_Core_Files" C:/Users/bgolamco/Desktop/lab3/VGA_Core_Files/vga_pll.v 
# -- Compiling module vga_pll
# 
# Top level modules:
# 	vga_pll
# End time: 17:04:56 on Feb 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/bgolamco/Desktop/lab3/VGA_Core_Files {C:/Users/bgolamco/Desktop/lab3/VGA_Core_Files/vga_controller.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:04:56 on Feb 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bgolamco/Desktop/lab3/VGA_Core_Files" C:/Users/bgolamco/Desktop/lab3/VGA_Core_Files/vga_controller.v 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 17:04:56 on Feb 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/bgolamco/Desktop/lab3/VGA_Core_Files {C:/Users/bgolamco/Desktop/lab3/VGA_Core_Files/vga_address_translator.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:04:56 on Feb 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bgolamco/Desktop/lab3/VGA_Core_Files" C:/Users/bgolamco/Desktop/lab3/VGA_Core_Files/vga_address_translator.v 
# -- Compiling module vga_address_translator
# 
# Top level modules:
# 	vga_address_translator
# End time: 17:04:56 on Feb 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/bgolamco/Desktop/lab3/VGA_Core_Files {C:/Users/bgolamco/Desktop/lab3/VGA_Core_Files/vga_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:04:56 on Feb 17,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bgolamco/Desktop/lab3/VGA_Core_Files" C:/Users/bgolamco/Desktop/lab3/VGA_Core_Files/vga_adapter.v 
# -- Compiling module vga_adapter
# 
# Top level modules:
# 	vga_adapter
# End time: 17:04:56 on Feb 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/bgolamco/Desktop/lab3/lab3.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:04:57 on Feb 17,2017
# vcom -reportprogress 300 -93 -work work C:/Users/bgolamco/Desktop/lab3/lab3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab3
# -- Compiling architecture rtl of lab3
# End time: 17:04:57 on Feb 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/bgolamco/Desktop/lab3/bline.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:04:57 on Feb 17,2017
# vcom -reportprogress 300 -93 -work work C:/Users/bgolamco/Desktop/lab3/bline.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bline
# -- Compiling architecture behaviour of bline
# End time: 17:04:57 on Feb 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
