{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701355648888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701355648891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 09:47:28 2023 " "Processing started: Thu Nov 30 09:47:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701355648891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701355648891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701355648892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1701355649360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decoder3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder3to8-Behavioral " "Found design unit 1: Decoder3to8-Behavioral" {  } { { "Decoder3to8.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/Decoder3to8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650057 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "Decoder3to8.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/Decoder3to8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701355650057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4to16decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4to16decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4to16decoder " "Found entity 1: 4to16decoder" {  } { { "4to16decoder.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/4to16decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701355650086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650102 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701355650102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ModALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ModALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModALU-calculation " "Found design unit 1: ModALU-calculation" {  } { { "ModALU.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/ModALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650117 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModALU " "Found entity 1: ModALU" {  } { { "ModALU.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/ModALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701355650117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OddALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file OddALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OddALU-calculation " "Found design unit 1: OddALU-calculation" {  } { { "OddALU.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/OddALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650131 ""} { "Info" "ISGN_ENTITY_NAME" "1 OddALU " "Found entity 1: OddALU" {  } { { "OddALU.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/OddALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701355650131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/sseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650146 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701355650146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/latch1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650179 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/latch1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701355650179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-fsm " "Found design unit 1: FSM-fsm" {  } { { "FSM.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/FSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650204 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/FSM.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701355650204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file problem1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 problem1 " "Found entity 1: problem1" {  } { { "problem1.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701355650247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-Behavioral " "Found design unit 1: clock_div-Behavioral" {  } { { "clock_div.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/clock_div.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650271 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/clock_div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701355650271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file problem2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 problem2 " "Found entity 1: problem2" {  } { { "problem2.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701355650309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file problem3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 problem3 " "Found entity 1: problem3" {  } { { "problem3.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701355650355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modded_sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Modded_sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Modded_sseg-Behavior " "Found design unit 1: Modded_sseg-Behavior" {  } { { "Modded_sseg.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/Modded_sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650398 ""} { "Info" "ISGN_ENTITY_NAME" "1 Modded_sseg " "Found entity 1: Modded_sseg" {  } { { "Modded_sseg.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/Modded_sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701355650398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701355650398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "problem2 " "Elaborating entity \"problem2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701355650617 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst12 " "Primitive \"GND\" of instance \"inst12\" not used" {  } { { "problem2.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 568 1488 1520 600 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701355650621 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst9 " "Primitive \"GND\" of instance \"inst9\" not used" {  } { { "problem2.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 904 712 744 936 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701355650621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Modded_sseg Modded_sseg:inst11 " "Elaborating entity \"Modded_sseg\" for hierarchy \"Modded_sseg:inst11\"" {  } { { "problem2.bdf" "inst11" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 776 1256 1424 856 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701355650625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OddALU OddALU:inst13 " "Elaborating entity \"OddALU\" for hierarchy \"OddALU:inst13\"" {  } { { "problem2.bdf" "inst13" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 688 1032 1224 832 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701355650630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:inst2 " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:inst2\"" {  } { { "problem2.bdf" "inst2" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 312 272 424 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701355650634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4to16decoder 4to16decoder:inst " "Elaborating entity \"4to16decoder\" for hierarchy \"4to16decoder:inst\"" {  } { { "problem2.bdf" "inst" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 568 808 976 664 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701355650638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 4to16decoder:inst\|Decoder3to8:inst " "Elaborating entity \"Decoder3to8\" for hierarchy \"4to16decoder:inst\|Decoder3to8:inst\"" {  } { { "4to16decoder.bdf" "inst" { Schematic "/home/student2/m3mansur/Desktop/lab6/4to16decoder.bdf" { { 224 856 1016 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701355650642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst3 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst3\"" {  } { { "problem2.bdf" "inst3" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 552 512 712 664 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701355650648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst5 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst5\"" {  } { { "problem2.bdf" "inst5" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 512 1296 1472 592 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701355650652 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "negative sseg.vhd(16) " "VHDL Process Statement warning at sseg.vhd(16): signal \"negative\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sseg.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/sseg.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701355650654 "|problem2|sseg:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModALU ModALU:inst1 " "Elaborating entity \"ModALU\" for hierarchy \"ModALU:inst1\"" {  } { { "problem2.bdf" "inst1" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 464 1080 1192 632 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701355650656 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Neg ModALU.vhd(10) " "VHDL Signal Declaration warning at ModALU.vhd(10): used implicit default value for signal \"Neg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ModALU.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/ModALU.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1701355650659 "|problem2|ModALU:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst6 " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst6\"" {  } { { "problem2.bdf" "inst6" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 296 1232 1392 408 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701355650661 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "odd_Output\[0\] VCC " "Pin \"odd_Output\[0\]\" is stuck at VCC" {  } { { "problem2.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 816 1504 1682 832 "odd_Output\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701355653671 "|problem2|odd_Output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "odd_Output\[2\] GND " "Pin \"odd_Output\[2\]\" is stuck at GND" {  } { { "problem2.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 816 1504 1682 832 "odd_Output\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701355653671 "|problem2|odd_Output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "odd_Output\[6\] GND " "Pin \"odd_Output\[6\]\" is stuck at GND" {  } { { "problem2.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 816 1504 1682 832 "odd_Output\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701355653671 "|problem2|odd_Output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[0\] VCC " "Pin \"sign\[0\]\" is stuck at VCC" {  } { { "problem2.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 656 1520 1696 672 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701355653671 "|problem2|sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[1\] VCC " "Pin \"sign\[1\]\" is stuck at VCC" {  } { { "problem2.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 656 1520 1696 672 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701355653671 "|problem2|sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[2\] VCC " "Pin \"sign\[2\]\" is stuck at VCC" {  } { { "problem2.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 656 1520 1696 672 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701355653671 "|problem2|sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[3\] VCC " "Pin \"sign\[3\]\" is stuck at VCC" {  } { { "problem2.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 656 1520 1696 672 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701355653671 "|problem2|sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[4\] VCC " "Pin \"sign\[4\]\" is stuck at VCC" {  } { { "problem2.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 656 1520 1696 672 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701355653671 "|problem2|sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[5\] VCC " "Pin \"sign\[5\]\" is stuck at VCC" {  } { { "problem2.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 656 1520 1696 672 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701355653671 "|problem2|sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[6\] VCC " "Pin \"sign\[6\]\" is stuck at VCC" {  } { { "problem2.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { { 656 1520 1696 672 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701355653671 "|problem2|sign[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1701355653671 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701355654746 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701355654746 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "247 " "Implemented 247 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701355655121 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701355655121 ""} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Implemented 193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701355655121 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701355655121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701355655237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 09:47:35 2023 " "Processing ended: Thu Nov 30 09:47:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701355655237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701355655237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701355655237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701355655237 ""}
