set ::env(PROJECT_NAME) iir
set ::env(DESIGN_TOP) iir_top
set ::env(DESIGN_DIR) ./signal_processing/iir/rtl
set ::env(TOP_VERILOG) ./signal_processing/iir/rtl/iir_top.v
