// Seed: 1350294573
module module_0 (
    input  wire id_0
    , id_6,
    input  tri0 id_1,
    output tri0 id_2,
    input  tri0 id_3,
    input  tri  id_4
);
  initial begin : LABEL_0
    id_2 = id_4 !=? id_6;
    id_6 <= "";
  end
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input tri id_2,
    output wire id_3,
    input tri id_4,
    input tri0 id_5,
    output tri id_6,
    input supply0 id_7
);
  id_9(
      1, (1), 1, id_5
  );
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_0,
      id_5
  );
  assign id_3 = 1'b0 && 1'b0;
  assign id_3 = 1;
endmodule
