<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Primer-20K/led_matrix/impl/gwsynthesis/led_matrix.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Primer-20K/led_matrix/src/led_matrix.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jan 26 01:40:30 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>552</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>360</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>24</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_27MHz</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_27MHz_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_27MHz</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">41.893(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_27MHz</td>
<td>Setup</td>
<td>-86.645</td>
<td>24</td>
</tr>
<tr>
<td>clk_27MHz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-13.870</td>
<td>column_5_s0/Q</td>
<td>rgb1_2_s2/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>23.835</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-13.854</td>
<td>column_5_s0/Q</td>
<td>rgb1_0_s1/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>23.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-13.813</td>
<td>column_5_s0/Q</td>
<td>rgb1_1_s1/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>23.778</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-8.160</td>
<td>frame_1_s0/Q</td>
<td>rgb2_2_s2/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.125</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-7.946</td>
<td>frame_1_s0/Q</td>
<td>rgb2_1_s1/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>17.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-7.596</td>
<td>frame_1_s0/Q</td>
<td>rgb2_0_s1/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>17.561</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.459</td>
<td>bit_index_1_s0/Q</td>
<td>oe_s3/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.424</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.405</td>
<td>bit_index_1_s0/Q</td>
<td>oe_counter_0_s1/CE</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.370</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.401</td>
<td>bit_index_1_s0/Q</td>
<td>oe_counter_1_s1/CE</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.366</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.401</td>
<td>bit_index_1_s0/Q</td>
<td>oe_counter_4_s1/CE</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.366</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.401</td>
<td>bit_index_1_s0/Q</td>
<td>oe_counter_12_s1/CE</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.366</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.221</td>
<td>bit_index_1_s0/Q</td>
<td>oe_counter_5_s1/CE</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.186</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.221</td>
<td>bit_index_1_s0/Q</td>
<td>oe_counter_13_s1/CE</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.186</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.221</td>
<td>bit_index_1_s0/Q</td>
<td>oe_counter_14_s1/CE</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.186</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.210</td>
<td>bit_index_1_s0/Q</td>
<td>oe_counter_6_s1/CE</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.175</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.210</td>
<td>bit_index_1_s0/Q</td>
<td>oe_counter_7_s1/CE</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.175</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.210</td>
<td>bit_index_1_s0/Q</td>
<td>oe_counter_9_s1/CE</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.175</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.081</td>
<td>bit_index_1_s0/Q</td>
<td>state_0_s2/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.046</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.026</td>
<td>bit_index_1_s0/Q</td>
<td>oe_counter_2_s1/CE</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.991</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.026</td>
<td>bit_index_1_s0/Q</td>
<td>oe_counter_3_s1/CE</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.991</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.026</td>
<td>bit_index_1_s0/Q</td>
<td>oe_counter_8_s1/CE</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.991</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.026</td>
<td>bit_index_1_s0/Q</td>
<td>oe_counter_10_s1/CE</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.991</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.026</td>
<td>bit_index_1_s0/Q</td>
<td>oe_counter_11_s1/CE</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.991</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.832</td>
<td>bit_index_1_s0/Q</td>
<td>oe_counter_15_s1/CE</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.797</td>
</tr>
<tr>
<td>25</td>
<td>6.418</td>
<td>state_1_s0/Q</td>
<td>frame_1_s0/CE</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.547</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>latch_s6/Q</td>
<td>latch_s6/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>frame_3_s0/Q</td>
<td>frame_3_s0/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.427</td>
<td>oe_counter_1_s1/Q</td>
<td>oe_counter_1_s1/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>4</td>
<td>0.427</td>
<td>oe_counter_3_s1/Q</td>
<td>oe_counter_3_s1/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>5</td>
<td>0.427</td>
<td>oe_counter_4_s1/Q</td>
<td>oe_counter_4_s1/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>6</td>
<td>0.427</td>
<td>oe_counter_9_s1/Q</td>
<td>oe_counter_9_s1/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>7</td>
<td>0.427</td>
<td>frame_0_s0/Q</td>
<td>frame_0_s0/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>8</td>
<td>0.427</td>
<td>frame_9_s0/Q</td>
<td>frame_9_s0/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>9</td>
<td>0.428</td>
<td>oe_counter_2_s1/Q</td>
<td>oe_counter_2_s1/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>10</td>
<td>0.429</td>
<td>frame_7_s0/Q</td>
<td>frame_7_s0/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>11</td>
<td>0.430</td>
<td>column_2_s0/Q</td>
<td>column_2_s0/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>12</td>
<td>0.432</td>
<td>state_0_s2/Q</td>
<td>state_0_s2/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.443</td>
</tr>
<tr>
<td>13</td>
<td>0.432</td>
<td>column_0_s1/Q</td>
<td>column_0_s1/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.443</td>
</tr>
<tr>
<td>14</td>
<td>0.433</td>
<td>state_1_s0/Q</td>
<td>state_1_s0/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.444</td>
</tr>
<tr>
<td>15</td>
<td>0.434</td>
<td>state_2_s5/Q</td>
<td>state_2_s5/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.445</td>
</tr>
<tr>
<td>16</td>
<td>0.435</td>
<td>bit_index_0_s1/Q</td>
<td>bit_index_0_s1/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.446</td>
</tr>
<tr>
<td>17</td>
<td>0.436</td>
<td>bit_index_1_s0/Q</td>
<td>bit_index_1_s0/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.447</td>
</tr>
<tr>
<td>18</td>
<td>0.485</td>
<td>oe_counter_0_s1/Q</td>
<td>oe_counter_0_s1/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>19</td>
<td>0.537</td>
<td>oe_counter_14_s1/Q</td>
<td>oe_counter_14_s1/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.548</td>
</tr>
<tr>
<td>20</td>
<td>0.539</td>
<td>oe_counter_12_s1/Q</td>
<td>oe_counter_12_s1/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>21</td>
<td>0.540</td>
<td>oe_counter_10_s1/Q</td>
<td>oe_counter_10_s1/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.551</td>
</tr>
<tr>
<td>22</td>
<td>0.545</td>
<td>bit_index_2_s0/Q</td>
<td>bit_index_2_s0/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.556</td>
</tr>
<tr>
<td>23</td>
<td>0.546</td>
<td>frame_4_s0/Q</td>
<td>frame_4_s0/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>24</td>
<td>0.546</td>
<td>frame_10_s0/Q</td>
<td>frame_10_s0/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>25</td>
<td>0.546</td>
<td>frame_11_s0/Q</td>
<td>frame_11_s0/D</td>
<td>clk_27MHz:[R]</td>
<td>clk_27MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27MHz</td>
<td>state_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27MHz</td>
<td>rgb1_2_s2</td>
</tr>
<tr>
<td>3</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27MHz</td>
<td>rgb1_0_s1</td>
</tr>
<tr>
<td>4</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27MHz</td>
<td>row_4_s2</td>
</tr>
<tr>
<td>5</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27MHz</td>
<td>column_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27MHz</td>
<td>frame_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27MHz</td>
<td>c2/add_96_s5</td>
</tr>
<tr>
<td>8</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27MHz</td>
<td>frame_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27MHz</td>
<td>c2/add_106_s4</td>
</tr>
<tr>
<td>10</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_27MHz</td>
<td>c2/add_69_s4</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>column_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb1_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td>column_5_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C27[2][B]</td>
<td style=" font-weight:bold;">column_5_s0/Q</td>
</tr>
<tr>
<td>7.152</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>c1/dx_6_s2/I0</td>
</tr>
<tr>
<td>7.523</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R20C27[0][A]</td>
<td style=" background: #97FFFF;">c1/dx_6_s2/F</td>
</tr>
<tr>
<td>8.532</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>c1/add_69_s4/B0[14]</td>
</tr>
<tr>
<td>12.312</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">c1/add_69_s4/DOUT[4]</td>
</tr>
<tr>
<td>13.243</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C34[1][A]</td>
<td>c1/z_depth_2_s1/I1</td>
</tr>
<tr>
<td>13.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">c1/z_depth_2_s1/COUT</td>
</tr>
<tr>
<td>13.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C34[1][B]</td>
<td>c1/z_depth_3_s1/CIN</td>
</tr>
<tr>
<td>13.649</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td style=" background: #97FFFF;">c1/z_depth_3_s1/COUT</td>
</tr>
<tr>
<td>13.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C34[2][A]</td>
<td>c1/z_depth_4_s1/CIN</td>
</tr>
<tr>
<td>13.684</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[2][A]</td>
<td style=" background: #97FFFF;">c1/z_depth_4_s1/COUT</td>
</tr>
<tr>
<td>13.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C34[2][B]</td>
<td>c1/z_depth_5_s1/CIN</td>
</tr>
<tr>
<td>13.720</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[2][B]</td>
<td style=" background: #97FFFF;">c1/z_depth_5_s1/COUT</td>
</tr>
<tr>
<td>13.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[0][A]</td>
<td>c1/z_depth_6_s1/CIN</td>
</tr>
<tr>
<td>13.755</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" background: #97FFFF;">c1/z_depth_6_s1/COUT</td>
</tr>
<tr>
<td>13.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[0][B]</td>
<td>c1/z_depth_7_s1/CIN</td>
</tr>
<tr>
<td>14.225</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">c1/z_depth_7_s1/SUM</td>
</tr>
<tr>
<td>15.112</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>c1/add_106_s4/B1[2]</td>
</tr>
<tr>
<td>18.892</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">c1/add_106_s4/DOUT[3]</td>
</tr>
<tr>
<td>19.772</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C34[1][A]</td>
<td>c1/n218_s/I0</td>
</tr>
<tr>
<td>20.342</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" background: #97FFFF;">c1/n218_s/COUT</td>
</tr>
<tr>
<td>20.342</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C34[1][B]</td>
<td>c1/n217_s/CIN</td>
</tr>
<tr>
<td>20.812</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td style=" background: #97FFFF;">c1/n217_s/SUM</td>
</tr>
<tr>
<td>21.225</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>c1/n229_s/I0</td>
</tr>
<tr>
<td>21.795</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">c1/n229_s/COUT</td>
</tr>
<tr>
<td>21.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>c1/n228_s/CIN</td>
</tr>
<tr>
<td>22.265</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">c1/n228_s/SUM</td>
</tr>
<tr>
<td>22.921</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>c1/noise_raw_5_s0/I1</td>
</tr>
<tr>
<td>23.292</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">c1/noise_raw_5_s0/F</td>
</tr>
<tr>
<td>23.689</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C33[1][B]</td>
<td>c1/pattern_5_s/I0</td>
</tr>
<tr>
<td>24.259</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td style=" background: #97FFFF;">c1/pattern_5_s/COUT</td>
</tr>
<tr>
<td>24.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C33[2][A]</td>
<td>c1/pattern_6_s/CIN</td>
</tr>
<tr>
<td>24.729</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C33[2][A]</td>
<td style=" background: #97FFFF;">c1/pattern_6_s/SUM</td>
</tr>
<tr>
<td>25.394</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C34[0][A]</td>
<td>c1/n310_s/I1</td>
</tr>
<tr>
<td>25.765</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">c1/n310_s/COUT</td>
</tr>
<tr>
<td>26.632</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>n57_s20/I1</td>
</tr>
<tr>
<td>27.003</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">n57_s20/F</td>
</tr>
<tr>
<td>27.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>n57_s16/I1</td>
</tr>
<tr>
<td>27.106</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" background: #97FFFF;">n57_s16/O</td>
</tr>
<tr>
<td>27.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>n57_s14/I1</td>
</tr>
<tr>
<td>27.209</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">n57_s14/O</td>
</tr>
<tr>
<td>27.899</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>c1/blue1_0_s/I3</td>
</tr>
<tr>
<td>28.270</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">c1/blue1_0_s/F</td>
</tr>
<tr>
<td>30.336</td>
<td>2.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL2[A]</td>
<td style=" font-weight:bold;">rgb1_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td>rgb1_2_s2/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL2[A]</td>
<td>rgb1_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.723, 57.573%; route: 9.881, 41.453%; tC2Q: 0.232, 0.973%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>column_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td>column_5_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C27[2][B]</td>
<td style=" font-weight:bold;">column_5_s0/Q</td>
</tr>
<tr>
<td>7.152</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>c1/dx_6_s2/I0</td>
</tr>
<tr>
<td>7.523</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R20C27[0][A]</td>
<td style=" background: #97FFFF;">c1/dx_6_s2/F</td>
</tr>
<tr>
<td>8.532</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>c1/add_69_s4/B0[14]</td>
</tr>
<tr>
<td>12.312</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">c1/add_69_s4/DOUT[4]</td>
</tr>
<tr>
<td>13.243</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C34[1][A]</td>
<td>c1/z_depth_2_s1/I1</td>
</tr>
<tr>
<td>13.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">c1/z_depth_2_s1/COUT</td>
</tr>
<tr>
<td>13.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C34[1][B]</td>
<td>c1/z_depth_3_s1/CIN</td>
</tr>
<tr>
<td>13.649</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td style=" background: #97FFFF;">c1/z_depth_3_s1/COUT</td>
</tr>
<tr>
<td>13.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C34[2][A]</td>
<td>c1/z_depth_4_s1/CIN</td>
</tr>
<tr>
<td>13.684</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[2][A]</td>
<td style=" background: #97FFFF;">c1/z_depth_4_s1/COUT</td>
</tr>
<tr>
<td>13.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C34[2][B]</td>
<td>c1/z_depth_5_s1/CIN</td>
</tr>
<tr>
<td>13.720</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[2][B]</td>
<td style=" background: #97FFFF;">c1/z_depth_5_s1/COUT</td>
</tr>
<tr>
<td>13.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[0][A]</td>
<td>c1/z_depth_6_s1/CIN</td>
</tr>
<tr>
<td>13.755</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" background: #97FFFF;">c1/z_depth_6_s1/COUT</td>
</tr>
<tr>
<td>13.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[0][B]</td>
<td>c1/z_depth_7_s1/CIN</td>
</tr>
<tr>
<td>14.225</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">c1/z_depth_7_s1/SUM</td>
</tr>
<tr>
<td>15.112</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>c1/add_106_s4/B1[2]</td>
</tr>
<tr>
<td>18.892</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">c1/add_106_s4/DOUT[3]</td>
</tr>
<tr>
<td>19.772</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C34[1][A]</td>
<td>c1/n218_s/I0</td>
</tr>
<tr>
<td>20.342</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" background: #97FFFF;">c1/n218_s/COUT</td>
</tr>
<tr>
<td>20.342</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C34[1][B]</td>
<td>c1/n217_s/CIN</td>
</tr>
<tr>
<td>20.812</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td style=" background: #97FFFF;">c1/n217_s/SUM</td>
</tr>
<tr>
<td>21.225</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>c1/n229_s/I0</td>
</tr>
<tr>
<td>21.795</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">c1/n229_s/COUT</td>
</tr>
<tr>
<td>21.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>c1/n228_s/CIN</td>
</tr>
<tr>
<td>21.831</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">c1/n228_s/COUT</td>
</tr>
<tr>
<td>21.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>c1/n227_s/CIN</td>
</tr>
<tr>
<td>21.866</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">c1/n227_s/COUT</td>
</tr>
<tr>
<td>23.020</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>c1/noise_raw_7_s2/I0</td>
</tr>
<tr>
<td>23.575</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">c1/noise_raw_7_s2/F</td>
</tr>
<tr>
<td>23.988</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][B]</td>
<td>c1/noise_raw_7_s1/I0</td>
</tr>
<tr>
<td>24.359</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][B]</td>
<td style=" background: #97FFFF;">c1/noise_raw_7_s1/F</td>
</tr>
<tr>
<td>24.530</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C33[2][B]</td>
<td>c1/pattern_7_s/I0</td>
</tr>
<tr>
<td>25.100</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C33[2][B]</td>
<td style=" background: #97FFFF;">c1/pattern_7_s/SUM</td>
</tr>
<tr>
<td>25.278</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>c1/red1_6_s1/I0</td>
</tr>
<tr>
<td>25.827</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">c1/red1_6_s1/F</td>
</tr>
<tr>
<td>25.828</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>c1/red1_6_s/I2</td>
</tr>
<tr>
<td>26.398</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R27C32[0][B]</td>
<td style=" background: #97FFFF;">c1/red1_6_s/F</td>
</tr>
<tr>
<td>26.575</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[3][B]</td>
<td>n55_s25/I2</td>
</tr>
<tr>
<td>27.092</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[3][B]</td>
<td style=" background: #97FFFF;">n55_s25/F</td>
</tr>
<tr>
<td>27.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n55_s9/I1</td>
</tr>
<tr>
<td>27.195</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n55_s9/O</td>
</tr>
<tr>
<td>28.099</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>n55_s22/I1</td>
</tr>
<tr>
<td>28.552</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td style=" background: #97FFFF;">n55_s22/F</td>
</tr>
<tr>
<td>30.320</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td style=" font-weight:bold;">rgb1_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT44[A]</td>
<td>rgb1_0_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT44[A]</td>
<td>rgb1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.281, 59.958%; route: 9.305, 39.068%; tC2Q: 0.232, 0.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>column_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td>column_5_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C27[2][B]</td>
<td style=" font-weight:bold;">column_5_s0/Q</td>
</tr>
<tr>
<td>7.152</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>c1/dx_6_s2/I0</td>
</tr>
<tr>
<td>7.523</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R20C27[0][A]</td>
<td style=" background: #97FFFF;">c1/dx_6_s2/F</td>
</tr>
<tr>
<td>8.532</td>
<td>1.009</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>c1/add_69_s4/B0[14]</td>
</tr>
<tr>
<td>12.312</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">c1/add_69_s4/DOUT[4]</td>
</tr>
<tr>
<td>13.243</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C34[1][A]</td>
<td>c1/z_depth_2_s1/I1</td>
</tr>
<tr>
<td>13.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">c1/z_depth_2_s1/COUT</td>
</tr>
<tr>
<td>13.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C34[1][B]</td>
<td>c1/z_depth_3_s1/CIN</td>
</tr>
<tr>
<td>13.649</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td style=" background: #97FFFF;">c1/z_depth_3_s1/COUT</td>
</tr>
<tr>
<td>13.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C34[2][A]</td>
<td>c1/z_depth_4_s1/CIN</td>
</tr>
<tr>
<td>13.684</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[2][A]</td>
<td style=" background: #97FFFF;">c1/z_depth_4_s1/COUT</td>
</tr>
<tr>
<td>13.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C34[2][B]</td>
<td>c1/z_depth_5_s1/CIN</td>
</tr>
<tr>
<td>13.720</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[2][B]</td>
<td style=" background: #97FFFF;">c1/z_depth_5_s1/COUT</td>
</tr>
<tr>
<td>13.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[0][A]</td>
<td>c1/z_depth_6_s1/CIN</td>
</tr>
<tr>
<td>13.755</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" background: #97FFFF;">c1/z_depth_6_s1/COUT</td>
</tr>
<tr>
<td>13.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C35[0][B]</td>
<td>c1/z_depth_7_s1/CIN</td>
</tr>
<tr>
<td>14.225</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">c1/z_depth_7_s1/SUM</td>
</tr>
<tr>
<td>15.112</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][B]</td>
<td>c1/add_106_s4/B1[2]</td>
</tr>
<tr>
<td>18.892</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[4][B]</td>
<td style=" background: #97FFFF;">c1/add_106_s4/DOUT[3]</td>
</tr>
<tr>
<td>19.772</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C34[1][A]</td>
<td>c1/n218_s/I0</td>
</tr>
<tr>
<td>20.342</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" background: #97FFFF;">c1/n218_s/COUT</td>
</tr>
<tr>
<td>20.342</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C34[1][B]</td>
<td>c1/n217_s/CIN</td>
</tr>
<tr>
<td>20.812</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td style=" background: #97FFFF;">c1/n217_s/SUM</td>
</tr>
<tr>
<td>21.225</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>c1/n229_s/I0</td>
</tr>
<tr>
<td>21.795</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">c1/n229_s/COUT</td>
</tr>
<tr>
<td>21.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>c1/n228_s/CIN</td>
</tr>
<tr>
<td>22.265</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">c1/n228_s/SUM</td>
</tr>
<tr>
<td>22.921</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>c1/noise_raw_5_s0/I1</td>
</tr>
<tr>
<td>23.292</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">c1/noise_raw_5_s0/F</td>
</tr>
<tr>
<td>23.689</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C33[1][B]</td>
<td>c1/pattern_5_s/I0</td>
</tr>
<tr>
<td>24.259</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td style=" background: #97FFFF;">c1/pattern_5_s/COUT</td>
</tr>
<tr>
<td>24.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C33[2][A]</td>
<td>c1/pattern_6_s/CIN</td>
</tr>
<tr>
<td>24.729</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C33[2][A]</td>
<td style=" background: #97FFFF;">c1/pattern_6_s/SUM</td>
</tr>
<tr>
<td>25.637</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C36[0][A]</td>
<td>c1/n328_s/I1</td>
</tr>
<tr>
<td>26.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C36[0][A]</td>
<td style=" background: #97FFFF;">c1/n328_s/COUT</td>
</tr>
<tr>
<td>26.891</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][B]</td>
<td>n56_s21/I2</td>
</tr>
<tr>
<td>27.446</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][B]</td>
<td style=" background: #97FFFF;">n56_s21/F</td>
</tr>
<tr>
<td>27.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>n56_s17/I1</td>
</tr>
<tr>
<td>27.549</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">n56_s17/O</td>
</tr>
<tr>
<td>27.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][B]</td>
<td>n56_s14/I1</td>
</tr>
<tr>
<td>27.652</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][B]</td>
<td style=" background: #97FFFF;">n56_s14/O</td>
</tr>
<tr>
<td>28.265</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>c1/green1_0_s/I3</td>
</tr>
<tr>
<td>28.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">c1/green1_0_s/F</td>
</tr>
<tr>
<td>30.279</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT44[B]</td>
<td style=" font-weight:bold;">rgb1_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT44[B]</td>
<td>rgb1_1_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT44[B]</td>
<td>rgb1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.053, 59.101%; route: 9.493, 39.923%; tC2Q: 0.232, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb2_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>frame_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">frame_1_s0/Q</td>
</tr>
<tr>
<td>7.671</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>c2/z_depth_1_s1/I0</td>
</tr>
<tr>
<td>8.220</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">c2/z_depth_1_s1/COUT</td>
</tr>
<tr>
<td>8.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>c2/z_depth_2_s1/CIN</td>
</tr>
<tr>
<td>8.255</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">c2/z_depth_2_s1/COUT</td>
</tr>
<tr>
<td>8.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>c2/z_depth_3_s1/CIN</td>
</tr>
<tr>
<td>8.291</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">c2/z_depth_3_s1/COUT</td>
</tr>
<tr>
<td>8.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>c2/z_depth_4_s1/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">c2/z_depth_4_s1/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>c2/z_depth_5_s1/CIN</td>
</tr>
<tr>
<td>8.361</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">c2/z_depth_5_s1/COUT</td>
</tr>
<tr>
<td>8.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>c2/z_depth_6_s1/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">c2/z_depth_6_s1/SUM</td>
</tr>
<tr>
<td>9.629</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>c2/add_106_s4/B1[1]</td>
</tr>
<tr>
<td>13.409</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">c2/add_106_s4/DOUT[3]</td>
</tr>
<tr>
<td>14.387</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>c2/n218_s/I0</td>
</tr>
<tr>
<td>14.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">c2/n218_s/COUT</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>c2/n217_s/CIN</td>
</tr>
<tr>
<td>15.427</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">c2/n217_s/SUM</td>
</tr>
<tr>
<td>15.840</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[2][A]</td>
<td>c2/n229_s/I0</td>
</tr>
<tr>
<td>16.410</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td style=" background: #97FFFF;">c2/n229_s/COUT</td>
</tr>
<tr>
<td>16.410</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C26[2][B]</td>
<td>c2/n228_s/CIN</td>
</tr>
<tr>
<td>16.880</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" background: #97FFFF;">c2/n228_s/SUM</td>
</tr>
<tr>
<td>17.293</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>c2/noise_raw_5_s0/I1</td>
</tr>
<tr>
<td>17.848</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">c2/noise_raw_5_s0/F</td>
</tr>
<tr>
<td>18.261</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[1][B]</td>
<td>c2/pattern_5_s/I0</td>
</tr>
<tr>
<td>18.831</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" background: #97FFFF;">c2/pattern_5_s/COUT</td>
</tr>
<tr>
<td>18.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C26[2][A]</td>
<td>c2/pattern_6_s/CIN</td>
</tr>
<tr>
<td>19.301</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R26C26[2][A]</td>
<td style=" background: #97FFFF;">c2/pattern_6_s/SUM</td>
</tr>
<tr>
<td>19.979</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][A]</td>
<td>c2/n310_s/I1</td>
</tr>
<tr>
<td>20.350</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">c2/n310_s/COUT</td>
</tr>
<tr>
<td>20.825</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>n60_s20/I1</td>
</tr>
<tr>
<td>21.380</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">n60_s20/F</td>
</tr>
<tr>
<td>21.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>n60_s16/I1</td>
</tr>
<tr>
<td>21.483</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">n60_s16/O</td>
</tr>
<tr>
<td>21.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>n60_s14/I1</td>
</tr>
<tr>
<td>21.586</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">n60_s14/O</td>
</tr>
<tr>
<td>22.470</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td>c2/blue2_0_s/I3</td>
</tr>
<tr>
<td>23.025</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][B]</td>
<td style=" background: #97FFFF;">c2/blue2_0_s/F</td>
</tr>
<tr>
<td>24.627</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL7[B]</td>
<td style=" font-weight:bold;">rgb2_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL7[B]</td>
<td>rgb2_2_s2/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL7[B]</td>
<td>rgb2_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.302, 56.837%; route: 7.592, 41.884%; tC2Q: 0.232, 1.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>frame_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">frame_1_s0/Q</td>
</tr>
<tr>
<td>7.671</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>c2/z_depth_1_s1/I0</td>
</tr>
<tr>
<td>8.220</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">c2/z_depth_1_s1/COUT</td>
</tr>
<tr>
<td>8.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>c2/z_depth_2_s1/CIN</td>
</tr>
<tr>
<td>8.255</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">c2/z_depth_2_s1/COUT</td>
</tr>
<tr>
<td>8.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>c2/z_depth_3_s1/CIN</td>
</tr>
<tr>
<td>8.291</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">c2/z_depth_3_s1/COUT</td>
</tr>
<tr>
<td>8.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>c2/z_depth_4_s1/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">c2/z_depth_4_s1/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>c2/z_depth_5_s1/CIN</td>
</tr>
<tr>
<td>8.361</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">c2/z_depth_5_s1/COUT</td>
</tr>
<tr>
<td>8.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>c2/z_depth_6_s1/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">c2/z_depth_6_s1/SUM</td>
</tr>
<tr>
<td>9.629</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>c2/add_106_s4/B1[1]</td>
</tr>
<tr>
<td>13.409</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">c2/add_106_s4/DOUT[3]</td>
</tr>
<tr>
<td>14.387</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>c2/n218_s/I0</td>
</tr>
<tr>
<td>14.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">c2/n218_s/COUT</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>c2/n217_s/CIN</td>
</tr>
<tr>
<td>15.427</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">c2/n217_s/SUM</td>
</tr>
<tr>
<td>15.840</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[2][A]</td>
<td>c2/n229_s/I0</td>
</tr>
<tr>
<td>16.410</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td style=" background: #97FFFF;">c2/n229_s/COUT</td>
</tr>
<tr>
<td>16.410</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C26[2][B]</td>
<td>c2/n228_s/CIN</td>
</tr>
<tr>
<td>16.880</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" background: #97FFFF;">c2/n228_s/SUM</td>
</tr>
<tr>
<td>17.293</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>c2/noise_raw_5_s0/I1</td>
</tr>
<tr>
<td>17.848</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">c2/noise_raw_5_s0/F</td>
</tr>
<tr>
<td>18.261</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[1][B]</td>
<td>c2/pattern_5_s/I0</td>
</tr>
<tr>
<td>18.831</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" background: #97FFFF;">c2/pattern_5_s/COUT</td>
</tr>
<tr>
<td>18.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C26[2][A]</td>
<td>c2/pattern_6_s/CIN</td>
</tr>
<tr>
<td>19.301</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R26C26[2][A]</td>
<td style=" background: #97FFFF;">c2/pattern_6_s/SUM</td>
</tr>
<tr>
<td>19.887</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C27[0][A]</td>
<td>c2/n328_s/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" background: #97FFFF;">c2/n328_s/COUT</td>
</tr>
<tr>
<td>20.732</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>n59_s21/I3</td>
</tr>
<tr>
<td>21.287</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">n59_s21/F</td>
</tr>
<tr>
<td>21.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>n59_s17/I1</td>
</tr>
<tr>
<td>21.390</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td style=" background: #97FFFF;">n59_s17/O</td>
</tr>
<tr>
<td>21.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>n59_s14/I1</td>
</tr>
<tr>
<td>21.493</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">n59_s14/O</td>
</tr>
<tr>
<td>22.333</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>c2/green2_0_s/I3</td>
</tr>
<tr>
<td>22.888</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">c2/green2_0_s/F</td>
</tr>
<tr>
<td>24.413</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL8[B]</td>
<td style=" font-weight:bold;">rgb2_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[B]</td>
<td>rgb2_1_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL8[B]</td>
<td>rgb2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.302, 57.515%; route: 7.378, 41.189%; tC2Q: 0.232, 1.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rgb2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>frame_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">frame_1_s0/Q</td>
</tr>
<tr>
<td>7.671</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[0][B]</td>
<td>c2/z_depth_1_s1/I0</td>
</tr>
<tr>
<td>8.220</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">c2/z_depth_1_s1/COUT</td>
</tr>
<tr>
<td>8.220</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>c2/z_depth_2_s1/CIN</td>
</tr>
<tr>
<td>8.255</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">c2/z_depth_2_s1/COUT</td>
</tr>
<tr>
<td>8.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td>c2/z_depth_3_s1/CIN</td>
</tr>
<tr>
<td>8.291</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td style=" background: #97FFFF;">c2/z_depth_3_s1/COUT</td>
</tr>
<tr>
<td>8.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][A]</td>
<td>c2/z_depth_4_s1/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][A]</td>
<td style=" background: #97FFFF;">c2/z_depth_4_s1/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C24[2][B]</td>
<td>c2/z_depth_5_s1/CIN</td>
</tr>
<tr>
<td>8.361</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[2][B]</td>
<td style=" background: #97FFFF;">c2/z_depth_5_s1/COUT</td>
</tr>
<tr>
<td>8.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>c2/z_depth_6_s1/CIN</td>
</tr>
<tr>
<td>8.831</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">c2/z_depth_6_s1/SUM</td>
</tr>
<tr>
<td>9.629</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>c2/add_106_s4/B1[1]</td>
</tr>
<tr>
<td>13.409</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">c2/add_106_s4/DOUT[3]</td>
</tr>
<tr>
<td>14.387</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C26[0][B]</td>
<td>c2/n218_s/I0</td>
</tr>
<tr>
<td>14.957</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][B]</td>
<td style=" background: #97FFFF;">c2/n218_s/COUT</td>
</tr>
<tr>
<td>14.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>c2/n217_s/CIN</td>
</tr>
<tr>
<td>15.427</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">c2/n217_s/SUM</td>
</tr>
<tr>
<td>15.840</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C26[2][A]</td>
<td>c2/n229_s/I0</td>
</tr>
<tr>
<td>16.410</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td style=" background: #97FFFF;">c2/n229_s/COUT</td>
</tr>
<tr>
<td>16.410</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C26[2][B]</td>
<td>c2/n228_s/CIN</td>
</tr>
<tr>
<td>16.880</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" background: #97FFFF;">c2/n228_s/SUM</td>
</tr>
<tr>
<td>17.293</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>c2/noise_raw_5_s0/I1</td>
</tr>
<tr>
<td>17.848</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">c2/noise_raw_5_s0/F</td>
</tr>
<tr>
<td>18.261</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[1][B]</td>
<td>c2/pattern_5_s/I0</td>
</tr>
<tr>
<td>18.831</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" background: #97FFFF;">c2/pattern_5_s/COUT</td>
</tr>
<tr>
<td>18.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C26[2][A]</td>
<td>c2/pattern_6_s/CIN</td>
</tr>
<tr>
<td>18.866</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td style=" background: #97FFFF;">c2/pattern_6_s/COUT</td>
</tr>
<tr>
<td>18.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[2][B]</td>
<td>c2/pattern_7_s/CIN</td>
</tr>
<tr>
<td>19.336</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C26[2][B]</td>
<td style=" background: #97FFFF;">c2/pattern_7_s/SUM</td>
</tr>
<tr>
<td>19.529</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>n58_s18/I3</td>
</tr>
<tr>
<td>20.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">n58_s18/F</td>
</tr>
<tr>
<td>20.102</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>c2/red2_6_s/I3</td>
</tr>
<tr>
<td>20.473</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">c2/red2_6_s/F</td>
</tr>
<tr>
<td>20.490</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>n58_s13/I0</td>
</tr>
<tr>
<td>21.039</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" background: #97FFFF;">n58_s13/F</td>
</tr>
<tr>
<td>21.212</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][B]</td>
<td>n58_s23/I1</td>
</tr>
<tr>
<td>21.674</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][B]</td>
<td style=" background: #97FFFF;">n58_s23/F</td>
</tr>
<tr>
<td>21.846</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>n58_s22/I0</td>
</tr>
<tr>
<td>22.217</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">n58_s22/F</td>
</tr>
<tr>
<td>24.062</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL8[A]</td>
<td style=" font-weight:bold;">rgb2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[A]</td>
<td>rgb2_0_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL8[A]</td>
<td>rgb2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.973, 62.487%; route: 6.356, 36.192%; tC2Q: 0.232, 1.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.216</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>17.925</td>
<td>1.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR40[B]</td>
<td style=" font-weight:bold;">oe_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR40[B]</td>
<td>oe_s3/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR40[B]</td>
<td>oe_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.432, 47.551%; route: 5.760, 50.418%; tC2Q: 0.232, 2.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.216</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>oe_counter_15_s3/I1</td>
</tr>
<tr>
<td>17.109</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">oe_counter_15_s3/F</td>
</tr>
<tr>
<td>17.871</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">oe_counter_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>oe_counter_0_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>oe_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.894, 51.841%; route: 5.244, 46.119%; tC2Q: 0.232, 2.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.216</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>oe_counter_15_s3/I1</td>
</tr>
<tr>
<td>17.109</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">oe_counter_15_s3/F</td>
</tr>
<tr>
<td>17.867</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" font-weight:bold;">oe_counter_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>oe_counter_1_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>oe_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.894, 51.857%; route: 5.240, 46.101%; tC2Q: 0.232, 2.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.216</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>oe_counter_15_s3/I1</td>
</tr>
<tr>
<td>17.109</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">oe_counter_15_s3/F</td>
</tr>
<tr>
<td>17.867</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td style=" font-weight:bold;">oe_counter_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>oe_counter_4_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>oe_counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.894, 51.857%; route: 5.240, 46.101%; tC2Q: 0.232, 2.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.216</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>oe_counter_15_s3/I1</td>
</tr>
<tr>
<td>17.109</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">oe_counter_15_s3/F</td>
</tr>
<tr>
<td>17.867</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" font-weight:bold;">oe_counter_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>oe_counter_12_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>oe_counter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.894, 51.857%; route: 5.240, 46.101%; tC2Q: 0.232, 2.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.216</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>oe_counter_15_s3/I1</td>
</tr>
<tr>
<td>17.109</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">oe_counter_15_s3/F</td>
</tr>
<tr>
<td>17.687</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" font-weight:bold;">oe_counter_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>oe_counter_5_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>oe_counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.894, 52.692%; route: 5.060, 45.234%; tC2Q: 0.232, 2.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.216</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>oe_counter_15_s3/I1</td>
</tr>
<tr>
<td>17.109</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">oe_counter_15_s3/F</td>
</tr>
<tr>
<td>17.687</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" font-weight:bold;">oe_counter_13_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td>oe_counter_13_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[1][B]</td>
<td>oe_counter_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.894, 52.692%; route: 5.060, 45.234%; tC2Q: 0.232, 2.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.216</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>oe_counter_15_s3/I1</td>
</tr>
<tr>
<td>17.109</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">oe_counter_15_s3/F</td>
</tr>
<tr>
<td>17.687</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" font-weight:bold;">oe_counter_14_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td>oe_counter_14_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[2][B]</td>
<td>oe_counter_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.894, 52.692%; route: 5.060, 45.234%; tC2Q: 0.232, 2.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.216</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>oe_counter_15_s3/I1</td>
</tr>
<tr>
<td>17.109</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">oe_counter_15_s3/F</td>
</tr>
<tr>
<td>17.676</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td style=" font-weight:bold;">oe_counter_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>oe_counter_6_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>oe_counter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.894, 52.744%; route: 5.049, 45.180%; tC2Q: 0.232, 2.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.216</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>oe_counter_15_s3/I1</td>
</tr>
<tr>
<td>17.109</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">oe_counter_15_s3/F</td>
</tr>
<tr>
<td>17.676</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td style=" font-weight:bold;">oe_counter_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>oe_counter_7_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>oe_counter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.894, 52.744%; route: 5.049, 45.180%; tC2Q: 0.232, 2.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.216</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>oe_counter_15_s3/I1</td>
</tr>
<tr>
<td>17.109</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">oe_counter_15_s3/F</td>
</tr>
<tr>
<td>17.676</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">oe_counter_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>oe_counter_9_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>oe_counter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.894, 52.744%; route: 5.049, 45.180%; tC2Q: 0.232, 2.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.248</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>16.427</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td>n349_s18/I2</td>
</tr>
<tr>
<td>16.997</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C31[3][B]</td>
<td style=" background: #97FFFF;">n349_s18/F</td>
</tr>
<tr>
<td>16.998</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>n349_s20/I2</td>
</tr>
<tr>
<td>17.547</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">n349_s20/F</td>
</tr>
<tr>
<td>17.547</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">state_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>state_0_s2/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.583, 59.598%; route: 4.231, 38.302%; tC2Q: 0.232, 2.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.216</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>oe_counter_15_s3/I1</td>
</tr>
<tr>
<td>17.109</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">oe_counter_15_s3/F</td>
</tr>
<tr>
<td>17.493</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td style=" font-weight:bold;">oe_counter_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>oe_counter_2_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>oe_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.894, 53.625%; route: 4.865, 44.264%; tC2Q: 0.232, 2.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.216</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>oe_counter_15_s3/I1</td>
</tr>
<tr>
<td>17.109</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">oe_counter_15_s3/F</td>
</tr>
<tr>
<td>17.493</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" font-weight:bold;">oe_counter_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>oe_counter_3_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>oe_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.894, 53.625%; route: 4.865, 44.264%; tC2Q: 0.232, 2.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.216</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>oe_counter_15_s3/I1</td>
</tr>
<tr>
<td>17.109</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">oe_counter_15_s3/F</td>
</tr>
<tr>
<td>17.493</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td style=" font-weight:bold;">oe_counter_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td>oe_counter_8_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C30[0][B]</td>
<td>oe_counter_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.894, 53.625%; route: 4.865, 44.264%; tC2Q: 0.232, 2.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.216</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>oe_counter_15_s3/I1</td>
</tr>
<tr>
<td>17.109</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">oe_counter_15_s3/F</td>
</tr>
<tr>
<td>17.493</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][B]</td>
<td style=" font-weight:bold;">oe_counter_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][B]</td>
<td>oe_counter_10_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C30[2][B]</td>
<td>oe_counter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.894, 53.625%; route: 4.865, 44.264%; tC2Q: 0.232, 2.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.216</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>oe_counter_15_s3/I1</td>
</tr>
<tr>
<td>17.109</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">oe_counter_15_s3/F</td>
</tr>
<tr>
<td>17.493</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td style=" font-weight:bold;">oe_counter_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>oe_counter_11_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>oe_counter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.894, 53.625%; route: 4.865, 44.264%; tC2Q: 0.232, 2.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>7.708</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>o[2]_s2/I2</td>
</tr>
<tr>
<td>8.225</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">o[2]_s2/F</td>
</tr>
<tr>
<td>9.451</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>DSP_R19[1][A]</td>
<td>mult_22_s2/B[2]</td>
</tr>
<tr>
<td>13.091</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" background: #97FFFF;">mult_22_s2/DOUT[4]</td>
</tr>
<tr>
<td>14.466</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][B]</td>
<td>n144_s68/I1</td>
</tr>
<tr>
<td>14.837</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][B]</td>
<td style=" background: #97FFFF;">n144_s68/COUT</td>
</tr>
<tr>
<td>14.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>n144_s69/CIN</td>
</tr>
<tr>
<td>14.873</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">n144_s69/COUT</td>
</tr>
<tr>
<td>14.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[0][B]</td>
<td>n144_s70/CIN</td>
</tr>
<tr>
<td>14.908</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">n144_s70/COUT</td>
</tr>
<tr>
<td>14.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n144_s71/CIN</td>
</tr>
<tr>
<td>14.943</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s71/COUT</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n144_s72/CIN</td>
</tr>
<tr>
<td>14.978</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n144_s72/COUT</td>
</tr>
<tr>
<td>14.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n144_s73/CIN</td>
</tr>
<tr>
<td>15.013</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n144_s73/COUT</td>
</tr>
<tr>
<td>15.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n144_s74/CIN</td>
</tr>
<tr>
<td>15.049</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n144_s74/COUT</td>
</tr>
<tr>
<td>15.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n144_s75/CIN</td>
</tr>
<tr>
<td>15.084</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n144_s75/COUT</td>
</tr>
<tr>
<td>15.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n144_s76/CIN</td>
</tr>
<tr>
<td>15.119</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n144_s76/COUT</td>
</tr>
<tr>
<td>15.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n144_s77/CIN</td>
</tr>
<tr>
<td>15.154</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n144_s77/COUT</td>
</tr>
<tr>
<td>15.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n144_s78/CIN</td>
</tr>
<tr>
<td>15.189</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n144_s78/COUT</td>
</tr>
<tr>
<td>15.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[2][A]</td>
<td>n144_s79/CIN</td>
</tr>
<tr>
<td>15.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">n144_s79/COUT</td>
</tr>
<tr>
<td>15.699</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>n351_s11/I1</td>
</tr>
<tr>
<td>16.216</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">n351_s11/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>oe_counter_15_s3/I1</td>
</tr>
<tr>
<td>17.109</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">oe_counter_15_s3/F</td>
</tr>
<tr>
<td>17.298</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" font-weight:bold;">oe_counter_15_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td>oe_counter_15_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C31[0][B]</td>
<td>oe_counter_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.894, 54.592%; route: 4.671, 43.259%; tC2Q: 0.232, 2.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frame_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>state_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">state_1_s0/Q</td>
</tr>
<tr>
<td>7.400</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>n307_s4/I1</td>
</tr>
<tr>
<td>7.917</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R26C29[0][B]</td>
<td style=" background: #97FFFF;">n307_s4/F</td>
</tr>
<tr>
<td>8.450</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>n344_s5/I0</td>
</tr>
<tr>
<td>9.020</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">n344_s5/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td>n312_s4/I3</td>
</tr>
<tr>
<td>9.351</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">n312_s4/F</td>
</tr>
<tr>
<td>10.049</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">frame_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>frame_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>frame_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.414, 39.860%; route: 1.901, 53.600%; tC2Q: 0.232, 6.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>latch_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>latch_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>latch_s6/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">latch_s6/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>n350_s13/I3</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">n350_s13/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">latch_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>latch_s6/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>latch_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frame_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>frame_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C27[1][A]</td>
<td style=" font-weight:bold;">frame_3_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C27[1][A]</td>
<td>n227_s/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" background: #97FFFF;">n227_s/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" font-weight:bold;">frame_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>frame_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>frame_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>oe_counter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>oe_counter_1_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C28[0][A]</td>
<td style=" font-weight:bold;">oe_counter_1_s1/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>n366_s11/I0</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">n366_s11/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" font-weight:bold;">oe_counter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>oe_counter_1_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>oe_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>oe_counter_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>oe_counter_3_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C29[1][A]</td>
<td style=" font-weight:bold;">oe_counter_3_s1/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>n364_s11/I2</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">n364_s11/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" font-weight:bold;">oe_counter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>oe_counter_3_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>oe_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>oe_counter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>oe_counter_4_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R23C28[1][A]</td>
<td style=" font-weight:bold;">oe_counter_4_s1/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>n363_s11/I0</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td style=" background: #97FFFF;">n363_s11/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td style=" font-weight:bold;">oe_counter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>oe_counter_4_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>oe_counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>oe_counter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>oe_counter_9_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">oe_counter_9_s1/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>n358_s11/I2</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">n358_s11/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">oe_counter_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>oe_counter_9_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>oe_counter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frame_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>frame_0_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C26[1][A]</td>
<td style=" font-weight:bold;">frame_0_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>n230_s2/I0</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">n230_s2/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" font-weight:bold;">frame_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>frame_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>frame_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frame_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>frame_9_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">frame_9_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C28[1][A]</td>
<td>n221_s/I1</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" background: #97FFFF;">n221_s/SUM</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">frame_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>frame_9_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>frame_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>oe_counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>oe_counter_2_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C29[0][A]</td>
<td style=" font-weight:bold;">oe_counter_2_s1/Q</td>
</tr>
<tr>
<td>4.845</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>n365_s13/I0</td>
</tr>
<tr>
<td>5.077</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td style=" background: #97FFFF;">n365_s13/F</td>
</tr>
<tr>
<td>5.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td style=" font-weight:bold;">oe_counter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>oe_counter_2_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>oe_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frame_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>frame_7_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">frame_7_s0/Q</td>
</tr>
<tr>
<td>4.846</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C28[0][A]</td>
<td>n223_s/I1</td>
</tr>
<tr>
<td>5.078</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" background: #97FFFF;">n223_s/SUM</td>
</tr>
<tr>
<td>5.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">frame_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>frame_7_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>frame_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>column_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>column_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>column_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">column_2_s0/Q</td>
</tr>
<tr>
<td>4.847</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>n65_s/I1</td>
</tr>
<tr>
<td>5.079</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">n65_s/SUM</td>
</tr>
<tr>
<td>5.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">column_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>column_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>column_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>state_0_s2/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">state_0_s2/Q</td>
</tr>
<tr>
<td>4.848</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>n349_s20/I3</td>
</tr>
<tr>
<td>5.080</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" background: #97FFFF;">n349_s20/F</td>
</tr>
<tr>
<td>5.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">state_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>state_0_s2/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.423%; route: 0.009, 1.933%; tC2Q: 0.202, 45.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>column_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>column_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>column_0_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">column_0_s1/Q</td>
</tr>
<tr>
<td>4.848</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>n67_s5/I3</td>
</tr>
<tr>
<td>5.080</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" background: #97FFFF;">n67_s5/F</td>
</tr>
<tr>
<td>5.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">column_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>column_0_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>column_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.423%; route: 0.009, 1.933%; tC2Q: 0.202, 45.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>state_1_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">state_1_s0/Q</td>
</tr>
<tr>
<td>4.849</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>n348_s15/I3</td>
</tr>
<tr>
<td>5.081</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td style=" background: #97FFFF;">n348_s15/F</td>
</tr>
<tr>
<td>5.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>state_1_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.278%; route: 0.010, 2.203%; tC2Q: 0.202, 45.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_2_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_2_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>state_2_s5/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">state_2_s5/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>n347_s17/I2</td>
</tr>
<tr>
<td>5.083</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">n347_s17/F</td>
</tr>
<tr>
<td>5.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">state_2_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>state_2_s5/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>state_2_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.135%; route: 0.011, 2.472%; tC2Q: 0.202, 45.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_index_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>bit_index_0_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R30C28[1][A]</td>
<td style=" font-weight:bold;">bit_index_0_s1/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>n266_s3/I1</td>
</tr>
<tr>
<td>5.084</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">n266_s3/F</td>
</tr>
<tr>
<td>5.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" font-weight:bold;">bit_index_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>bit_index_0_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>bit_index_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 51.992%; route: 0.012, 2.739%; tC2Q: 0.202, 45.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_index_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>n265_s0/I1</td>
</tr>
<tr>
<td>5.085</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">n265_s0/F</td>
</tr>
<tr>
<td>5.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" font-weight:bold;">bit_index_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>bit_index_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 51.850%; route: 0.013, 3.005%; tC2Q: 0.202, 45.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>oe_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>oe_counter_0_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">oe_counter_0_s1/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>n367_s11/I0</td>
</tr>
<tr>
<td>5.133</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td style=" background: #97FFFF;">n367_s11/F</td>
</tr>
<tr>
<td>5.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td style=" font-weight:bold;">oe_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>oe_counter_0_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C30[2][A]</td>
<td>oe_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>oe_counter_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td>oe_counter_14_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C30[2][B]</td>
<td style=" font-weight:bold;">oe_counter_14_s1/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td>n353_s11/I2</td>
</tr>
<tr>
<td>5.186</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">n353_s11/F</td>
</tr>
<tr>
<td>5.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" font-weight:bold;">oe_counter_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td>oe_counter_14_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C30[2][B]</td>
<td>oe_counter_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.723%; route: 0.002, 0.446%; tC2Q: 0.202, 36.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>oe_counter_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>oe_counter_12_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C28[2][B]</td>
<td style=" font-weight:bold;">oe_counter_12_s1/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>n355_s11/I2</td>
</tr>
<tr>
<td>5.187</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" background: #97FFFF;">n355_s11/F</td>
</tr>
<tr>
<td>5.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" font-weight:bold;">oe_counter_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>oe_counter_12_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>oe_counter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.583%; route: 0.004, 0.667%; tC2Q: 0.202, 36.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>oe_counter_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_counter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][B]</td>
<td>oe_counter_10_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C30[2][B]</td>
<td style=" font-weight:bold;">oe_counter_10_s1/Q</td>
</tr>
<tr>
<td>4.845</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][B]</td>
<td>n357_s11/I0</td>
</tr>
<tr>
<td>5.189</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C30[2][B]</td>
<td style=" background: #97FFFF;">n357_s11/F</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[2][B]</td>
<td style=" font-weight:bold;">oe_counter_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][B]</td>
<td>oe_counter_10_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C30[2][B]</td>
<td>oe_counter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.445%; route: 0.005, 0.887%; tC2Q: 0.202, 36.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>bit_index_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bit_index_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td>bit_index_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R30C28[2][B]</td>
<td style=" font-weight:bold;">bit_index_2_s0/Q</td>
</tr>
<tr>
<td>4.849</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td>n264_s0/I2</td>
</tr>
<tr>
<td>5.193</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td style=" background: #97FFFF;">n264_s0/F</td>
</tr>
<tr>
<td>5.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td style=" font-weight:bold;">bit_index_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td>bit_index_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C28[2][B]</td>
<td>bit_index_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 61.895%; route: 0.010, 1.759%; tC2Q: 0.202, 36.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frame_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>frame_4_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C27[1][B]</td>
<td style=" font-weight:bold;">frame_4_s0/Q</td>
</tr>
<tr>
<td>4.962</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C27[1][B]</td>
<td>n226_s/I1</td>
</tr>
<tr>
<td>5.194</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td style=" background: #97FFFF;">n226_s/SUM</td>
</tr>
<tr>
<td>5.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td style=" font-weight:bold;">frame_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>frame_4_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>frame_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.687%; route: 0.124, 22.197%; tC2Q: 0.201, 36.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frame_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>frame_10_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C28[1][B]</td>
<td style=" font-weight:bold;">frame_10_s0/Q</td>
</tr>
<tr>
<td>4.962</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C28[1][B]</td>
<td>n220_s/I1</td>
</tr>
<tr>
<td>5.194</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td style=" background: #97FFFF;">n220_s/SUM</td>
</tr>
<tr>
<td>5.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td style=" font-weight:bold;">frame_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>frame_10_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>frame_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.687%; route: 0.124, 22.197%; tC2Q: 0.201, 36.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>frame_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frame_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>frame_11_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">frame_11_s0/Q</td>
</tr>
<tr>
<td>4.962</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C28[2][A]</td>
<td>n219_s/I1</td>
</tr>
<tr>
<td>5.194</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">n219_s/SUM</td>
</tr>
<tr>
<td>5.194</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">frame_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOT27[A]</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>frame_11_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>frame_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.687%; route: 0.124, 22.197%; tC2Q: 0.201, 36.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>state_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>state_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb1_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>rgb1_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>rgb1_2_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb1_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>rgb1_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>rgb1_0_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>row_4_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>row_4_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>row_4_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>column_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>column_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>column_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>frame_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>frame_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>frame_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>c2/add_96_s5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>c2/add_96_s5/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>c2/add_96_s5/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>frame_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>frame_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>frame_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>c2/add_106_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>c2/add_106_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>c2/add_106_s4/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_27MHz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>c2/add_69_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>c2/add_69_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_27MHz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_27MHz_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_27MHz_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>c2/add_69_s4/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>63</td>
<td>clk_27MHz_d</td>
<td>-13.870</td>
<td>2.274</td>
</tr>
<tr>
<td>60</td>
<td>dx_6_6</td>
<td>-13.870</td>
<td>1.049</td>
</tr>
<tr>
<td>38</td>
<td>bit_index[0]</td>
<td>-1.311</td>
<td>0.789</td>
</tr>
<tr>
<td>30</td>
<td>state[2]</td>
<td>6.625</td>
<td>0.970</td>
</tr>
<tr>
<td>23</td>
<td>bit_index[1]</td>
<td>-1.459</td>
<td>0.975</td>
</tr>
<tr>
<td>16</td>
<td>oe_counter_15_8</td>
<td>-1.405</td>
<td>1.015</td>
</tr>
<tr>
<td>16</td>
<td>bit_index[2]</td>
<td>-1.149</td>
<td>0.935</td>
</tr>
<tr>
<td>14</td>
<td>state[0]</td>
<td>6.717</td>
<td>0.692</td>
</tr>
<tr>
<td>13</td>
<td>n312_9</td>
<td>6.418</td>
<td>0.830</td>
</tr>
<tr>
<td>12</td>
<td>state[1]</td>
<td>6.418</td>
<td>0.926</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C27</td>
<td>84.72%</td>
</tr>
<tr>
<td>R27C28</td>
<td>81.94%</td>
</tr>
<tr>
<td>R23C27</td>
<td>79.17%</td>
</tr>
<tr>
<td>R29C28</td>
<td>66.67%</td>
</tr>
<tr>
<td>R23C28</td>
<td>54.17%</td>
</tr>
<tr>
<td>R24C30</td>
<td>48.61%</td>
</tr>
<tr>
<td>R25C27</td>
<td>47.22%</td>
</tr>
<tr>
<td>R24C29</td>
<td>45.83%</td>
</tr>
<tr>
<td>R26C26</td>
<td>44.44%</td>
</tr>
<tr>
<td>R23C34</td>
<td>43.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
